
///////////////////////////////////
// Efinity Synthesis Started 
// Apr 26, 2024 14:06:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:10:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:118)
[EFX-0010 VERI-ERROR] 'WRITE' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:95)
[EFX-0010 VERI-ERROR] 'WR_CONDITION' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:98)
[EFX-0010 VERI-ERROR] 'WR_CONDITION' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0010 VERI-ERROR] 'post_hold_state' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:105)
[EFX-0010 VERI-ERROR] 'WR_FIFO_DATA' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:106)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:12:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:119)
[EFX-0010 VERI-ERROR] 'post_hold_state' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:106)
[EFX-0010 VERI-ERROR] 'WR_FIFO_DATA' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:107)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:122)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:14:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:118)
[EFX-0010 VERI-ERROR] syntax error near 'endmodule' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:120)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endmodule' used in incorrect context (VERI-2344) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:120)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:15:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:118)
[EFX-0010 VERI-ERROR] 'DECODE' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:62)
[EFX-0010 VERI-ERROR] 'DECODE' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:65)
[EFX-0010 VERI-ERROR] 'HIGH' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:74)
[EFX-0010 VERI-ERROR] 'HIGH' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:77)
[EFX-0010 VERI-ERROR] 'LOW' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0010 VERI-ERROR] 'HIGH' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0010 VERI-ERROR] 'LOW' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:88)
[EFX-0010 VERI-ERROR] 'DECODE' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:96)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0010 VERI-ERROR] 'LOW' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:109)
[EFX-0010 VERI-ERROR] 'RESET' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0010 VERI-ERROR] module 'ws2812_interface' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:16:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:118)
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:22)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:22)
[EFX-0010 VERI-ERROR] syntax error near 'uartrx' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:28)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:33)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:43)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:53)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:17:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:118)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:43)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:43)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0010 VERI-ERROR] instantiating unknown module 'uart_rx' (VERI-1063) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:33)
[EFX-0012 VERI-INFO] module 'ws2812_phy' remains a black box due to errors in its contents (VERI-1073) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:18:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:118)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:43)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:43)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:98)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:107)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:52)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 4 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:62)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:75)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:92)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:113)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:35)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83484KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83612KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 84892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 84892KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 85020KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 85020KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 85020KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 229 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 387 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 96112KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 96112KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 301, ed: 955, lv: 4, pw: 610.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 120660KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 120660KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 223 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 120660KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 120660KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	297
[EFX-0000 INFO] EFX_FF          : 	220
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:38:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:43)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:43)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:98)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:107)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:52)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:90)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:98)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:111)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:35)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 430 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 339, ed: 1094, lv: 4, pw: 672.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1323484KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	336
[EFX-0000 INFO] EFX_FF          : 	303
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:05:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:44)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:44)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:98)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:107)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:53)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:90)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:98)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:111)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:36)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 428 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 335, ed: 1057, lv: 4, pw: 661.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 301 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	332
[EFX-0000 INFO] EFX_FF          : 	299
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:13:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:41)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:44)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:44)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:98)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:107)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:53)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:90)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:98)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:111)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:36)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:36)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 428 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 335, ed: 1057, lv: 4, pw: 661.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 301 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2483580KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	332
[EFX-0000 INFO] EFX_FF          : 	299
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:33:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:15)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:34:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:42)
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:7)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'output' used in incorrect context (VERI-2344) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:7)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:34:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:42)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:100)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1112 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 104, ed: 304, lv: 4, pw: 297.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 133 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 3523508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3523508KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:35:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:42)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:100)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1112 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 104, ed: 304, lv: 4, pw: 297.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 133 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 3523520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3523520KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:38:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:42)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:100)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83348KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83348KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 84628KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 84756KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 84756KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 84756KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 84756KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1112 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 96868KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 96868KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 104, ed: 304, lv: 4, pw: 297.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 120376KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 120376KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 133 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 120376KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 120376KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:59:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:42)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:100)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83576KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83576KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84088KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84728KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84856KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84984KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84984KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84984KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1112 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 96848KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 96848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 104, ed: 304, lv: 4, pw: 297.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 120564KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 120564KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 133 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 120564KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 120564KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:03:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83608KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 83608KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84760KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84760KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84760KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84760KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 84760KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 85016KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 85144KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 85144KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 85144KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 85144KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1098 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 97148KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 97148KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 412, lv: 4, pw: 354.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 120668KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 120668KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 15s CPU sys time : 0s MEM : 120668KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 120668KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:04:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 79600KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 79600KB)
[EFX-0000 INFO] ... Mapping design "ws2812_ctrl"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 95 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 80752KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 80752KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 80880KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 80880KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 80880KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 40 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 8 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 88156KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 88156KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 46, ed: 148, lv: 3, pw: 114.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 115776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 115776KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 40 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 115776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 115776KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	28
[EFX-0000 INFO] EFX_FF          : 	32
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:05:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 79356KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 79356KB)
[EFX-0000 INFO] ... Mapping design "ws2812_ctrl"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 95 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 80636KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 80764KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 80764KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 80764KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 80764KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 40 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 8 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 88216KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 88280KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 46, ed: 148, lv: 3, pw: 114.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 116088KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 116088KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 40 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 116088KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 116088KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	28
[EFX-0000 INFO] EFX_FF          : 	32
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:08:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Mapping design "ws2812_interface"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0657 WARNING] Mapping into logic memory block 'led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 257 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 224, ed: 795, lv: 4, pw: 383.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 174 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1210944KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	224
[EFX-0000 INFO] EFX_FF          : 	174
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:09:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1098 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 412, lv: 4, pw: 354.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 1210904KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1210904KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:11:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1098 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 412, lv: 4, pw: 354.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 1210920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1210920KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:16:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 348 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 365 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1157, lv: 4, pw: 709.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 312 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1210960KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	341
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:17:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1069 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 135, ed: 404, lv: 4, pw: 350.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1210964KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:18:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0010 VERI-ERROR] 'start' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:58)
[EFX-0010 VERI-ERROR] module 'ws2812_interface' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:126)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:19:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1069 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 135, ed: 404, lv: 4, pw: 350.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 1210964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1210964KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:20:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 348 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 357 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 358, ed: 1156, lv: 4, pw: 709.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 312 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	340
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:22:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] actual bit length 24 differs from formal bit length 8 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:61)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 347 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1069 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 135, ed: 404, lv: 4, pw: 350.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 1210968KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1210968KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:24:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 275 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1013 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 138, ed: 410, lv: 4, pw: 352.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 1210972KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1210972KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:27:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 275 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1013 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 138, ed: 410, lv: 4, pw: 352.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 15s CPU sys time : 0s MEM : 1218592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1218592KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:30:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 275 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1013 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 138, ed: 410, lv: 4, pw: 352.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 147 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 1218816KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1218816KB)
[EFX-0011 VERI-WARNING] Input/Inout Port clk is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port i_rx_serial is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets as all logic are eliminated. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:30:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 276 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 310 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 1072, lv: 4, pw: 665.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 275 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1218856KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	332
[EFX-0000 INFO] EFX_FF          : 	267
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:31:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'b1000 truncated to fit in 3 bits (VERI-1208) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:43)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 276 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 310 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 1072, lv: 4, pw: 665.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 275 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1218960KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	332
[EFX-0000 INFO] EFX_FF          : 	267
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:32:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 357 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 375 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 394, ed: 1303, lv: 4, pw: 781.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 355 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1218912KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	394
[EFX-0000 INFO] EFX_FF          : 	355
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:58:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 2 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 357 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 407 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 391, ed: 1287, lv: 4, pw: 773.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 355 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 18s CPU sys time : 0s MEM : 2569828KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	392
[EFX-0000 INFO] EFX_FF          : 	358
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 14:37:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 392 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 346, ed: 1111, lv: 4, pw: 690.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 238 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2946508KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	346
[EFX-0000 INFO] EFX_FF          : 	238
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 14:44:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 7 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 242 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 400 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 357, ed: 1142, lv: 4, pw: 699.67
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 3143992KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	358
[EFX-0000 INFO] EFX_FF          : 	244
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 14:52:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:84)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:99)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 7 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:103)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 21 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:116)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 242 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 420 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 343, ed: 1088, lv: 4, pw: 674.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 14s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 236 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 4301176KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	344
[EFX-0000 INFO] EFX_FF          : 	239
[EFX-0000 INFO] EFX_RAM_5K      : 	3
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:09:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'state' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:121)
[EFX-0010 VERI-ERROR] single value range is not allowed in this mode of Verilog (VERI-1412) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0010 VERI-ERROR] module 'ws2812_interface' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:139)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:10:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:100)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:108)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:85)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:96)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:100)
[EFX-0011 VERI-WARNING] expression size 8 truncated to fit in target size 7 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:104)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 253 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 459 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 399, ed: 1283, lv: 4, pw: 743.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 251 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 19s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 4359640KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	399
[EFX-0000 INFO] EFX_FF          : 	251
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:22:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:100)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:108)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:85)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:96)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:100)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:104)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 250 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 458 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 385, ed: 1238, lv: 4, pw: 725.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 248 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 19s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 5094692KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	385
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:24:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:55)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'led_num' is not permitted (VERI-1100) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:56)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:24:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'led_num' is not permitted (VERI-1100) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:56)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:25:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:102)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:85)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:96)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:100)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:104)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 250 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 464 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 412, ed: 1334, lv: 4, pw: 760.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 16s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 248 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 19s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 5094656KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	412
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:34:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:102)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'led_num' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:90)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:109)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 290 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 395 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 14s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 484, ed: 1533, lv: 5, pw: 844.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 20s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 23s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 6193688KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	485
[EFX-0000 INFO] EFX_FF          : 	291
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:49:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:100)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:108)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 289 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 469 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 473, ed: 1532, lv: 5, pw: 858.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 18s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 287 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 21s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 6377268KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	473
[EFX-0000 INFO] EFX_FF          : 	287
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 15:55:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:45)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:100)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:108)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:54)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 9s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 289 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 470 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 14s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 475, ed: 1501, lv: 5, pw: 848.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 19s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 287 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 22s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 1s MEM : 7254496KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	475
[EFX-0000 INFO] EFX_FF          : 	287
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 16:25:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'num_leds' is not a constant (VERI-1188) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:12)
[EFX-0010 VERI-ERROR] module 'ws2812_interface' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:143)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 16:26:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 494 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 14s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 454, ed: 1431, lv: 5, pw: 819.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 19s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 287 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 22s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 22s CPU sys time : 0s MEM : 7617592KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	455
[EFX-0000 INFO] EFX_FF          : 	290
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 16:46:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 475 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 452, ed: 1429, lv: 5, pw: 818.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 18s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 21s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 7617640KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	453
[EFX-0000 INFO] EFX_FF          : 	291
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 17:45:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 478 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 450, ed: 1447, lv: 5, pw: 835.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 21s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 8346700KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	450
[EFX-0000 INFO] EFX_FF          : 	288
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:03:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 478 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 450, ed: 1447, lv: 5, pw: 835.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 18s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 21s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 9266052KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	450
[EFX-0000 INFO] EFX_FF          : 	288
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:09:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 130424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 478 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 450, ed: 1447, lv: 5, pw: 835.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 19s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 22s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 201276KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	450
[EFX-0000 INFO] EFX_FF          : 	288
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:17:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 497 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 464, ed: 1458, lv: 5, pw: 839.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 17s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 17s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 287 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 21s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1347032KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	464
[EFX-0000 INFO] EFX_FF          : 	287
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:28:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 542 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1490, lv: 5, pw: 839.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 18s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 18s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 287 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 21s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2400784KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	290
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:50:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 521 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 465, ed: 1481, lv: 5, pw: 832.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 18s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 21s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2517920KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	466
[EFX-0000 INFO] EFX_FF          : 	291
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 18:55:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 497 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 463, ed: 1495, lv: 5, pw: 844.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 18s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 290 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 21s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 3680364KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	464
[EFX-0000 INFO] EFX_FF          : 	293
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 19:02:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:49)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:104)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] actual bit length 8 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:86)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:105)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:41)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 293 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 498 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 13s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 487, ed: 1532, lv: 5, pw: 856.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 290 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 22s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 4606756KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	488
[EFX-0000 INFO] EFX_FF          : 	293
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:25:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] 'count' is not declared (VERI-1128) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:110)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:25:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 24 for port 'data_depth' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:55)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 634 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 392, ed: 1223, lv: 5, pw: 742.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1318048KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	393
[EFX-0000 INFO] EFX_FF          : 	259
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:30:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 24 for port 'data_depth' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:55)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 671 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 369, ed: 1204, lv: 5, pw: 728.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 248 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1474836KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:40:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 24 for port 'data_depth' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:55)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[20]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[21]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[22]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[23]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 755 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1146, lv: 5, pw: 698.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 242 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2504668KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	245
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:41:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 755 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1146, lv: 5, pw: 698.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2392544KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 242 loads will be considered for retiming optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:41:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 755 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1146, lv: 5, pw: 698.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 242 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2393820KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	245
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:46:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 755 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1146, lv: 5, pw: 698.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 242 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1316572KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	245
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 09:47:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 755 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1146, lv: 5, pw: 698.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 242 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1316680KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	245
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 12:36:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1490628KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:56:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1336396KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:57:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 193152KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:58:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 122832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 193028KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:59:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 122900KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 193232KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 13:53:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 120912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 191028KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 14:35:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 634 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 392, ed: 1223, lv: 5, pw: 742.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1912624KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	393
[EFX-0000 INFO] EFX_FF          : 	259
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:02:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 634 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 392, ed: 1223, lv: 5, pw: 742.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2424184KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	393
[EFX-0000 INFO] EFX_FF          : 	259
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:16:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 634 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 392, ed: 1223, lv: 5, pw: 742.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 9s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 191468KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	393
[EFX-0000 INFO] EFX_FF          : 	259
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:37:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 634 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 392, ed: 1223, lv: 5, pw: 742.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1367812KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	393
[EFX-0000 INFO] EFX_FF          : 	259
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:45:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2541780KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:02:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2387444KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:16:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 3260400KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 1s MEM : 3260400KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 1s MEM : 3260400KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 1s MEM : 3260400KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 12s CPU sys time : 1s MEM : 3260400KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 1s MEM : 3260400KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:20:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1161, lv: 5, pw: 704.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 9s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 191312KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:40:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1161, lv: 5, pw: 704.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 9s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1379824KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:47:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1161, lv: 5, pw: 704.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2574652KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 17:53:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1161, lv: 5, pw: 704.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1379500KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:07:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1161, lv: 5, pw: 704.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1782288KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:19:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1161, lv: 5, pw: 704.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2493528KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:22:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1161, lv: 5, pw: 704.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 191168KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:26:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 677 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 376, ed: 1159, lv: 5, pw: 696.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1463480KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	377
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 19:07:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 690 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1148, lv: 5, pw: 689.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 244 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2477892KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	362
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:05:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 705 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 388, ed: 1240, lv: 4, pw: 724.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1379956KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	389
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:33:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 671 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 369, ed: 1204, lv: 5, pw: 728.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 248 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1522716KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:36:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 671 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 369, ed: 1204, lv: 5, pw: 728.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 248 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1500036KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:42:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 671 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 369, ed: 1204, lv: 5, pw: 728.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 248 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 191040KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:59:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 671 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 369, ed: 1204, lv: 5, pw: 728.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 248 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1473832KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	369
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:02:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 716 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 372, ed: 1179, lv: 5, pw: 717.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2356156KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	373
[EFX-0000 INFO] EFX_FF          : 	251
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:18:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 716 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 372, ed: 1179, lv: 5, pw: 717.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2171780KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	373
[EFX-0000 INFO] EFX_FF          : 	251
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:29:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 714 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1186, lv: 5, pw: 718.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2292092KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:36:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 714 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1186, lv: 5, pw: 718.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3325140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 11:52:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 732 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1149, lv: 5, pw: 701.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1432104KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	367
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:00:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 716 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1184, lv: 5, pw: 720.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2609716KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	366
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:10:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 716 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1184, lv: 5, pw: 720.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 247 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2761004KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	366
[EFX-0000 INFO] EFX_FF          : 	250
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:14:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 666 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 393, ed: 1254, lv: 4, pw: 739.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 250 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2127208KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	394
[EFX-0000 INFO] EFX_FF          : 	254
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:22:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 642 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 392, ed: 1225, lv: 5, pw: 743.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 254 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2815812KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	393
[EFX-0000 INFO] EFX_FF          : 	257
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:38:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 676 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 375, ed: 1179, lv: 5, pw: 711.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 246 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1366228KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	376
[EFX-0000 INFO] EFX_FF          : 	249
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:42:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 670 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 399, ed: 1259, lv: 4, pw: 737.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 248 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 10s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2282068KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	400
[EFX-0000 INFO] EFX_FF          : 	251
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 15:01:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'data_depth' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:17)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:93)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:101)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1156, lv: 5, pw: 703.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 245 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 12s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1331964KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	366
[EFX-0000 INFO] EFX_FF          : 	248
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:22:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] empty statement in sequential block (VERI-1988) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] empty statement in sequential block (VERI-1988) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:143)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:23:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'data_depth' is not permitted (VERI-1195) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:55)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:25:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'data_depth' is not permitted (VERI-1195) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:55)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:26:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0012 VERI-INFO] undeclared symbol 'data_depth', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:64)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 20 for port 'data_depth' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:64)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] net 'data_depth' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:64)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 455, ed: 1423, lv: 5, pw: 840.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1377528KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	456
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:28:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1378480KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 18:50:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1362644KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 09:36:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1172704KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 09:43:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1609776KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:01:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 581 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 448, ed: 1420, lv: 5, pw: 840.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1275756KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	449
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:11:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0010 VERI-ERROR] index 8 is out of range [7:0] for 'fifo_read_data' (VERI-1216) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:72)
[EFX-0012 VERI-INFO] module 'ws2812_ctrl' remains a black box due to errors in its contents (VERI-1073) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] module 'ws2812_phy' remains a black box due to errors in its contents (VERI-1073) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:11:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0010 VERI-ERROR] index 8 is out of range [7:0] for 'fifo_read_data' (VERI-1216) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:72)
[EFX-0012 VERI-INFO] module 'ws2812_ctrl' remains a black box due to errors in its contents (VERI-1073) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] module 'ws2812_phy' remains a black box due to errors in its contents (VERI-1073) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'ws2812_phy' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:17:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 581 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 448, ed: 1420, lv: 5, pw: 840.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1595036KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	449
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:21:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2638292KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:24:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1364020KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:32:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 4s CPU user time : 11s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483188KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 11:48:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 991612KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:10:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:121)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:138)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 174 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 573 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 477, ed: 1517, lv: 5, pw: 878.75
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1986224KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	478
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:20:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:121)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:138)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 174 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 573 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 477, ed: 1517, lv: 5, pw: 878.75
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1512420KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	478
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:54:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:121)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:138)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 174 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 299 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 572 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 472, ed: 1491, lv: 5, pw: 859.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 290 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2047520KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	473
[EFX-0000 INFO] EFX_FF          : 	296
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:10:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:112)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:121)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:138)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 174 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 299 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 572 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 472, ed: 1491, lv: 5, pw: 859.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 290 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1426808KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	473
[EFX-0000 INFO] EFX_FF          : 	296
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:32:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 9s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2722640KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:42:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:113)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:115)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:123)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:140)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 582 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 467, ed: 1485, lv: 5, pw: 864.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2826964KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	304
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 15:39:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:109)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:124)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:141)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 574 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 468, ed: 1499, lv: 5, pw: 875.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 8s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 299 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1301360KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	468
[EFX-0000 INFO] EFX_FF          : 	299
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 15:53:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:109)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:110)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:142)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:00:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 44 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:110)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:122)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:139)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0011 VERI-WARNING] input port 'num_leds[3]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 523 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 450, ed: 1437, lv: 5, pw: 836.67
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 298 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 11s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2133576KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	450
[EFX-0000 INFO] EFX_FF          : 	298
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:11:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:105)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:122)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:139)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 596 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 454, ed: 1422, lv: 5, pw: 830.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 12s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 197260KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	454
[EFX-0000 INFO] EFX_FF          : 	291
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:47:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:23)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:23)
[EFX-0010 VERI-ERROR] 'backward' is not declared (VERI-1128) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:110)
[EFX-0010 VERI-ERROR] 'forward' is not declared (VERI-1128) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:112)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:143)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:48:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'num_leds' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:24)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:25)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:108)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:124)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:141)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:58)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:66)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0011 VERI-WARNING] input port 'num_leds[11]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 596 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 479, ed: 1531, lv: 4, pw: 866.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1563828KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	479
[EFX-0000 INFO] EFX_FF          : 	291
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:13:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'num_leds' since it is never assigned (VERI-1220) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:16)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:24)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:25)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:108)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:124)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:141)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:67)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 308 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 617 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 428, ed: 1349, lv: 5, pw: 799.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 283 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 12s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2481996KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	428
[EFX-0000 INFO] EFX_FF          : 	288
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:32:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'h10 truncated to fit in 4 bits (VERI-1208) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:51)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'num_leds' is not permitted (VERI-1100) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:80)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:154)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:32:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'h10 truncated to fit in 4 bits (VERI-1208) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:51)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'num_leds' is not permitted (VERI-1100) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:80)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:154)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:33:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'h10 truncated to fit in 4 bits (VERI-1208) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:51)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'num_leds' is not permitted (VERI-1100) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:80)
[EFX-0010 VERI-ERROR] module 'ws2812_ctrl' is ignored due to previous errors (VERI-1072) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:154)

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:33:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'h10 truncated to fit in 4 bits (VERI-1208) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:51)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:25)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:26)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:133)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:150)
[EFX-0011 VERI-WARNING] net 'r_address[10]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:33)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:67)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 304 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 374 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 498, ed: 1564, lv: 6, pw: 860.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 303 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1850360KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	483
[EFX-0000 INFO] EFX_FF          : 	295
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:46:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:10)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:11)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:12)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:13)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:14)
[EFX-0011 VERI-WARNING] literal value 'h10 truncated to fit in 4 bits (VERI-1208) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:51)
[EFX-0011 VERI-WARNING] port 'almost_full_o' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0011 VERI-WARNING] port 'a_rst_i' is not connected on this instance (VERI-2435) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:48)
[EFX-0012 VERI-INFO] compiling module 'ws2812_phy' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:1)
[EFX-0012 VERI-INFO] compiling module 'test_uart_rx' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:1)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:53)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:60)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:68)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:81)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:101)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/test_uart_rx.v:21)
[EFX-0011 VERI-WARNING] port 'a_wr_rst_i' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:109)
[EFX-0012 VERI-INFO] compiling module 'phy_fifo' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:49)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:390)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:682)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1000)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1276)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:1277)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:301)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:130)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0012 VERI-INFO] compiling module 'efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:213)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'wr_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:104)
[EFX-0011 VERI-WARNING] actual bit length 9 differs from formal bit length 10 for port 'rd_datacount_o' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:107)
[EFX-0011 VERI-WARNING] input port 'a_wr_rst_i' is not connected on this instance (VDB-1013) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0012 VERI-INFO] compiling module 'ws2812_ctrl' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:1)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:25)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:26)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:117)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:133)
[EFX-0011 VERI-WARNING] expression size 20 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:150)
[EFX-0011 VERI-WARNING] net 'r_address[10]' does not have a driver (VDB-1002) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_ctrl.v:33)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 11 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:59)
[EFX-0012 VERI-INFO] compiling module 'ws2812_interface' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:1)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'led_reg' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 5 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:97)
[EFX-0011 VERI-WARNING] expression size 21 truncated to fit in target size 20 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:101)
[EFX-0011 VERI-WARNING] expression size 13 truncated to fit in target size 12 (VERI-1209) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:107)
[EFX-0011 VERI-WARNING] actual bit length 20 differs from formal bit length 8 for port 'address' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:67)
[EFX-0011 VERI-WARNING] input port 'a_rst_i' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 304 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 377 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s CPU user time : 8s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 528, ed: 1717, lv: 5, pw: 927.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 303 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 13s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3073788KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	30
[EFX-0000 INFO] EFX_LUT4        : 	513
[EFX-0000 INFO] EFX_FF          : 	298
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
