INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/multi_cycle_cpu.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mutiplexer32_1
INFO: [VRFC 10-311] analyzing module mutiplexer5_1
INFO: [VRFC 10-311] analyzing module mutiplexer32_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.sim/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
