<stg><name>example</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="11">
<condition id="70">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="8" to="9">
<condition id="73">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="10">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="10" to="8">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="11" to="12">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="12" to="13">
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="12" to="14">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="13" to="12">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="14" to="17">
<condition id="74">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="14" to="15">
<condition id="77">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="15" to="16">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="16" to="14">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="17" to="18">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="18" to="19">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="19" to="20">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="20" to="21">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:2  %buff = alloca [50 x i32], align 16

]]></Node>
<StgValue><ssdm name="buff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %a_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="a_rd_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %a_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="a_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %a_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="a_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %a_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="a_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %a_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="a_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %a_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="a_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 50, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %a_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="a_rd_req"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i6 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:1  %exitcond1 = icmp eq i6 %indvar, -14

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.header:2  %indvar_next = add i6 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:3  br i1 %exitcond1, label %burst.rd.end.preheader, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:5  %a_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="39" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="41" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memcpy_OC_buff_OC_a_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
burst.rd.body:4  %tmp = zext i6 %indvar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:6  %buff_addr = getelementptr [50 x i32]* %buff, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
burst.rd.body:7  store i32 %a_read, i32* %buff_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:9  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end.preheader:0  br label %burst.rd.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.rd.end:0  %i = phi i6 [ %i_1, %1 ], [ 0, %burst.rd.end.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end:1  %exitcond = icmp eq i6 %i, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.end:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end:3  %i_1 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.end:4  br i1 %exitcond, label %burst.wr.header.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_1 = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buff_addr_1 = getelementptr inbounds [50 x i32]* %buff, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="buff_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
:2  %buff_load = load i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %a_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %a, i32 50) nounwind

]]></Node>
<StgValue><ssdm name="a_wr_req"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="59" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
:2  %buff_load = load i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_2 = add nsw i32 %buff_load, 100

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store i32 %tmp_2, i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %burst.rd.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar4 = phi i6 [ %indvar_next5, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header:1  %exitcond6 = icmp eq i6 %indvar4, -14

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.wr.header:2  %indvar_next5 = add i6 %indvar4, 1

]]></Node>
<StgValue><ssdm name="indvar_next5"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:3  br i1 %exitcond6, label %memcpy.tail, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
burst.wr.body:4  %tmp_4 = zext i6 %indvar4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:5  %buff_addr_2 = getelementptr [50 x i32]* %buff, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="buff_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
burst.wr.body:6  %buff_load_1 = load i32* %buff_addr_2, align 4

]]></Node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="70" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
burst.wr.body:6  %buff_load_1 = load i32* %buff_addr_2, align 4

]]></Node>
<StgValue><ssdm name="buff_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.body:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_a_OC_buff_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="75" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %a, i32 %buff_load_1, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:8  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:9  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="78" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %a_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

]]></Node>
<StgValue><ssdm name="a_wr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="79" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %a_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

]]></Node>
<StgValue><ssdm name="a_wr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="80" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %a_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

]]></Node>
<StgValue><ssdm name="a_wr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="81" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %a_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

]]></Node>
<StgValue><ssdm name="a_wr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="82" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %a_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

]]></Node>
<StgValue><ssdm name="a_wr_resp"/></StgValue>
</operation>

<operation id="83" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
memcpy.tail:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="119" name="a" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="121" from="StgValue_120" to="buff" fromId="120" toId="22">
</dataflow>
<dataflow id="123" from="_ssdm_op_ReadReq.m_axi.i32P" to="a_rd_req" fromId="122" toId="23">
</dataflow>
<dataflow id="124" from="a" to="a_rd_req" fromId="119" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_125" to="a_rd_req" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="_ssdm_op_ReadReq.m_axi.i32P" to="a_rd_req" fromId="122" toId="24">
</dataflow>
<dataflow id="128" from="a" to="a_rd_req" fromId="119" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_125" to="a_rd_req" fromId="125" toId="24">
</dataflow>
<dataflow id="130" from="_ssdm_op_ReadReq.m_axi.i32P" to="a_rd_req" fromId="122" toId="25">
</dataflow>
<dataflow id="131" from="a" to="a_rd_req" fromId="119" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_125" to="a_rd_req" fromId="125" toId="25">
</dataflow>
<dataflow id="133" from="_ssdm_op_ReadReq.m_axi.i32P" to="a_rd_req" fromId="122" toId="26">
</dataflow>
<dataflow id="134" from="a" to="a_rd_req" fromId="119" toId="26">
</dataflow>
<dataflow id="135" from="StgValue_125" to="a_rd_req" fromId="125" toId="26">
</dataflow>
<dataflow id="136" from="_ssdm_op_ReadReq.m_axi.i32P" to="a_rd_req" fromId="122" toId="27">
</dataflow>
<dataflow id="137" from="a" to="a_rd_req" fromId="119" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_125" to="a_rd_req" fromId="125" toId="27">
</dataflow>
<dataflow id="139" from="_ssdm_op_ReadReq.m_axi.i32P" to="a_rd_req" fromId="122" toId="28">
</dataflow>
<dataflow id="140" from="a" to="a_rd_req" fromId="119" toId="28">
</dataflow>
<dataflow id="141" from="StgValue_125" to="a_rd_req" fromId="125" toId="28">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecBitsMap" to="StgValue_29" fromId="142" toId="29">
</dataflow>
<dataflow id="144" from="a" to="StgValue_29" fromId="119" toId="29">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecTopModule" to="StgValue_30" fromId="145" toId="30">
</dataflow>
<dataflow id="148" from="example_str" to="StgValue_30" fromId="147" toId="30">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecInterface" to="StgValue_31" fromId="149" toId="31">
</dataflow>
<dataflow id="151" from="a" to="StgValue_31" fromId="119" toId="31">
</dataflow>
<dataflow id="153" from="p_str" to="StgValue_31" fromId="152" toId="31">
</dataflow>
<dataflow id="155" from="StgValue_154" to="StgValue_31" fromId="154" toId="31">
</dataflow>
<dataflow id="156" from="StgValue_154" to="StgValue_31" fromId="154" toId="31">
</dataflow>
<dataflow id="158" from="p_str1" to="StgValue_31" fromId="157" toId="31">
</dataflow>
<dataflow id="159" from="StgValue_154" to="StgValue_31" fromId="154" toId="31">
</dataflow>
<dataflow id="160" from="StgValue_125" to="StgValue_31" fromId="125" toId="31">
</dataflow>
<dataflow id="161" from="p_str1" to="StgValue_31" fromId="157" toId="31">
</dataflow>
<dataflow id="162" from="p_str1" to="StgValue_31" fromId="157" toId="31">
</dataflow>
<dataflow id="163" from="p_str1" to="StgValue_31" fromId="157" toId="31">
</dataflow>
<dataflow id="165" from="StgValue_164" to="StgValue_31" fromId="164" toId="31">
</dataflow>
<dataflow id="166" from="StgValue_164" to="StgValue_31" fromId="164" toId="31">
</dataflow>
<dataflow id="167" from="StgValue_164" to="StgValue_31" fromId="164" toId="31">
</dataflow>
<dataflow id="168" from="StgValue_164" to="StgValue_31" fromId="164" toId="31">
</dataflow>
<dataflow id="169" from="p_str1" to="StgValue_31" fromId="157" toId="31">
</dataflow>
<dataflow id="170" from="p_str1" to="StgValue_31" fromId="157" toId="31">
</dataflow>
<dataflow id="171" from="_ssdm_op_ReadReq.m_axi.i32P" to="a_rd_req" fromId="122" toId="32">
</dataflow>
<dataflow id="172" from="a" to="a_rd_req" fromId="119" toId="32">
</dataflow>
<dataflow id="173" from="StgValue_125" to="a_rd_req" fromId="125" toId="32">
</dataflow>
<dataflow id="175" from="StgValue_174" to="indvar" fromId="174" toId="34">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="StgValue_33" to="indvar" fromId="33" toId="34">
</dataflow>
<dataflow id="177" from="indvar_next" to="indvar" fromId="36" toId="34">
<BackEdge/>
<condition id="100">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="StgValue_47" to="indvar" fromId="47" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="179" from="indvar" to="exitcond1" fromId="34" toId="35">
</dataflow>
<dataflow id="181" from="StgValue_180" to="exitcond1" fromId="180" toId="35">
</dataflow>
<dataflow id="182" from="indvar" to="indvar_next" fromId="34" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_183" to="indvar_next" fromId="183" toId="36">
</dataflow>
<dataflow id="185" from="exitcond1" to="StgValue_37" fromId="35" toId="37">
</dataflow>
<dataflow id="187" from="_ssdm_op_Read.m_axi.i32P" to="a_read" fromId="186" toId="38">
</dataflow>
<dataflow id="188" from="a" to="a_read" fromId="119" toId="38">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="189" toId="39">
</dataflow>
<dataflow id="192" from="StgValue_191" to="empty" fromId="191" toId="39">
</dataflow>
<dataflow id="193" from="StgValue_191" to="empty" fromId="191" toId="39">
</dataflow>
<dataflow id="194" from="StgValue_191" to="empty" fromId="191" toId="39">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecRegionBegin" to="burstread_rbegin" fromId="195" toId="40">
</dataflow>
<dataflow id="198" from="burstread_OC_region_s" to="burstread_rbegin" fromId="197" toId="40">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecPipeline" to="empty_3" fromId="199" toId="41">
</dataflow>
<dataflow id="202" from="StgValue_201" to="empty_3" fromId="201" toId="41">
</dataflow>
<dataflow id="203" from="StgValue_201" to="empty_3" fromId="201" toId="41">
</dataflow>
<dataflow id="204" from="StgValue_201" to="empty_3" fromId="201" toId="41">
</dataflow>
<dataflow id="205" from="StgValue_154" to="empty_3" fromId="154" toId="41">
</dataflow>
<dataflow id="207" from="p_str2" to="empty_3" fromId="206" toId="41">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopName" to="empty_4" fromId="208" toId="42">
</dataflow>
<dataflow id="211" from="memcpy_OC_buff_OC_a_s" to="empty_4" fromId="210" toId="42">
</dataflow>
<dataflow id="212" from="indvar" to="tmp" fromId="34" toId="43">
</dataflow>
<dataflow id="213" from="buff" to="buff_addr" fromId="22" toId="44">
</dataflow>
<dataflow id="215" from="StgValue_214" to="buff_addr" fromId="214" toId="44">
</dataflow>
<dataflow id="216" from="tmp" to="buff_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="217" from="a_read" to="StgValue_45" fromId="38" toId="45">
</dataflow>
<dataflow id="218" from="buff_addr" to="StgValue_45" fromId="44" toId="45">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecRegionEnd" to="burstread_rend" fromId="219" toId="46">
</dataflow>
<dataflow id="221" from="burstread_OC_region_s" to="burstread_rend" fromId="197" toId="46">
</dataflow>
<dataflow id="222" from="burstread_rbegin" to="burstread_rend" fromId="40" toId="46">
</dataflow>
<dataflow id="223" from="i_1" to="i" fromId="52" toId="49">
<BackEdge/>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="StgValue_62" to="i" fromId="62" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="225" from="StgValue_174" to="i" fromId="174" toId="49">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="StgValue_48" to="i" fromId="48" toId="49">
</dataflow>
<dataflow id="227" from="i" to="exitcond" fromId="49" toId="50">
</dataflow>
<dataflow id="228" from="StgValue_180" to="exitcond" fromId="180" toId="50">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="189" toId="51">
</dataflow>
<dataflow id="230" from="StgValue_191" to="empty_5" fromId="191" toId="51">
</dataflow>
<dataflow id="231" from="StgValue_191" to="empty_5" fromId="191" toId="51">
</dataflow>
<dataflow id="232" from="StgValue_191" to="empty_5" fromId="191" toId="51">
</dataflow>
<dataflow id="233" from="i" to="i_1" fromId="49" toId="52">
</dataflow>
<dataflow id="234" from="StgValue_183" to="i_1" fromId="183" toId="52">
</dataflow>
<dataflow id="235" from="exitcond" to="StgValue_53" fromId="50" toId="53">
</dataflow>
<dataflow id="236" from="i" to="tmp_1" fromId="49" toId="54">
</dataflow>
<dataflow id="237" from="buff" to="buff_addr_1" fromId="22" toId="55">
</dataflow>
<dataflow id="238" from="StgValue_214" to="buff_addr_1" fromId="214" toId="55">
</dataflow>
<dataflow id="239" from="tmp_1" to="buff_addr_1" fromId="54" toId="55">
</dataflow>
<dataflow id="240" from="buff_addr_1" to="buff_load" fromId="55" toId="56">
</dataflow>
<dataflow id="242" from="_ssdm_op_WriteReq.m_axi.i32P" to="a_wr_req" fromId="241" toId="57">
</dataflow>
<dataflow id="243" from="a" to="a_wr_req" fromId="119" toId="57">
</dataflow>
<dataflow id="244" from="StgValue_125" to="a_wr_req" fromId="125" toId="57">
</dataflow>
<dataflow id="245" from="buff_addr_1" to="buff_load" fromId="55" toId="59">
</dataflow>
<dataflow id="246" from="buff_load" to="tmp_2" fromId="59" toId="60">
</dataflow>
<dataflow id="248" from="StgValue_247" to="tmp_2" fromId="247" toId="60">
</dataflow>
<dataflow id="249" from="tmp_2" to="StgValue_61" fromId="60" toId="61">
</dataflow>
<dataflow id="250" from="buff_addr_1" to="StgValue_61" fromId="55" toId="61">
</dataflow>
<dataflow id="251" from="indvar_next5" to="indvar4" fromId="65" toId="63">
<BackEdge/>
<condition id="103">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="252" from="StgValue_77" to="indvar4" fromId="77" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="253" from="StgValue_174" to="indvar4" fromId="174" toId="63">
<condition id="104">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="254" from="StgValue_58" to="indvar4" fromId="58" toId="63">
</dataflow>
<dataflow id="255" from="indvar4" to="exitcond6" fromId="63" toId="64">
</dataflow>
<dataflow id="256" from="StgValue_180" to="exitcond6" fromId="180" toId="64">
</dataflow>
<dataflow id="257" from="indvar4" to="indvar_next5" fromId="63" toId="65">
</dataflow>
<dataflow id="258" from="StgValue_183" to="indvar_next5" fromId="183" toId="65">
</dataflow>
<dataflow id="259" from="exitcond6" to="StgValue_66" fromId="64" toId="66">
</dataflow>
<dataflow id="260" from="indvar4" to="tmp_4" fromId="63" toId="67">
</dataflow>
<dataflow id="261" from="buff" to="buff_addr_2" fromId="22" toId="68">
</dataflow>
<dataflow id="262" from="StgValue_214" to="buff_addr_2" fromId="214" toId="68">
</dataflow>
<dataflow id="263" from="tmp_4" to="buff_addr_2" fromId="67" toId="68">
</dataflow>
<dataflow id="264" from="buff_addr_2" to="buff_load_1" fromId="68" toId="69">
</dataflow>
<dataflow id="265" from="buff_addr_2" to="buff_load_1" fromId="68" toId="70">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="189" toId="71">
</dataflow>
<dataflow id="267" from="StgValue_191" to="empty_6" fromId="191" toId="71">
</dataflow>
<dataflow id="268" from="StgValue_191" to="empty_6" fromId="191" toId="71">
</dataflow>
<dataflow id="269" from="StgValue_191" to="empty_6" fromId="191" toId="71">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecRegionBegin" to="burstwrite_rbegin" fromId="195" toId="72">
</dataflow>
<dataflow id="272" from="burstwrite_OC_region" to="burstwrite_rbegin" fromId="271" toId="72">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecPipeline" to="empty_7" fromId="199" toId="73">
</dataflow>
<dataflow id="274" from="StgValue_201" to="empty_7" fromId="201" toId="73">
</dataflow>
<dataflow id="275" from="StgValue_201" to="empty_7" fromId="201" toId="73">
</dataflow>
<dataflow id="276" from="StgValue_201" to="empty_7" fromId="201" toId="73">
</dataflow>
<dataflow id="277" from="StgValue_154" to="empty_7" fromId="154" toId="73">
</dataflow>
<dataflow id="279" from="p_str3" to="empty_7" fromId="278" toId="73">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecLoopName" to="empty_8" fromId="208" toId="74">
</dataflow>
<dataflow id="282" from="memcpy_OC_a_OC_buff_s" to="empty_8" fromId="281" toId="74">
</dataflow>
<dataflow id="284" from="_ssdm_op_Write.m_axi.i32P" to="StgValue_75" fromId="283" toId="75">
</dataflow>
<dataflow id="285" from="a" to="StgValue_75" fromId="119" toId="75">
</dataflow>
<dataflow id="286" from="buff_load_1" to="StgValue_75" fromId="70" toId="75">
</dataflow>
<dataflow id="288" from="StgValue_287" to="StgValue_75" fromId="287" toId="75">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecRegionEnd" to="burstwrite_rend" fromId="219" toId="76">
</dataflow>
<dataflow id="290" from="burstwrite_OC_region" to="burstwrite_rend" fromId="271" toId="76">
</dataflow>
<dataflow id="291" from="burstwrite_rbegin" to="burstwrite_rend" fromId="72" toId="76">
</dataflow>
<dataflow id="293" from="_ssdm_op_WriteResp.m_axi.i32P" to="a_wr_resp" fromId="292" toId="78">
</dataflow>
<dataflow id="294" from="a" to="a_wr_resp" fromId="119" toId="78">
</dataflow>
<dataflow id="295" from="_ssdm_op_WriteResp.m_axi.i32P" to="a_wr_resp" fromId="292" toId="79">
</dataflow>
<dataflow id="296" from="a" to="a_wr_resp" fromId="119" toId="79">
</dataflow>
<dataflow id="297" from="_ssdm_op_WriteResp.m_axi.i32P" to="a_wr_resp" fromId="292" toId="80">
</dataflow>
<dataflow id="298" from="a" to="a_wr_resp" fromId="119" toId="80">
</dataflow>
<dataflow id="299" from="_ssdm_op_WriteResp.m_axi.i32P" to="a_wr_resp" fromId="292" toId="81">
</dataflow>
<dataflow id="300" from="a" to="a_wr_resp" fromId="119" toId="81">
</dataflow>
<dataflow id="301" from="_ssdm_op_WriteResp.m_axi.i32P" to="a_wr_resp" fromId="292" toId="82">
</dataflow>
<dataflow id="302" from="a" to="a_wr_resp" fromId="119" toId="82">
</dataflow>
<dataflow id="303" from="exitcond1" to="StgValue_9" fromId="35" toId="9">
</dataflow>
<dataflow id="304" from="exitcond1" to="StgValue_10" fromId="35" toId="10">
</dataflow>
<dataflow id="305" from="exitcond" to="StgValue_12" fromId="50" toId="12">
</dataflow>
<dataflow id="306" from="exitcond6" to="StgValue_14" fromId="64" toId="14">
</dataflow>
<dataflow id="307" from="exitcond6" to="StgValue_15" fromId="64" toId="15">
</dataflow>
<dataflow id="308" from="exitcond6" to="StgValue_16" fromId="64" toId="16">
</dataflow>
<dataflow id="309" from="exitcond1" to="StgValue_8" fromId="35" toId="8">
</dataflow>
<dataflow id="310" from="exitcond" to="StgValue_14" fromId="50" toId="14">
</dataflow>
<dataflow id="311" from="exitcond" to="StgValue_15" fromId="50" toId="15">
</dataflow>
<dataflow id="312" from="exitcond" to="StgValue_16" fromId="50" toId="16">
</dataflow>
</dataflows>


</stg>
