Analysis & Synthesis report for Debug
Tue Apr 10 00:19:09 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (No Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Source assignments for altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated
 17. Source assignments for altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated
 18. Source assignments for altsyncram:dmem_rtl_0|altsyncram_t9l1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |Project
 20. Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: SXT:sxt1
 22. Parameter Settings for User Entity Instance: Keys:keys
 23. Parameter Settings for User Entity Instance: Switches:switches
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: altsyncram:regs_rtl_0
 26. Parameter Settings for Inferred Entity Instance: altsyncram:regs_rtl_1
 27. Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "Switches:switches"
 30. Port Connectivity Checks: "Keys:keys"
 31. Port Connectivity Checks: "SevenSeg:ss0"
 32. Port Connectivity Checks: "SevenSeg:ss1"
 33. Port Connectivity Checks: "SevenSeg:ss2"
 34. Port Connectivity Checks: "SevenSeg:ss3"
 35. Port Connectivity Checks: "SevenSeg:ss4"
 36. Port Connectivity Checks: "SevenSeg:ss5"
 37. Signal Tap Logic Analyzer Settings
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Apr 10 00:19:09 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Debug                                       ;
; Top-level Entity Name           ; Project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5136                                        ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,214,464                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                       ;
+---------------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                          ; Setting      ; Default Value      ;
+---------------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7  ;                    ;
; Top-level entity name                                                           ; Project      ; Debug              ;
; Family name                                                                     ; Cyclone V    ; Cyclone V          ;
; Use smart compilation                                                           ; On           ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 2            ;                    ;
; Restructure Multiplexers                                                        ; Off          ; Auto               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; Off          ; On                 ;
; Remove Redundant Logic Cells                                                    ; On           ; Off                ;
; Timing-Driven Synthesis                                                         ; Off          ; On                 ;
; Power Optimization During Synthesis                                             ; Off          ; Normal compilation ;
; Pre-Mapping Resynthesis Optimization                                            ; On           ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On           ; On                 ;
; Enable compact report table                                                     ; Off          ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off          ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off          ; Off                ;
; Preserve fewer node names                                                       ; On           ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable       ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto         ; Auto               ;
; Safe State Machine                                                              ; Off          ; Off                ;
; Extract Verilog State Machines                                                  ; On           ; On                 ;
; Extract VHDL State Machines                                                     ; On           ; On                 ;
; Ignore Verilog initial constructs                                               ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250          ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On           ; On                 ;
; Parallel Synthesis                                                              ; On           ; On                 ;
; DSP Block Balancing                                                             ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                              ; On           ; On                 ;
; Power-Up Don't Care                                                             ; On           ; On                 ;
; Remove Duplicate Registers                                                      ; On           ; On                 ;
; Ignore CARRY Buffers                                                            ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off          ; Off                ;
; Ignore LCELL Buffers                                                            ; Off          ; Off                ;
; Ignore SOFT Buffers                                                             ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off          ; Off                ;
; Optimization Technique                                                          ; Balanced     ; Balanced           ;
; Carry Chain Length                                                              ; 70           ; 70                 ;
; Auto Carry Chains                                                               ; On           ; On                 ;
; Auto Open-Drain Pins                                                            ; On           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off          ; Off                ;
; Auto ROM Replacement                                                            ; On           ; On                 ;
; Auto RAM Replacement                                                            ; On           ; On                 ;
; Auto DSP Block Replacement                                                      ; On           ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On           ; On                 ;
; Strict RAM Replacement                                                          ; Off          ; Off                ;
; Allow Synchronous Control Signals                                               ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off          ; Off                ;
; Auto Resource Sharing                                                           ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off          ; Off                ;
; Report Parameter Settings                                                       ; On           ; On                 ;
; Report Source Assignments                                                       ; On           ; On                 ;
; Report Connectivity Checks                                                      ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off          ; Off                ;
; Synchronization Register Chain Length                                           ; 3            ; 3                  ;
; HDL message level                                                               ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100          ; 100                ;
; Clock MUX Protection                                                            ; On           ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off          ; Off                ;
; Block Design Naming                                                             ; Auto         ; Auto               ;
; SDC constraint protection                                                       ; Off          ; Off                ;
; Synthesis Effort                                                                ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On           ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On           ; On                 ;
; Automatic Parallel Synthesis                                                    ; On           ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off          ; Off                ;
+---------------------------------------------------------------------------------+--------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; Pll.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll.v                                                              ; Pll         ;
; Pll/Pll_0002.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v                                                     ; Pll         ;
; Project.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v                                                          ;             ;
; SevenSeg.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/alanh/Documents/Github/Project_2/Project_3/SevenSeg.v                                                         ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                      ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_mk84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_mk84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                    ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/mux_dlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;             ;
; db/cntr_7bi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_7bi.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_h9c.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/slda4c167fd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
; db/altsyncram_9ji1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_9ji1.tdf                                             ;             ;
; db/altsyncram_t9l1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_t9l1.tdf                                             ;             ;
; TestNOPS.mif                                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/alanh/Documents/Github/Project_2/Project_3/TestNOPS.mif                                                       ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_5la.tdf                                                  ;             ;
; db/mux_2hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alanh/Documents/Github/Project_2/Project_3/db/mux_2hb.tdf                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2835                                                               ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 2215                                                               ;
;     -- 7 input functions                    ; 16                                                                 ;
;     -- 6 input functions                    ; 761                                                                ;
;     -- 5 input functions                    ; 577                                                                ;
;     -- 4 input functions                    ; 322                                                                ;
;     -- <=3 input functions                  ; 539                                                                ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 5136                                                               ;
;                                             ;                                                                    ;
; I/O pins                                    ; 68                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 1214464                                                            ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4003                                                               ;
; Total fan-out                               ; 35551                                                              ;
; Average fan-out                             ; 4.47                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Project                                                                                                                                ; 2215 (858)          ; 5136 (607)                ; 1214464           ; 0          ; 68   ; 0            ; |Project                                                                                                                                                                                                                                                                                                                                            ; Project                           ; work         ;
;    |Keys:keys|                                                                                                                          ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Keys:keys                                                                                                                                                                                                                                                                                                                                  ; Keys                              ; work         ;
;    |Pll:myPll|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll                                                                                                                                                                                                                                                                                                                                  ; Pll                               ; Pll          ;
;       |Pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                ; Pll_0002                          ; Pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
;    |SevenSeg:ss0|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss0                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss1|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss1                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss2|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss2                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss3|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss3                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss4|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss4                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |SevenSeg:ss5|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss5                                                                                                                                                                                                                                                                                                                               ; SevenSeg                          ; work         ;
;    |Switches:switches|                                                                                                                  ; 63 (63)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|Switches:switches                                                                                                                                                                                                                                                                                                                          ; Switches                          ; work         ;
;    |altsyncram:dmem_rtl_0|                                                                                                              ; 2 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0                                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;       |altsyncram_t9l1:auto_generated|                                                                                                  ; 2 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_t9l1:auto_generated                                                                                                                                                                                                                                                                                       ; altsyncram_t9l1                   ; work         ;
;          |decode_5la:decode2|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_t9l1:auto_generated|decode_5la:decode2                                                                                                                                                                                                                                                                    ; decode_5la                        ; work         ;
;    |altsyncram:regs_rtl_0|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Project|altsyncram:regs_rtl_0                                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;       |altsyncram_9ji1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Project|altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated                                                                                                                                                                                                                                                                                       ; altsyncram_9ji1                   ; work         ;
;    |altsyncram:regs_rtl_1|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Project|altsyncram:regs_rtl_1                                                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;       |altsyncram_9ji1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Project|altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated                                                                                                                                                                                                                                                                                       ; altsyncram_9ji1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 101 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 100 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 100 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 100 (1)             ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97 (64)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1133 (2)            ; 4374 (670)                ; 686080            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1131 (0)            ; 3704 (0)                  ; 686080            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1131 (134)          ; 3704 (1423)               ; 686080            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_dlc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_dlc:auto_generated                                                                                                                              ; mux_dlc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 686080            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_mk84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 686080            ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mk84:auto_generated                                                                                                                                                 ; altsyncram_mk84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 70 (70)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 425 (1)             ; 1691 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 335 (0)             ; 1675 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1005 (1005)               ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 335 (0)             ; 670 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 89 (89)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 425 (12)            ; 407 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_7bi:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7bi:auto_generated                                                             ; cntr_7bi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                      ; cntr_22j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                            ; cntr_19i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 335 (335)           ; 335 (335)                 ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; altsyncram:dmem_rtl_0|altsyncram_t9l1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; TestNOPS.mif ;
; altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048   ; None         ;
; altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048   ; None         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mk84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 335          ; 2048         ; 335          ; 686080 ; None         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |Project|Pll:myPll                                                                                                                                                                                                                                                           ; Pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; Switches:switches|sdata[10..31]         ; Stuck at GND due to stuck port data_in ;
; Switches:switches|prev[10..31]          ; Stuck at GND due to stuck port data_in ;
; Keys:keys|prev[4..31]                   ; Stuck at GND due to stuck port data_in ;
; pcpred_D[31]                            ; Merged with pcplus_D[31]               ;
; pcpred_D[30]                            ; Merged with pcplus_D[30]               ;
; pcpred_D[29]                            ; Merged with pcplus_D[29]               ;
; pcpred_D[28]                            ; Merged with pcplus_D[28]               ;
; pcpred_D[27]                            ; Merged with pcplus_D[27]               ;
; pcpred_D[26]                            ; Merged with pcplus_D[26]               ;
; pcpred_D[25]                            ; Merged with pcplus_D[25]               ;
; pcpred_D[24]                            ; Merged with pcplus_D[24]               ;
; pcpred_D[23]                            ; Merged with pcplus_D[23]               ;
; pcpred_D[22]                            ; Merged with pcplus_D[22]               ;
; pcpred_D[21]                            ; Merged with pcplus_D[21]               ;
; pcpred_D[20]                            ; Merged with pcplus_D[20]               ;
; pcpred_D[19]                            ; Merged with pcplus_D[19]               ;
; pcpred_D[18]                            ; Merged with pcplus_D[18]               ;
; pcpred_D[17]                            ; Merged with pcplus_D[17]               ;
; pcpred_D[16]                            ; Merged with pcplus_D[16]               ;
; pcpred_D[15]                            ; Merged with pcplus_D[15]               ;
; pcpred_D[14]                            ; Merged with pcplus_D[14]               ;
; pcpred_D[13]                            ; Merged with pcplus_D[13]               ;
; pcpred_D[12]                            ; Merged with pcplus_D[12]               ;
; pcpred_D[11]                            ; Merged with pcplus_D[11]               ;
; pcpred_D[10]                            ; Merged with pcplus_D[10]               ;
; pcpred_D[9]                             ; Merged with pcplus_D[9]                ;
; pcpred_D[8]                             ; Merged with pcplus_D[8]                ;
; pcpred_D[7]                             ; Merged with pcplus_D[7]                ;
; pcpred_D[6]                             ; Merged with pcplus_D[6]                ;
; pcpred_D[5]                             ; Merged with pcplus_D[5]                ;
; pcpred_D[4]                             ; Merged with pcplus_D[4]                ;
; pcpred_D[3]                             ; Merged with pcplus_D[3]                ;
; pcpred_D[2]                             ; Merged with pcplus_D[2]                ;
; pcpred_D[1]                             ; Merged with pcplus_D[1]                ;
; pcpred_D[0]                             ; Merged with pcplus_D[0]                ;
; brtarg_M[1]                             ; Merged with pcplus_M[1]                ;
; brtarg_M[0]                             ; Merged with pcplus_M[0]                ;
; pcpred_M[0]                             ; Merged with pcplus_M[0]                ;
; pcpred_M[31]                            ; Merged with pcplus_M[31]               ;
; pcpred_M[30]                            ; Merged with pcplus_M[30]               ;
; pcpred_M[29]                            ; Merged with pcplus_M[29]               ;
; pcpred_M[28]                            ; Merged with pcplus_M[28]               ;
; pcpred_M[27]                            ; Merged with pcplus_M[27]               ;
; pcpred_M[26]                            ; Merged with pcplus_M[26]               ;
; pcpred_M[25]                            ; Merged with pcplus_M[25]               ;
; pcpred_M[24]                            ; Merged with pcplus_M[24]               ;
; pcpred_M[23]                            ; Merged with pcplus_M[23]               ;
; pcpred_M[22]                            ; Merged with pcplus_M[22]               ;
; pcpred_M[21]                            ; Merged with pcplus_M[21]               ;
; pcpred_M[20]                            ; Merged with pcplus_M[20]               ;
; pcpred_M[19]                            ; Merged with pcplus_M[19]               ;
; pcpred_M[18]                            ; Merged with pcplus_M[18]               ;
; pcpred_M[17]                            ; Merged with pcplus_M[17]               ;
; pcpred_M[16]                            ; Merged with pcplus_M[16]               ;
; pcpred_M[15]                            ; Merged with pcplus_M[15]               ;
; pcpred_M[14]                            ; Merged with pcplus_M[14]               ;
; pcpred_M[13]                            ; Merged with pcplus_M[13]               ;
; pcpred_M[12]                            ; Merged with pcplus_M[12]               ;
; pcpred_M[11]                            ; Merged with pcplus_M[11]               ;
; pcpred_M[10]                            ; Merged with pcplus_M[10]               ;
; pcpred_M[9]                             ; Merged with pcplus_M[9]                ;
; pcpred_M[8]                             ; Merged with pcplus_M[8]                ;
; pcpred_M[7]                             ; Merged with pcplus_M[7]                ;
; pcpred_M[6]                             ; Merged with pcplus_M[6]                ;
; pcpred_M[5]                             ; Merged with pcplus_M[5]                ;
; pcpred_M[4]                             ; Merged with pcplus_M[4]                ;
; pcpred_M[3]                             ; Merged with pcplus_M[3]                ;
; pcpred_M[2]                             ; Merged with pcplus_M[2]                ;
; pcpred_M[1]                             ; Merged with pcplus_M[1]                ;
; off_A[14..31]                           ; Merged with off_A[13]                  ;
; pcpred_A[0]                             ; Merged with pcplus_A[0]                ;
; pcpred_A[31]                            ; Merged with pcplus_A[31]               ;
; pcpred_A[30]                            ; Merged with pcplus_A[30]               ;
; pcpred_A[29]                            ; Merged with pcplus_A[29]               ;
; pcpred_A[28]                            ; Merged with pcplus_A[28]               ;
; pcpred_A[27]                            ; Merged with pcplus_A[27]               ;
; pcpred_A[26]                            ; Merged with pcplus_A[26]               ;
; pcpred_A[25]                            ; Merged with pcplus_A[25]               ;
; pcpred_A[24]                            ; Merged with pcplus_A[24]               ;
; pcpred_A[23]                            ; Merged with pcplus_A[23]               ;
; pcpred_A[22]                            ; Merged with pcplus_A[22]               ;
; pcpred_A[21]                            ; Merged with pcplus_A[21]               ;
; pcpred_A[20]                            ; Merged with pcplus_A[20]               ;
; pcpred_A[19]                            ; Merged with pcplus_A[19]               ;
; pcpred_A[18]                            ; Merged with pcplus_A[18]               ;
; pcpred_A[17]                            ; Merged with pcplus_A[17]               ;
; pcpred_A[16]                            ; Merged with pcplus_A[16]               ;
; pcpred_A[15]                            ; Merged with pcplus_A[15]               ;
; pcpred_A[14]                            ; Merged with pcplus_A[14]               ;
; pcpred_A[13]                            ; Merged with pcplus_A[13]               ;
; pcpred_A[12]                            ; Merged with pcplus_A[12]               ;
; pcpred_A[11]                            ; Merged with pcplus_A[11]               ;
; pcpred_A[10]                            ; Merged with pcplus_A[10]               ;
; pcpred_A[9]                             ; Merged with pcplus_A[9]                ;
; pcpred_A[8]                             ; Merged with pcplus_A[8]                ;
; pcpred_A[7]                             ; Merged with pcplus_A[7]                ;
; pcpred_A[6]                             ; Merged with pcplus_A[6]                ;
; pcpred_A[5]                             ; Merged with pcplus_A[5]                ;
; pcpred_A[4]                             ; Merged with pcplus_A[4]                ;
; pcpred_A[3]                             ; Merged with pcplus_A[3]                ;
; pcpred_A[2]                             ; Merged with pcplus_A[2]                ;
; pcpred_A[1]                             ; Merged with pcplus_A[1]                ;
; inst_D[16,17,22,23,26]                  ; Stuck at GND due to stuck port data_in ;
; alufunc_A[4]                            ; Lost fanout                            ;
; inst_D[20,21,24]                        ; Merged with inst_D[25]                 ;
; inst_D[18]                              ; Merged with inst_D[19]                 ;
; inst_D[30]                              ; Merged with inst_D[27]                 ;
; inst_D[13]                              ; Merged with inst_D[29]                 ;
; inst_D[0,3,5,10]                        ; Merged with inst_D[11]                 ;
; inst_D[2,7]                             ; Merged with inst_D[9]                  ;
; inst_D[1,6]                             ; Merged with inst_D[8]                  ;
; wregno_A[2]                             ; Merged with wregno_A[3]                ;
; off_A[0,3,5,10]                         ; Merged with off_A[11]                  ;
; off_A[2,7]                              ; Merged with off_A[9]                   ;
; off_A[1,6]                              ; Merged with off_A[8]                   ;
; wregno_M[2]                             ; Merged with wregno_M[3]                ;
; wregno_W[2]                             ; Merged with wregno_W[3]                ;
; Total Number of Removed Registers = 219 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+-----------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Switches:switches|sdata[31] ; Stuck at GND              ; Switches:switches|prev[31], Switches:switches|prev[30], Switches:switches|prev[29], ;
;                             ; due to stuck port data_in ; Switches:switches|prev[28], Switches:switches|prev[27], Switches:switches|prev[26], ;
;                             ;                           ; Switches:switches|prev[25], Switches:switches|prev[24], Switches:switches|prev[23], ;
;                             ;                           ; Switches:switches|prev[22], Switches:switches|prev[21], Switches:switches|prev[20], ;
;                             ;                           ; Switches:switches|prev[19], Switches:switches|prev[18], Switches:switches|prev[17], ;
;                             ;                           ; Switches:switches|prev[16], Switches:switches|prev[15], Switches:switches|prev[14], ;
;                             ;                           ; Switches:switches|prev[13], Switches:switches|prev[12], Switches:switches|prev[11], ;
;                             ;                           ; Switches:switches|prev[10]                                                          ;
+-----------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5136  ;
; Number of registers using Synchronous Clear  ; 374   ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 2022  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1458  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; HexOut[1]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; HexOut[2]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; HexOut[4]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; HexOut[6]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; HexOut[10]                                                                                                                                                                                                                                                                                                                      ; 8       ;
; HexOut[12]                                                                                                                                                                                                                                                                                                                      ; 8       ;
; HexOut[13]                                                                                                                                                                                                                                                                                                                      ; 8       ;
; HexOut[17]                                                                                                                                                                                                                                                                                                                      ; 8       ;
; HexOut[20]                                                                                                                                                                                                                                                                                                                      ; 8       ;
; dmem~1                                                                                                                                                                                                                                                                                                                          ; 1       ;
; dmem~11                                                                                                                                                                                                                                                                                                                         ; 1       ;
; dmem~12                                                                                                                                                                                                                                                                                                                         ; 1       ;
; dmem~13                                                                                                                                                                                                                                                                                                                         ; 1       ;
; dmem~15                                                                                                                                                                                                                                                                                                                         ; 1       ;
; dmem~16                                                                                                                                                                                                                                                                                                                         ; 1       ;
; dmem~3                                                                                                                                                                                                                                                                                                                          ; 1       ;
; dmem~4                                                                                                                                                                                                                                                                                                                          ; 1       ;
; dmem~6                                                                                                                                                                                                                                                                                                                          ; 1       ;
; dmem~8                                                                                                                                                                                                                                                                                                                          ; 1       ;
; dmem~10                                                                                                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; Total number of inverted registers = 34                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project|regval1_A[18]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project|regval2_A[28]                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Project|wrmem_A                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project|PC[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project|wregno_A[3]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Project|wregno_A[5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project|Switches:switches|bounceTimer[23] ;
; 4:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Project|PC[11]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Project|memout_W[24]                      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |Project|memout_W[12]                      ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |Project|memout_W[4]                       ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |Project|alufunc_A[0]                      ;
; 13:1               ; 17 bits   ; 136 LEs       ; 85 LEs               ; 51 LEs                 ; Yes        ; |Project|aluout_M[16]                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Project|pcgood_B[17]                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Project|wregval_W[28]                     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss0|OUT                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss1|OUT                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss2|OUT                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss3|OUT                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss4|OUT                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss5|OUT                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Project|dbus[8]                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Project|dbus[0]                           ;
; 13:1               ; 14 bits   ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; No         ; |Project|aluout_M                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:dmem_rtl_0|altsyncram_t9l1:auto_generated ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; DBITS          ; 32                               ; Signed Integer      ;
; INSTSIZE       ; 00000000000000000000000000000100 ; Unsigned Binary     ;
; INSTBITS       ; 32                               ; Signed Integer      ;
; REGNOBITS      ; 6                                ; Signed Integer      ;
; REGWORDS       ; 64                               ; Signed Integer      ;
; IMMBITS        ; 14                               ; Signed Integer      ;
; STARTPC        ; 00000000000000000000000100000000 ; Unsigned Binary     ;
; ADDRHEX        ; 11111111111111111111000000000000 ; Unsigned Binary     ;
; ADDRLEDR       ; 11111111111111111111000000100000 ; Unsigned Binary     ;
; ADDRKEY        ; 11111111111111111111000010000000 ; Unsigned Binary     ;
; ADDRSW         ; 11111111111111111111000010010000 ; Unsigned Binary     ;
; ADDRTCNT       ; 11111111111111111111000100000000 ; Unsigned Binary     ;
; ADDRTLIM       ; 11111111111111111111000100000100 ; Unsigned Binary     ;
; ADDRTCTL       ; 11111111111111111111000100001000 ; Unsigned Binary     ;
; IMEMINITFILE   ; TestNOPS.mif                     ; String              ;
; IMEMADDRBITS   ; 16                               ; Signed Integer      ;
; IMEMWORDBITS   ; 2                                ; Signed Integer      ;
; IMEMWORDS      ; 16384                            ; Signed Integer      ;
; DMEMADDRBITS   ; 16                               ; Signed Integer      ;
; DMEMWORDBITS   ; 2                                ; Signed Integer      ;
; DMEMWORDS      ; 16384                            ; Signed Integer      ;
; TEST           ; 11111111111111111111111111111111 ; Unsigned Binary     ;
; OP1BITS        ; 6                                ; Signed Integer      ;
; OP1_ALUR       ; 000000                           ; Unsigned Binary     ;
; OP1_BEQ        ; 001000                           ; Unsigned Binary     ;
; OP1_BLT        ; 001001                           ; Unsigned Binary     ;
; OP1_BLE        ; 001010                           ; Unsigned Binary     ;
; OP1_BNE        ; 001011                           ; Unsigned Binary     ;
; OP1_JAL        ; 001100                           ; Unsigned Binary     ;
; OP1_LW         ; 010010                           ; Unsigned Binary     ;
; OP1_SW         ; 011010                           ; Unsigned Binary     ;
; OP1_ADDI       ; 100000                           ; Unsigned Binary     ;
; OP1_ANDI       ; 100100                           ; Unsigned Binary     ;
; OP1_ORI        ; 100101                           ; Unsigned Binary     ;
; OP1_XORI       ; 100110                           ; Unsigned Binary     ;
; OP2BITS        ; 6                                ; Signed Integer      ;
; OP2_NOP        ; 000000                           ; Unsigned Binary     ;
; OP2_EQ         ; 001000                           ; Unsigned Binary     ;
; OP2_LT         ; 001001                           ; Unsigned Binary     ;
; OP2_LE         ; 001010                           ; Unsigned Binary     ;
; OP2_NE         ; 001011                           ; Unsigned Binary     ;
; OP2_ADD        ; 100000                           ; Unsigned Binary     ;
; OP2_AND        ; 100100                           ; Unsigned Binary     ;
; OP2_OR         ; 100101                           ; Unsigned Binary     ;
; OP2_XOR        ; 100110                           ; Unsigned Binary     ;
; OP2_SUB        ; 101000                           ; Unsigned Binary     ;
; OP2_NAND       ; 101100                           ; Unsigned Binary     ;
; OP2_NOR        ; 101101                           ; Unsigned Binary     ;
; OP2_NXOR       ; 101110                           ; Unsigned Binary     ;
; OP2_JALR       ; 001100                           ; Unsigned Binary     ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 55.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:sxt1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; IBITS          ; 14    ; Signed Integer               ;
; OBITS          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keys:keys              ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Switches:switches      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BITS           ; 32                               ; Signed Integer  ;
; BASE           ; 11111111111111111111000010010000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 335                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 335                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 1030                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000111011111111 ; Untyped        ;
; sld_power_up_trigger                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 335                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:regs_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 6                    ; Untyped        ;
; NUMWORDS_A                         ; 64                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 6                    ; Untyped        ;
; NUMWORDS_B                         ; 64                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9ji1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:regs_rtl_1     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 6                    ; Untyped        ;
; NUMWORDS_A                         ; 64                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 6                    ; Untyped        ;
; NUMWORDS_B                         ; 64                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9ji1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; TestNOPS.mif         ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_t9l1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                  ;
+-------------------------------------------+-----------------------+
; Name                                      ; Value                 ;
+-------------------------------------------+-----------------------+
; Number of entity instances                ; 3                     ;
; Entity Instance                           ; altsyncram:regs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 64                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 64                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
; Entity Instance                           ; altsyncram:regs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 64                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 64                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
; Entity Instance                           ; altsyncram:dmem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 16384                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 16384                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
+-------------------------------------------+-----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Switches:switches"      ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; INTR  ; Output ; Info     ; Explicitly unconnected ;
; DEBUG ; Input  ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Keys:keys"              ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; INTR  ; Output ; Info     ; Explicitly unconnected ;
; DEBUG ; Input  ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss0"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss1"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss2"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss3"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss4"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss5"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OFF  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 335                 ; 335              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; yes                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 671                         ;
;     CLR               ; 186                         ;
;     CLR SCLR          ; 265                         ;
;     ENA               ; 122                         ;
;     ENA CLR           ; 34                          ;
;     ENA CLR SCLR      ; 32                          ;
;     SLD               ; 1                           ;
;     plain             ; 31                          ;
; arriav_lcell_comb     ; 986                         ;
;     arith             ; 187                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 60                          ;
;         4 data inputs ; 64                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 792                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 138                         ;
;         4 data inputs ; 133                         ;
;         5 data inputs ; 153                         ;
;         6 data inputs ; 295                         ;
; boundary_port         ; 403                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                              ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                  ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PC[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[0]                                                              ; N/A                                                                                                                                                            ;
; PC[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[0]                                                              ; N/A                                                                                                                                                            ;
; PC[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[10]                                                             ; N/A                                                                                                                                                            ;
; PC[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[10]                                                             ; N/A                                                                                                                                                            ;
; PC[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[11]                                                             ; N/A                                                                                                                                                            ;
; PC[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[11]                                                             ; N/A                                                                                                                                                            ;
; PC[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[12]                                                             ; N/A                                                                                                                                                            ;
; PC[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[12]                                                             ; N/A                                                                                                                                                            ;
; PC[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[13]                                                             ; N/A                                                                                                                                                            ;
; PC[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[13]                                                             ; N/A                                                                                                                                                            ;
; PC[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[14]                                                             ; N/A                                                                                                                                                            ;
; PC[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[14]                                                             ; N/A                                                                                                                                                            ;
; PC[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[15]                                                             ; N/A                                                                                                                                                            ;
; PC[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[15]                                                             ; N/A                                                                                                                                                            ;
; PC[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[16]                                                             ; N/A                                                                                                                                                            ;
; PC[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[16]                                                             ; N/A                                                                                                                                                            ;
; PC[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[17]                                                             ; N/A                                                                                                                                                            ;
; PC[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[17]                                                             ; N/A                                                                                                                                                            ;
; PC[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[18]                                                             ; N/A                                                                                                                                                            ;
; PC[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[18]                                                             ; N/A                                                                                                                                                            ;
; PC[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[19]                                                             ; N/A                                                                                                                                                            ;
; PC[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[19]                                                             ; N/A                                                                                                                                                            ;
; PC[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[1]                                                              ; N/A                                                                                                                                                            ;
; PC[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[1]                                                              ; N/A                                                                                                                                                            ;
; PC[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[20]                                                             ; N/A                                                                                                                                                            ;
; PC[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[20]                                                             ; N/A                                                                                                                                                            ;
; PC[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[21]                                                             ; N/A                                                                                                                                                            ;
; PC[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[21]                                                             ; N/A                                                                                                                                                            ;
; PC[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[22]                                                             ; N/A                                                                                                                                                            ;
; PC[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[22]                                                             ; N/A                                                                                                                                                            ;
; PC[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[23]                                                             ; N/A                                                                                                                                                            ;
; PC[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[23]                                                             ; N/A                                                                                                                                                            ;
; PC[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[24]                                                             ; N/A                                                                                                                                                            ;
; PC[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[24]                                                             ; N/A                                                                                                                                                            ;
; PC[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[25]                                                             ; N/A                                                                                                                                                            ;
; PC[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[25]                                                             ; N/A                                                                                                                                                            ;
; PC[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[26]                                                             ; N/A                                                                                                                                                            ;
; PC[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[26]                                                             ; N/A                                                                                                                                                            ;
; PC[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[27]                                                             ; N/A                                                                                                                                                            ;
; PC[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[27]                                                             ; N/A                                                                                                                                                            ;
; PC[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[28]                                                             ; N/A                                                                                                                                                            ;
; PC[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[28]                                                             ; N/A                                                                                                                                                            ;
; PC[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[29]                                                             ; N/A                                                                                                                                                            ;
; PC[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[29]                                                             ; N/A                                                                                                                                                            ;
; PC[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[2]                                                              ; N/A                                                                                                                                                            ;
; PC[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[2]                                                              ; N/A                                                                                                                                                            ;
; PC[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[30]                                                             ; N/A                                                                                                                                                            ;
; PC[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[30]                                                             ; N/A                                                                                                                                                            ;
; PC[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[31]                                                             ; N/A                                                                                                                                                            ;
; PC[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[31]                                                             ; N/A                                                                                                                                                            ;
; PC[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[3]                                                              ; N/A                                                                                                                                                            ;
; PC[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[3]                                                              ; N/A                                                                                                                                                            ;
; PC[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[4]                                                              ; N/A                                                                                                                                                            ;
; PC[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[4]                                                              ; N/A                                                                                                                                                            ;
; PC[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[5]                                                              ; N/A                                                                                                                                                            ;
; PC[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[5]                                                              ; N/A                                                                                                                                                            ;
; PC[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[6]                                                              ; N/A                                                                                                                                                            ;
; PC[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[6]                                                              ; N/A                                                                                                                                                            ;
; PC[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[7]                                                              ; N/A                                                                                                                                                            ;
; PC[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[7]                                                              ; N/A                                                                                                                                                            ;
; PC[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[8]                                                              ; N/A                                                                                                                                                            ;
; PC[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[8]                                                              ; N/A                                                                                                                                                            ;
; PC[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[9]                                                              ; N/A                                                                                                                                                            ;
; PC[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PC[9]                                                              ; N/A                                                                                                                                                            ;
; Pll:myPll|outclk_0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A                                                                                                                                                            ;
; aluimm_A             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluimm_A                                                           ; N/A                                                                                                                                                            ;
; aluimm_A             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluimm_A                                                           ; N/A                                                                                                                                                            ;
; aluout_M[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[0]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[0]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[10]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[10]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[11]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[11]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[12]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[12]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[13]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[13]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[14]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[14]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[15]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[15]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[16]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[16]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[17]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[17]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[18]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[18]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[19]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[19]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[1]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[1]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[20]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[20]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[21]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[21]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[22]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[22]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[23]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[23]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[24]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[24]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[25]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[25]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[26]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[26]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[27]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[27]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[28]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[28]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[29]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[29]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[2]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[2]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[30]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[30]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[31]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[31]                                                       ; N/A                                                                                                                                                            ;
; aluout_M[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[3]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[3]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[4]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[4]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[5]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[5]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[6]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[6]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[7]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[7]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[8]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[8]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[9]                                                        ; N/A                                                                                                                                                            ;
; aluout_M[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_M[9]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[0]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[0]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[10]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[10]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[11]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[11]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[12]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[12]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[13]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[13]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[14]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[14]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[15]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[15]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[16]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[16]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[17]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[17]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[18]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[18]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[19]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[19]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[1]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[1]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[20]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[20]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[21]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[21]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[22]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[22]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[23]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[23]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[24]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[24]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[25]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[25]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[26]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[26]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[27]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[27]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[28]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[28]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[29]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[29]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[2]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[2]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[30]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[30]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[31]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[31]                                                       ; N/A                                                                                                                                                            ;
; aluout_W[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[3]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[3]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[4]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[4]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[5]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[5]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[6]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[6]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[7]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[7]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[8]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[8]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[9]                                                        ; N/A                                                                                                                                                            ;
; aluout_W[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aluout_W[9]                                                        ; N/A                                                                                                                                                            ;
; flush_F              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; flush_F              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; inst_F[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~5                                                             ; N/A                                                                                                                                                            ;
; inst_F[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~5                                                             ; N/A                                                                                                                                                            ;
; inst_F[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~6                                                             ; N/A                                                                                                                                                            ;
; inst_F[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~6                                                             ; N/A                                                                                                                                                            ;
; inst_F[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~7                                                             ; N/A                                                                                                                                                            ;
; inst_F[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~7                                                             ; N/A                                                                                                                                                            ;
; inst_F[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~9                                                             ; N/A                                                                                                                                                            ;
; inst_F[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~9                                                             ; N/A                                                                                                                                                            ;
; inst_F[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~11                                                            ; N/A                                                                                                                                                            ;
; inst_F[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~11                                                            ; N/A                                                                                                                                                            ;
; inst_F[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~11                                                            ; N/A                                                                                                                                                            ;
; inst_F[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~11                                                            ; N/A                                                                                                                                                            ;
; inst_F[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~12                                                            ; N/A                                                                                                                                                            ;
; inst_F[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~12                                                            ; N/A                                                                                                                                                            ;
; inst_F[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~13                                                            ; N/A                                                                                                                                                            ;
; inst_F[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~13                                                            ; N/A                                                                                                                                                            ;
; inst_F[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~13                                                            ; N/A                                                                                                                                                            ;
; inst_F[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~13                                                            ; N/A                                                                                                                                                            ;
; inst_F[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~13                                                            ; N/A                                                                                                                                                            ;
; inst_F[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~13                                                            ; N/A                                                                                                                                                            ;
; inst_F[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~13                                                            ; N/A                                                                                                                                                            ;
; inst_F[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~13                                                            ; N/A                                                                                                                                                            ;
; inst_F[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                ; N/A                                                                                                                                                            ;
; inst_F[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~14                                                            ; N/A                                                                                                                                                            ;
; inst_F[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~14                                                            ; N/A                                                                                                                                                            ;
; inst_F[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~5_wirecell                                                    ; N/A                                                                                                                                                            ;
; inst_F[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~5_wirecell                                                    ; N/A                                                                                                                                                            ;
; inst_F[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~6                                                             ; N/A                                                                                                                                                            ;
; inst_F[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~6                                                             ; N/A                                                                                                                                                            ;
; inst_F[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~16                                                            ; N/A                                                                                                                                                            ;
; inst_F[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~16                                                            ; N/A                                                                                                                                                            ;
; inst_F[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~14                                                            ; N/A                                                                                                                                                            ;
; inst_F[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~14                                                            ; N/A                                                                                                                                                            ;
; inst_F[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~17                                                            ; N/A                                                                                                                                                            ;
; inst_F[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~17                                                            ; N/A                                                                                                                                                            ;
; inst_F[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~18                                                            ; N/A                                                                                                                                                            ;
; inst_F[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~18                                                            ; N/A                                                                                                                                                            ;
; inst_F[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~3                                                             ; N/A                                                                                                                                                            ;
; inst_F[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~12                                                            ; N/A                                                                                                                                                            ;
; inst_F[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~12                                                            ; N/A                                                                                                                                                            ;
; inst_F[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~16                                                            ; N/A                                                                                                                                                            ;
; inst_F[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~16                                                            ; N/A                                                                                                                                                            ;
; inst_F[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~12                                                            ; N/A                                                                                                                                                            ;
; inst_F[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~12                                                            ; N/A                                                                                                                                                            ;
; inst_F[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~16                                                            ; N/A                                                                                                                                                            ;
; inst_F[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; imem~16                                                            ; N/A                                                                                                                                                            ;
; memout_W[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[0]                                                        ; N/A                                                                                                                                                            ;
; memout_W[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[0]                                                        ; N/A                                                                                                                                                            ;
; memout_W[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[10]                                                       ; N/A                                                                                                                                                            ;
; memout_W[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[10]                                                       ; N/A                                                                                                                                                            ;
; memout_W[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[11]                                                       ; N/A                                                                                                                                                            ;
; memout_W[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[11]                                                       ; N/A                                                                                                                                                            ;
; memout_W[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[12]                                                       ; N/A                                                                                                                                                            ;
; memout_W[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[12]                                                       ; N/A                                                                                                                                                            ;
; memout_W[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[13]                                                       ; N/A                                                                                                                                                            ;
; memout_W[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[13]                                                       ; N/A                                                                                                                                                            ;
; memout_W[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[14]                                                       ; N/A                                                                                                                                                            ;
; memout_W[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[14]                                                       ; N/A                                                                                                                                                            ;
; memout_W[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[15]                                                       ; N/A                                                                                                                                                            ;
; memout_W[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[15]                                                       ; N/A                                                                                                                                                            ;
; memout_W[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[16]                                                       ; N/A                                                                                                                                                            ;
; memout_W[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[16]                                                       ; N/A                                                                                                                                                            ;
; memout_W[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[17]                                                       ; N/A                                                                                                                                                            ;
; memout_W[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[17]                                                       ; N/A                                                                                                                                                            ;
; memout_W[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[18]                                                       ; N/A                                                                                                                                                            ;
; memout_W[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[18]                                                       ; N/A                                                                                                                                                            ;
; memout_W[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[19]                                                       ; N/A                                                                                                                                                            ;
; memout_W[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[19]                                                       ; N/A                                                                                                                                                            ;
; memout_W[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[1]                                                        ; N/A                                                                                                                                                            ;
; memout_W[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[1]                                                        ; N/A                                                                                                                                                            ;
; memout_W[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[20]                                                       ; N/A                                                                                                                                                            ;
; memout_W[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[20]                                                       ; N/A                                                                                                                                                            ;
; memout_W[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[21]                                                       ; N/A                                                                                                                                                            ;
; memout_W[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[21]                                                       ; N/A                                                                                                                                                            ;
; memout_W[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[22]                                                       ; N/A                                                                                                                                                            ;
; memout_W[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[22]                                                       ; N/A                                                                                                                                                            ;
; memout_W[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[23]                                                       ; N/A                                                                                                                                                            ;
; memout_W[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[23]                                                       ; N/A                                                                                                                                                            ;
; memout_W[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[24]                                                       ; N/A                                                                                                                                                            ;
; memout_W[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[24]                                                       ; N/A                                                                                                                                                            ;
; memout_W[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[25]                                                       ; N/A                                                                                                                                                            ;
; memout_W[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[25]                                                       ; N/A                                                                                                                                                            ;
; memout_W[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[26]                                                       ; N/A                                                                                                                                                            ;
; memout_W[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[26]                                                       ; N/A                                                                                                                                                            ;
; memout_W[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[27]                                                       ; N/A                                                                                                                                                            ;
; memout_W[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[27]                                                       ; N/A                                                                                                                                                            ;
; memout_W[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[28]                                                       ; N/A                                                                                                                                                            ;
; memout_W[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[28]                                                       ; N/A                                                                                                                                                            ;
; memout_W[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[29]                                                       ; N/A                                                                                                                                                            ;
; memout_W[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[29]                                                       ; N/A                                                                                                                                                            ;
; memout_W[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[2]                                                        ; N/A                                                                                                                                                            ;
; memout_W[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[2]                                                        ; N/A                                                                                                                                                            ;
; memout_W[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[30]                                                       ; N/A                                                                                                                                                            ;
; memout_W[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[30]                                                       ; N/A                                                                                                                                                            ;
; memout_W[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[31]                                                       ; N/A                                                                                                                                                            ;
; memout_W[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[31]                                                       ; N/A                                                                                                                                                            ;
; memout_W[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[3]                                                        ; N/A                                                                                                                                                            ;
; memout_W[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[3]                                                        ; N/A                                                                                                                                                            ;
; memout_W[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[4]                                                        ; N/A                                                                                                                                                            ;
; memout_W[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[4]                                                        ; N/A                                                                                                                                                            ;
; memout_W[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[5]                                                        ; N/A                                                                                                                                                            ;
; memout_W[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[5]                                                        ; N/A                                                                                                                                                            ;
; memout_W[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[6]                                                        ; N/A                                                                                                                                                            ;
; memout_W[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[6]                                                        ; N/A                                                                                                                                                            ;
; memout_W[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[7]                                                        ; N/A                                                                                                                                                            ;
; memout_W[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[7]                                                        ; N/A                                                                                                                                                            ;
; memout_W[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[8]                                                        ; N/A                                                                                                                                                            ;
; memout_W[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[8]                                                        ; N/A                                                                                                                                                            ;
; memout_W[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[9]                                                        ; N/A                                                                                                                                                            ;
; memout_W[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; memout_W[9]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[0]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[0]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[10]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[10]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[11]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[11]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[12]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[12]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[13]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[13]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[14]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[14]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[15]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[15]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[16]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[16]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[17]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[17]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[18]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[18]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[19]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[19]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[1]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[1]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[20]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[20]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[21]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[21]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[22]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[22]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[23]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[23]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[24]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[24]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[25]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[25]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[26]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[26]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[27]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[27]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[28]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[28]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[29]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[29]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[2]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[2]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[30]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[30]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[31]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[31]                                                       ; N/A                                                                                                                                                            ;
; pcplus_W[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[3]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[3]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[4]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[4]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[5]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[5]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[6]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[6]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[7]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[7]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[8]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[8]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[9]                                                        ; N/A                                                                                                                                                            ;
; pcplus_W[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pcplus_W[9]                                                        ; N/A                                                                                                                                                            ;
; regval1_A[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[0]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[0]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[10]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[10]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[11]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[11]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[12]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[12]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[13]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[13]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[14]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[14]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[15]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[15]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[16]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[16]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[17]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[17]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[18]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[18]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[19]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[19]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[1]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[1]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[20]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[20]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[21]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[21]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[22]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[22]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[23]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[23]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[24]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[24]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[25]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[25]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[26]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[26]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[27]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[27]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[28]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[28]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[29]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[29]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[2]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[2]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[30]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[30]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[31]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[31]                                                      ; N/A                                                                                                                                                            ;
; regval1_A[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[3]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[3]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[4]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[4]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[5]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[5]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[6]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[6]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[7]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[7]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[8]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[8]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[9]                                                       ; N/A                                                                                                                                                            ;
; regval1_A[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval1_A[9]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[0]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[0]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[10]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[10]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[11]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[11]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[12]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[12]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[13]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[13]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[14]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[14]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[15]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[15]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[16]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[16]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[17]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[17]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[18]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[18]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[19]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[19]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[1]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[1]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[20]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[20]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[21]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[21]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[22]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[22]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[23]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[23]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[24]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[24]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[25]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[25]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[26]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[26]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[27]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[27]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[28]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[28]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[29]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[29]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[2]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[2]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[30]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[30]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[31]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[31]                                                      ; N/A                                                                                                                                                            ;
; regval2_A[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[3]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[3]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[4]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[4]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[5]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[5]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[6]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[6]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[7]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[7]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[8]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[8]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[9]                                                       ; N/A                                                                                                                                                            ;
; regval2_A[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; regval2_A[9]                                                       ; N/A                                                                                                                                                            ;
; selaluout_W          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selaluout_W                                                        ; N/A                                                                                                                                                            ;
; selaluout_W          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selaluout_W                                                        ; N/A                                                                                                                                                            ;
; selmemout_M          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selmemout_M                                                        ; N/A                                                                                                                                                            ;
; selmemout_M          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selmemout_M                                                        ; N/A                                                                                                                                                            ;
; selmemout_W          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selmemout_W                                                        ; N/A                                                                                                                                                            ;
; selmemout_W          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selmemout_W                                                        ; N/A                                                                                                                                                            ;
; selpcplus_W          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selpcplus_W                                                        ; N/A                                                                                                                                                            ;
; selpcplus_W          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; selpcplus_W                                                        ; N/A                                                                                                                                                            ;
; stall_F              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stall_F~10                                                         ; N/A                                                                                                                                                            ;
; stall_F              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stall_F~10                                                         ; N/A                                                                                                                                                            ;
; wmemval_M[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[0]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[0]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[10]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[10]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[11]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[11]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[12]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[12]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[13]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[13]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[14]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[14]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[15]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[15]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[16]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[16]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[17]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[17]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[18]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[18]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[19]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[19]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[1]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[1]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[20]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[20]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[21]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[21]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[22]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[22]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[23]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[23]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[24]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[24]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[25]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[25]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[26]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[26]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[27]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[27]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[28]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[28]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[29]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[29]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[2]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[2]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[30]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[30]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[31]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[31]                                                      ; N/A                                                                                                                                                            ;
; wmemval_M[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[3]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[3]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[4]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[4]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[5]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[5]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[6]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[6]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[7]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[7]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[8]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[8]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[9]                                                       ; N/A                                                                                                                                                            ;
; wmemval_M[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wmemval_M[9]                                                       ; N/A                                                                                                                                                            ;
; wregno_W[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[0]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[0]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[1]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[1]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[3]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[3]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[3]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[3]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[4]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[4]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[5]                                                        ; N/A                                                                                                                                                            ;
; wregno_W[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregno_W[5]                                                        ; N/A                                                                                                                                                            ;
; wregval_W[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[0]~0                                                     ; N/A                                                                                                                                                            ;
; wregval_W[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[0]~0                                                     ; N/A                                                                                                                                                            ;
; wregval_W[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[10]~1                                                    ; N/A                                                                                                                                                            ;
; wregval_W[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[10]~1                                                    ; N/A                                                                                                                                                            ;
; wregval_W[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[11]~2                                                    ; N/A                                                                                                                                                            ;
; wregval_W[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[11]~2                                                    ; N/A                                                                                                                                                            ;
; wregval_W[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[12]~3                                                    ; N/A                                                                                                                                                            ;
; wregval_W[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[12]~3                                                    ; N/A                                                                                                                                                            ;
; wregval_W[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[13]~4                                                    ; N/A                                                                                                                                                            ;
; wregval_W[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[13]~4                                                    ; N/A                                                                                                                                                            ;
; wregval_W[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[14]~5                                                    ; N/A                                                                                                                                                            ;
; wregval_W[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[14]~5                                                    ; N/A                                                                                                                                                            ;
; wregval_W[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[15]~6                                                    ; N/A                                                                                                                                                            ;
; wregval_W[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[15]~6                                                    ; N/A                                                                                                                                                            ;
; wregval_W[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[16]~7                                                    ; N/A                                                                                                                                                            ;
; wregval_W[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[16]~7                                                    ; N/A                                                                                                                                                            ;
; wregval_W[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[17]~8                                                    ; N/A                                                                                                                                                            ;
; wregval_W[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[17]~8                                                    ; N/A                                                                                                                                                            ;
; wregval_W[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[18]~9                                                    ; N/A                                                                                                                                                            ;
; wregval_W[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[18]~9                                                    ; N/A                                                                                                                                                            ;
; wregval_W[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[19]~10                                                   ; N/A                                                                                                                                                            ;
; wregval_W[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[19]~10                                                   ; N/A                                                                                                                                                            ;
; wregval_W[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[1]~11                                                    ; N/A                                                                                                                                                            ;
; wregval_W[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[1]~11                                                    ; N/A                                                                                                                                                            ;
; wregval_W[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[20]~12                                                   ; N/A                                                                                                                                                            ;
; wregval_W[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[20]~12                                                   ; N/A                                                                                                                                                            ;
; wregval_W[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[21]~13                                                   ; N/A                                                                                                                                                            ;
; wregval_W[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[21]~13                                                   ; N/A                                                                                                                                                            ;
; wregval_W[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[22]~14                                                   ; N/A                                                                                                                                                            ;
; wregval_W[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[22]~14                                                   ; N/A                                                                                                                                                            ;
; wregval_W[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[23]~15                                                   ; N/A                                                                                                                                                            ;
; wregval_W[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[23]~15                                                   ; N/A                                                                                                                                                            ;
; wregval_W[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[24]~16                                                   ; N/A                                                                                                                                                            ;
; wregval_W[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[24]~16                                                   ; N/A                                                                                                                                                            ;
; wregval_W[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[25]~17                                                   ; N/A                                                                                                                                                            ;
; wregval_W[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[25]~17                                                   ; N/A                                                                                                                                                            ;
; wregval_W[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[26]~18                                                   ; N/A                                                                                                                                                            ;
; wregval_W[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[26]~18                                                   ; N/A                                                                                                                                                            ;
; wregval_W[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[27]~19                                                   ; N/A                                                                                                                                                            ;
; wregval_W[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[27]~19                                                   ; N/A                                                                                                                                                            ;
; wregval_W[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[28]~20                                                   ; N/A                                                                                                                                                            ;
; wregval_W[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[28]~20                                                   ; N/A                                                                                                                                                            ;
; wregval_W[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[29]~21                                                   ; N/A                                                                                                                                                            ;
; wregval_W[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[29]~21                                                   ; N/A                                                                                                                                                            ;
; wregval_W[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[2]~22                                                    ; N/A                                                                                                                                                            ;
; wregval_W[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[2]~22                                                    ; N/A                                                                                                                                                            ;
; wregval_W[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[30]~23                                                   ; N/A                                                                                                                                                            ;
; wregval_W[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[30]~23                                                   ; N/A                                                                                                                                                            ;
; wregval_W[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[31]~24                                                   ; N/A                                                                                                                                                            ;
; wregval_W[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[31]~24                                                   ; N/A                                                                                                                                                            ;
; wregval_W[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[3]~25                                                    ; N/A                                                                                                                                                            ;
; wregval_W[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[3]~25                                                    ; N/A                                                                                                                                                            ;
; wregval_W[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[4]~26                                                    ; N/A                                                                                                                                                            ;
; wregval_W[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[4]~26                                                    ; N/A                                                                                                                                                            ;
; wregval_W[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[5]~27                                                    ; N/A                                                                                                                                                            ;
; wregval_W[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[5]~27                                                    ; N/A                                                                                                                                                            ;
; wregval_W[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[6]~28                                                    ; N/A                                                                                                                                                            ;
; wregval_W[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[6]~28                                                    ; N/A                                                                                                                                                            ;
; wregval_W[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[7]~29                                                    ; N/A                                                                                                                                                            ;
; wregval_W[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[7]~29                                                    ; N/A                                                                                                                                                            ;
; wregval_W[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[8]~30                                                    ; N/A                                                                                                                                                            ;
; wregval_W[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[8]~30                                                    ; N/A                                                                                                                                                            ;
; wregval_W[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[9]~31                                                    ; N/A                                                                                                                                                            ;
; wregval_W[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wregval_W[9]~31                                                    ; N/A                                                                                                                                                            ;
; wrmem_M              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wrmem_M                                                            ; N/A                                                                                                                                                            ;
; wrmem_M              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wrmem_M                                                            ; N/A                                                                                                                                                            ;
; wrreg_W              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wrreg_W                                                            ; N/A                                                                                                                                                            ;
; wrreg_W              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; wrreg_W                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Apr 10 00:17:52 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Debug
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002 File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file project.v
    Info (12023): Found entity 1: Project File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 1
    Info (12023): Found entity 2: SXT File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 440
    Info (12023): Found entity 3: Keys File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 533
    Info (12023): Found entity 4: Switches File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 583
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg File: C:/Users/alanh/Documents/Github/Project_2/Project_3/SevenSeg.v Line: 1
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10858): Verilog HDL warning at Project.v(98): object imem used but never assigned File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 98
Warning (10036): Verilog HDL or VHDL warning at Project.v(361): object "op1_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 361
Warning (10036): Verilog HDL or VHDL warning at Project.v(361): object "op2_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 361
Warning (10036): Verilog HDL or VHDL warning at Project.v(362): object "rs_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 362
Warning (10036): Verilog HDL or VHDL warning at Project.v(362): object "rt_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 362
Warning (10036): Verilog HDL or VHDL warning at Project.v(362): object "rd_A" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 362
Warning (10036): Verilog HDL or VHDL warning at Project.v(393): object "aluimm_M" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at Project.v(423): object "isbranch_W" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 423
Warning (10036): Verilog HDL or VHDL warning at Project.v(423): object "isjump_W" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 423
Warning (10036): Verilog HDL or VHDL warning at Project.v(423): object "isnop_W" assigned a value but never read File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 423
Info (12128): Elaborating entity "Pll" for hierarchy "Pll:myPll" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 77
Info (12128): Elaborating entity "Pll_0002" for hierarchy "Pll:myPll|Pll_0002:pll_inst" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v Line: 85
Info (12133): Instantiated megafunction "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Pll/Pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "55.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SXT" for hierarchy "SXT:sxt1" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 116
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:ss5" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 207
Info (12128): Elaborating entity "Keys" for hierarchy "Keys:keys" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 263
Warning (10034): Output port "INTR" at Project.v(542) has no driver File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 542
Info (12128): Elaborating entity "Switches" for hierarchy "Switches:switches" File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 265
Warning (10858): Verilog HDL warning at Project.v(597): object prevBounce used but never assigned File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 597
Warning (10030): Net "prevBounce" at Project.v(597) has no driver or initial value, using a default initial value '0' File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 597
Warning (10034): Output port "INTR" at Project.v(592) has no driver File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 592
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mk84.tdf
    Info (12023): Found entity 1: altsyncram_mk84 File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_mk84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/mux_dlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7bi.tdf
    Info (12023): Found entity 1: cntr_7bi File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_7bi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_h9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_22j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_19i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.04.10.00:18:41 Progress: Loading slda4c167fd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/ip/slda4c167fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276024): Pass-through logic not created for RAM node "regs_rtl_0"
Info (276024): Pass-through logic not created for RAM node "regs_rtl_1"
Info (276024): Pass-through logic not created for RAM node "dmem_rtl_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "memout_M[31]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[30]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[29]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[28]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[27]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[26]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[25]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[24]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[23]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[22]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[21]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[20]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[19]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[18]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[17]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[16]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[15]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[14]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[13]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[12]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[11]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[10]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[9]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[8]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[7]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[6]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[5]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[4]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[3]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[2]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[1]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13049): Converted tri-state buffer "memout_M[0]" feeding internal logic into a wire File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[31]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[30]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[29]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[28]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[27]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[26]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[25]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[24]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[23]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[22]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[21]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[20]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[19]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[18]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[17]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[16]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[15]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[14]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[13]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[12]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[11]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[10]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[9]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[8]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[7]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[6]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[5]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[4]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[3]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 595
    Warning (13048): Converted tri-state node "dbus[2]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
    Warning (13048): Converted tri-state node "dbus[1]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 595
    Warning (13048): Converted tri-state node "dbus[0]" into a selector File: C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v Line: 274
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to TestNOPS.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:regs_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:regs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ji1.tdf
    Info (12023): Found entity 1: altsyncram_9ji1 File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_9ji1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "altsyncram:dmem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:dmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "TestNOPS.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t9l1.tdf
    Info (12023): Found entity 1: altsyncram_t9l1 File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/altsyncram_t9l1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/alanh/Documents/Github/Project_2/Project_3/db/mux_2hb.tdf Line: 22
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/alanh/Documents/Github/Project_2/Project_3/Debug.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 701 of its 703 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6600 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 6063 logic cells
    Info (21064): Implemented 463 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 955 megabytes
    Info: Processing ended: Tue Apr 10 00:19:09 2018
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:01:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alanh/Documents/Github/Project_2/Project_3/Debug.map.smsg.


