<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v
(VERI-1482) Analyzing Verilog file C:/Users/User/Documents/FPGA/Projects/Schematic/int1.v
(VERI-1482) Analyzing Verilog file C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Trying.v
(VERI-1482) Analyzing Verilog file C:/Users/User/Documents/FPGA/Projects/Schematic/load_reg.v
(VERI-1482) Analyzing Verilog file C:/Users/User/Documents/FPGA/Projects/Schematic/parrallel_serial.v
(VERI-1482) Analyzing Verilog file C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Data_Acq.v
(VERI-1482) Analyzing Verilog file C:/Users/User/Documents/FPGA/Projects/Schematic/Stable_Data.v
(VERI-1482) Analyzing Verilog file C:/Users/User/Documents/FPGA/Projects/Schematic/PLL.v
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/int1.v(8,8-8,12) (VERI-1018) compiling module int1
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/int1.v(8,1-40,10) (VERI-9000) elaborating module 'int1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(524,1-533,10) (VERI-9000) elaborating module 'IFS1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_2'
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Trying.v(3,8-3,14) (VERI-1018) compiling module Trying
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Trying.v(3,1-9,10) (VERI-9000) elaborating module 'Trying'
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/load_reg.v(1,1-15,10) (VERI-9000) elaborating module 'load_register_uniq_1'
WARNING - C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Trying.v(7,1-7,21) (VERI-1927) port D remains unconnected for this instance
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Data_Acq.v(3,8-3,16) (VERI-1018) compiling module Data_Acq
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Data_Acq.v(3,1-27,10) (VERI-9000) elaborating module 'Data_Acq'
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/PLL.v(8,1-94,10) (VERI-9000) elaborating module 'PLL_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/Stable_Data.v(8,1-45,10) (VERI-9000) elaborating module 'Stable_Data_uniq_1'
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/parrallel_serial.v(1,1-54,10) (VERI-9000) elaborating module 'parallel_to_serial_uniq_1'
INFO - C:/Users/User/Documents/FPGA/Projects/Schematic/load_reg.v(1,1-15,10) (VERI-9000) elaborating module 'load_register_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(857,1-860,10) (VERI-9000) elaborating module 'OB_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1594,1-1599,10) (VERI-9000) elaborating module 'ODDRXE_uniq_1'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(891,1-900,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_1'
WARNING - C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Data_Acq.v(17,1-17,40) (VERI-1927) port CLKI remains unconnected for this instance
WARNING - C:/Users/User/Documents/FPGA/Projects/Schematic/impl1Sch/Data_Acq.v(19,1-20,57) (VERI-1927) port sclk remains unconnected for this instance
Done: design load finished with (0) errors, and (3) warnings

</PRE></BODY></HTML>