/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [17:0] _03_;
  wire [17:0] _04_;
  wire [7:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_5z ? celloutsig_1_1z[6] : celloutsig_1_5z);
  assign celloutsig_0_7z = !(celloutsig_0_4z ? _02_ : _01_);
  assign celloutsig_1_16z = ~(celloutsig_1_11z[6] | celloutsig_1_2z[19]);
  assign celloutsig_0_6z = celloutsig_0_1z | ~(celloutsig_0_4z);
  assign celloutsig_1_9z = celloutsig_1_8z[0] ^ celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_5z ^ celloutsig_1_7z;
  reg [8:0] _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 9'h000;
    else _11_ <= in_data[22:14];
  assign { _00_, _03_[16:12], _02_, _03_[10:9] } = _11_;
  reg [17:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _12_ <= 18'h00000;
    else _12_ <= { _00_, _03_[16:12], _02_, _03_[10:9], _00_, _03_[16:12], _02_, _03_[10:9] };
  assign { _04_[17:15], _01_, _04_[13:0] } = _12_;
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_12z } & { celloutsig_1_2z[14:13], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_2z = { celloutsig_1_1z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, in_data[127:125], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[130:124] >= in_data[148:142];
  assign celloutsig_0_16z = { celloutsig_0_10z[3:0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z } <= { in_data[42:26], celloutsig_0_3z };
  assign celloutsig_0_19z = { _04_[13:12], celloutsig_0_7z, celloutsig_0_16z } <= { _03_[12], _02_, _03_[10:9] };
  assign celloutsig_0_44z = ! { in_data[81:80], celloutsig_0_35z };
  assign celloutsig_1_6z = { celloutsig_1_1z[6:2], celloutsig_1_0z } || celloutsig_1_1z[7:2];
  assign celloutsig_0_3z = { _04_[13:1], celloutsig_0_1z, celloutsig_0_1z } < { _04_[13:8], _00_, _03_[16:12], _02_, _03_[10:9] };
  assign celloutsig_1_5z = in_data[172:169] < celloutsig_1_2z[3:0];
  assign celloutsig_0_14z = { in_data[75:74], celloutsig_0_4z } < celloutsig_0_9z[5:3];
  assign celloutsig_1_12z = celloutsig_1_6z & ~(celloutsig_1_10z[4]);
  assign celloutsig_0_18z = { _04_[16:15], _01_, _04_[13:6], celloutsig_0_17z, celloutsig_0_7z } % { 1'h1, celloutsig_0_8z[8:5], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_1z ? { _03_[12], _02_, _03_[10:9], celloutsig_0_4z } : { _03_[16:13], celloutsig_0_3z };
  assign celloutsig_1_8z = in_data[115] ? { celloutsig_1_2z[7:5], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z } : { celloutsig_1_1z[4], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_1z[5] ? { celloutsig_1_2z[11:8], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z } : celloutsig_1_2z[16:9];
  assign celloutsig_1_19z = - { celloutsig_1_13z[1:0], celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_8z = - { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_4z = _04_[0] !== celloutsig_0_1z;
  assign celloutsig_0_24z = { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_19z } !== in_data[29:26];
  assign celloutsig_1_4z = ~ in_data[160:157];
  assign celloutsig_1_1z = { in_data[182:176], celloutsig_1_0z } | in_data[133:126];
  assign celloutsig_0_35z = & { celloutsig_0_18z[10:0], celloutsig_0_5z };
  assign celloutsig_0_17z = & celloutsig_0_11z[2:0];
  assign celloutsig_0_1z = & { _00_, _02_, _03_[16:12], _03_[10:9], in_data[35] };
  assign celloutsig_0_11z = { _00_, _03_[16:12], celloutsig_0_5z } >> { celloutsig_0_3z, celloutsig_0_3z, _00_, _03_[16:12], _02_, _03_[10:9] };
  assign celloutsig_0_12z = celloutsig_0_11z[9:3] >> celloutsig_0_8z[9:3];
  assign celloutsig_0_9z = { _04_[6:5], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z } ~^ { _04_[10:6], celloutsig_0_4z };
  assign celloutsig_0_42z = _04_[11:6] ^ { celloutsig_0_10z[2:0], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_16z };
  assign celloutsig_1_11z = { in_data[178:177], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z } ^ { celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_10z = _04_[12:5] ^ { celloutsig_0_8z[4:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_58z = ~((celloutsig_0_14z & celloutsig_0_44z) | celloutsig_0_44z);
  assign celloutsig_1_0z = ~((in_data[176] & in_data[103]) | in_data[171]);
  assign celloutsig_0_59z = ~((celloutsig_0_6z & celloutsig_0_42z[4]) | (celloutsig_0_44z & _00_));
  assign celloutsig_0_15z = ~((celloutsig_0_3z & celloutsig_0_14z) | (celloutsig_0_8z[6] & in_data[94]));
  assign { _03_[17], _03_[11], _03_[8:0] } = { _00_, _02_, _00_, _03_[16:12], _02_, _03_[10:9] };
  assign _04_[14] = _01_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
