// Seed: 859912558
module module_0 (
    output tri   id_0
    , id_12,
    output wire  id_1,
    output tri   id_2,
    input  wand  id_3,
    input  wire  id_4,
    output tri1  id_5
    , id_13, id_14,
    output tri0  id_6
    , id_15,
    output uwire id_7,
    output wor   id_8,
    input  wor   id_9,
    output tri   id_10
);
  assign module_1.id_2 = 0;
  always begin : LABEL_0
    id_13 <= -1;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd95
) (
    output supply0 id_0,
    input wire id_1,
    input wire _id_2,
    input tri1 id_3,
    input wor id_4,
    output uwire id_5
);
  wire [id_2 : 1] id_7;
  wire id_8;
  assign id_0 = id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_3,
      id_4,
      id_0,
      id_5,
      id_0,
      id_0,
      id_3,
      id_0
  );
endmodule
