{"sha": "eae52f300e0f1c71ac69b83495bc9a170330e95b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWFlNTJmMzAwZTBmMWM3MWFjNjliODM0OTViYzlhMTcwMzMwZTk1Yg==", "commit": {"author": {"name": "Steve Ellcey", "email": "sellcey@cavium.com", "date": "2018-02-22T17:08:10Z"}, "committer": {"name": "Steve Ellcey", "email": "sje@gcc.gnu.org", "date": "2018-02-22T17:08:10Z"}, "message": "re PR target/83335 ([aarch64,ilp32] gcc.target/aarch64/asm-2.c ICEs since 255481)\n\n2018-02-22  Steve Ellcey  <sellcey@cavium.com>\n\n\tPR target/83335\n\t* gcc/testsuite/gcc.target/aarch64/asm-2.c: Add dg-error for\n\tILP32 mode.\n\t* gcc/testsuite/gcc.target/aarch64/asm-4.c: New test.\n\nFrom-SVN: r257908", "tree": {"sha": "6178cfe61645c3156e46f8acc23fcd0d97724230", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6178cfe61645c3156e46f8acc23fcd0d97724230"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/eae52f300e0f1c71ac69b83495bc9a170330e95b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eae52f300e0f1c71ac69b83495bc9a170330e95b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/eae52f300e0f1c71ac69b83495bc9a170330e95b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eae52f300e0f1c71ac69b83495bc9a170330e95b/comments", "author": {"login": "sellcey", "id": 25938520, "node_id": "MDQ6VXNlcjI1OTM4NTIw", "avatar_url": "https://avatars.githubusercontent.com/u/25938520?v=4", "gravatar_id": "", "url": "https://api.github.com/users/sellcey", "html_url": "https://github.com/sellcey", "followers_url": "https://api.github.com/users/sellcey/followers", "following_url": "https://api.github.com/users/sellcey/following{/other_user}", "gists_url": "https://api.github.com/users/sellcey/gists{/gist_id}", "starred_url": "https://api.github.com/users/sellcey/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/sellcey/subscriptions", "organizations_url": "https://api.github.com/users/sellcey/orgs", "repos_url": "https://api.github.com/users/sellcey/repos", "events_url": "https://api.github.com/users/sellcey/events{/privacy}", "received_events_url": "https://api.github.com/users/sellcey/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "67c58c8f6b534da04b0bea14f403c8348472845e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/67c58c8f6b534da04b0bea14f403c8348472845e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/67c58c8f6b534da04b0bea14f403c8348472845e"}], "stats": {"total": 19, "additions": 18, "deletions": 1}, "files": [{"sha": "71adf91e09f5961185d4346fe4c1e7ce8a6f4268", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/eae52f300e0f1c71ac69b83495bc9a170330e95b/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/eae52f300e0f1c71ac69b83495bc9a170330e95b/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=eae52f300e0f1c71ac69b83495bc9a170330e95b", "patch": "@@ -1,3 +1,10 @@\n+2018-02-22  Steve Ellcey  <sellcey@cavium.com>\n+\n+\tPR target/83335\n+\t* gcc/testsuite/gcc.target/aarch64/asm-2.c: Add dg-error for\n+\tILP32 mode.\n+\t* gcc/testsuite/gcc.target/aarch64/asm-4.c: New test.\n+\n 2018-02-22  Thomas Preud'homme  <thomas.preudhomme@arm.com>\n \n \t* gcc.target/arm/multilib.exp: Add tests for Armv8-R multilib mappings."}, {"sha": "65b3a84cfa131d206ea24f58af5490d020c35813", "filename": "gcc/testsuite/gcc.target/aarch64/asm-2.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/eae52f300e0f1c71ac69b83495bc9a170330e95b/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fasm-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/eae52f300e0f1c71ac69b83495bc9a170330e95b/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fasm-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fasm-2.c?ref=eae52f300e0f1c71ac69b83495bc9a170330e95b", "patch": "@@ -6,5 +6,5 @@ int x;\n void\n f (void)\n {\n-  asm volatile (\"%a0\" :: \"X\" (&x));\n+  asm volatile (\"%a0\" :: \"X\" (&x)); /* { dg-error \"invalid address mode\" \"\" { target ilp32 } } */\n }"}, {"sha": "abe2af5f1d15a45675b5979a9234af7aab76a77e", "filename": "gcc/testsuite/gcc.target/aarch64/asm-4.c", "status": "added", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/eae52f300e0f1c71ac69b83495bc9a170330e95b/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fasm-4.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/eae52f300e0f1c71ac69b83495bc9a170330e95b/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fasm-4.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fasm-4.c?ref=eae52f300e0f1c71ac69b83495bc9a170330e95b", "patch": "@@ -0,0 +1,10 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-O0\" } */\n+\n+int x;\n+\n+void\n+f (void)\n+{\n+  asm volatile (\"%a0\" :: \"X\" (__builtin_extend_pointer (&x)));\n+}"}]}