# DE1

## Layout
- [[my_first_fpga.bdf]]
- verilog file "simple_counter" [[verilog1.v]], create symbol file
- use IP catalog add Library/basic function/clocks/PLL/Altera PLL  
  - choose 50M output 5M, no lock output  
- input to 50M, output wire counter[31..0]
- add Library/basic function/Miscellanous/LPM_MUX ,2 input,4 bits  
  - add 2 input counter[26..23] & counter[24..21], output result[3..0]
- add KEY[0], KEY[1] NOT to PLL rst
## Assign the Pins
- run Processing/Start/Start Analysis & Elaboration
- run Assigments/Pin Planner [[my_first_fpga.qsf]]
## Default TimeQuest SDC File
- Tools > TimeQuest Timing Analyzer
- File > New SDC file (Synopsys Design Constraints)[[my_first_fpga.sdc]]
## Compile Your Design
- Processing > Start Compilation , get Compilation Report 
- generate SRAM Object File (.sof)
- Tools > Programmer  [[my_first_fpga.cdf]]
  - Hardware Setup > select USB1
  - Auto Detect > add FPGA board
  - Add file > maybe pop up a third FPGA, keep it in this order:  VHPS -> FPGA  (5CSEMA5F31)
- 

[//begin]: # "Autogenerated link references for markdown compatibility"
[my_first_fpga.bdf]: my_first_fpga.bdf.md "my_first_fpga.bdf"
[my_first_fpga.qsf]: my_first_fpga.qsf.md "my_first_fpga.qsf"
[my_first_fpga.sdc]: my_first_fpga.sdc.md "my_first_fpga.sdc"
[//end]: # "Autogenerated link references"