// Seed: 3597809528
module module_0 (
    output tri1 id_0,
    input supply0 id_1
    , id_3
);
  wire id_4;
  ;
  wire [-  1 : -1] id_5;
  logic [1 : 1] id_6;
  localparam id_7 = 1;
  localparam integer id_8 = id_7 == {1, {id_7[1+1]{1'b0}}};
  wire [-1 : 1] id_9;
  wire id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    inout tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    output wand id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    output wand id_15,
    output uwire id_16,
    output wor id_17,
    input wor id_18,
    output uwire id_19,
    output wor id_20
);
  logic [~  -1 'b0 : -1] id_22;
  wire id_23;
  pmos (-1'b0 & id_11, -1);
  parameter id_24 = 1;
  assign id_23 = 1;
  always @(*);
  assign id_22 = -1;
  module_0 modCall_1 (
      id_2,
      id_18
  );
endmodule
