

================================================================
== Vitis HLS Report for 'memRead'
================================================================
* Date:           Tue Dec 14 21:02:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        memRead
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.121 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Init_VITIS_LOOP_124_1_VITIS_LOOP_125_2  |        ?|        ?|        77|          1|          1|     ?|       yes|
        |- VITIS_LOOP_185_4                        |        ?|        ?|        87|          1|          1|     ?|       yes|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 77
  * Pipeline-1: initiation interval (II) = 1, depth = 87


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 176
* Pipeline : 2
  Pipeline-0 : II = 1, D = 77, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 }
  Pipeline-1 : II = 1, D = 87, States = { 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 83 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 6 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 176 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 89 
176 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 177 [1/1] (1.00ns)   --->   "%win_size_y_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %win_size_y"   --->   Operation 177 'read' 'win_size_y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 178 [1/1] (1.00ns)   --->   "%win_size_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %win_size_x"   --->   Operation 178 'read' 'win_size_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%win_buffer_0_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:117]   --->   Operation 179 'alloca' 'win_buffer_0_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%win_buffer_1_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:117]   --->   Operation 180 'alloca' 'win_buffer_1_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%win_buffer_2_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:117]   --->   Operation 181 'alloca' 'win_buffer_2_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%win_buffer_3_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:117]   --->   Operation 182 'alloca' 'win_buffer_3_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%weight_buffer_0_0_lane_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:120]   --->   Operation 183 'alloca' 'weight_buffer_0_0_lane_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%weight_buffer_0_1_lane_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:120]   --->   Operation 184 'alloca' 'weight_buffer_0_1_lane_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%weight_buffer_0_2_lane_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:120]   --->   Operation 185 'alloca' 'weight_buffer_0_2_lane_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%weight_buffer_0_3_lane_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:120]   --->   Operation 186 'alloca' 'weight_buffer_0_3_lane_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%weight_buffer_1_0_lane_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:120]   --->   Operation 187 'alloca' 'weight_buffer_1_0_lane_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%weight_buffer_1_1_lane_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:120]   --->   Operation 188 'alloca' 'weight_buffer_1_1_lane_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%weight_buffer_1_2_lane_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:120]   --->   Operation 189 'alloca' 'weight_buffer_1_2_lane_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%weight_buffer_1_3_lane_data = alloca i64 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:120]   --->   Operation 190 'alloca' 'weight_buffer_1_3_lane_data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 191 [1/1] (1.00ns)   --->   "%weight_dim3_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %weight_dim3"   --->   Operation 191 'read' 'weight_dim3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%div_cast = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %weight_dim3_read, i32 2, i32 15"   --->   Operation 192 'partselect' 'div_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%cast = zext i8 %win_size_y_read"   --->   Operation 193 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%cast1 = zext i8 %win_size_x_read"   --->   Operation 194 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.55ns)   --->   "%bound = mul i16 %cast, i16 %cast1"   --->   Operation 195 'mul' 'bound' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%cast2 = zext i14 %div_cast"   --->   Operation 196 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%cast3 = zext i16 %bound"   --->   Operation 197 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [4/4] (0.53ns) (root node of the DSP)   --->   "%bound4 = mul i30 %cast2, i30 %cast3"   --->   Operation 198 'mul' 'bound4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 199 [3/4] (0.53ns) (root node of the DSP)   --->   "%bound4 = mul i30 %cast2, i30 %cast3"   --->   Operation 199 'mul' 'bound4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 200 [2/4] (0.53ns) (root node of the DSP)   --->   "%bound4 = mul i30 %cast2, i30 %cast3"   --->   Operation 200 'mul' 'bound4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_38"   --->   Operation 201 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_1, i32 0, i32 0, void @empty_33, i32 64, i32 0, void @empty_8, void @empty_35, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_1, i32 0, i32 0, void @empty_33, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem1"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_1, i32 0, i32 0, void @empty_33, i32 64, i32 0, void @empty_12, void @empty_35, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_dim1"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_dim1, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_14, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_dim1, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_dim2"   --->   Operation 212 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_dim2, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_0, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_dim2, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_dim1xdim2"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_dim1xdim2, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_23, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_dim1xdim2, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_dim1"   --->   Operation 218 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim1, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_2, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim1, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_dim2"   --->   Operation 221 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim2, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_24, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim2, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weight_dim3"   --->   Operation 224 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weight_dim3, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_3, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weight_dim3, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weight_dim4_div_lane"   --->   Operation 227 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weight_dim4_div_lane, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_13, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weight_dim4_div_lane, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_dim1x2"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim1x2, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_4, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_dim1x2, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_dim1x2x3"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_dim1x2x3, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_27, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_dim1x2x3, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %conv_x"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %conv_x, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_5, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %conv_x, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stride"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stride, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_6, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stride, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %padding"   --->   Operation 242 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %split"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_9, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %split, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %group_num_x"   --->   Operation 248 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_num_x, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_25, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_num_x, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %group_num_y"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_num_y, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_10, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_num_y, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %group_rem_size_x"   --->   Operation 254 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_rem_size_x, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_15, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %group_rem_size_x, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_rem_size_xyz"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_rem_size_xyz, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_28, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_rem_size_xyz, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %win_size_x"   --->   Operation 260 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_x, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_18, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_x, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %win_size_y"   --->   Operation 263 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_y, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_19, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %win_size_y, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %win_size_xyz"   --->   Operation 266 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %win_size_xyz, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_20, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %win_size_xyz, void @empty_32, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bottom, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_21, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bottom, void @empty_31, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_7, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_31, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_34, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_31, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_22"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_out_V_data_V, i2 %bias_out_V_keep_V, i2 %bias_out_V_strb_V, i1 %bias_out_V_last_V, void @empty_11, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_out_V_data_V"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %bias_out_V_keep_V"   --->   Operation 277 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %bias_out_V_strb_V"   --->   Operation 278 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bias_out_V_last_V"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_out_V_data_V, i8 %weight_out_V_keep_V, i8 %weight_out_V_strb_V, i1 %weight_out_V_last_V, void @empty_11, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_out_V_data_V"   --->   Operation 281 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_out_V_keep_V"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_out_V_strb_V"   --->   Operation 283 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %weight_out_V_last_V"   --->   Operation 284 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, void @empty_11, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 287 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_37, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_26, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias"   --->   Operation 291 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 292 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights"   --->   Operation 292 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 293 [1/1] (1.00ns)   --->   "%bottom_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bottom"   --->   Operation 293 'read' 'bottom_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 294 [1/1] (1.00ns)   --->   "%win_size_xyz_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %win_size_xyz"   --->   Operation 294 'read' 'win_size_xyz_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 295 [1/1] (1.00ns)   --->   "%group_rem_size_xyz_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %group_rem_size_xyz"   --->   Operation 295 'read' 'group_rem_size_xyz_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 296 [1/1] (1.00ns)   --->   "%group_rem_size_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %group_rem_size_x"   --->   Operation 296 'read' 'group_rem_size_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 297 [1/1] (1.00ns)   --->   "%group_num_y_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %group_num_y"   --->   Operation 297 'read' 'group_num_y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 298 [1/1] (1.00ns)   --->   "%group_num_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %group_num_x"   --->   Operation 298 'read' 'group_num_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 299 [1/1] (1.00ns)   --->   "%split_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %split"   --->   Operation 299 'read' 'split_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 300 [1/1] (1.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %padding"   --->   Operation 300 'read' 'padding_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 301 [1/1] (1.00ns)   --->   "%stride_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %stride"   --->   Operation 301 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 302 [1/1] (1.00ns)   --->   "%conv_x_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %conv_x"   --->   Operation 302 'read' 'conv_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 303 [1/1] (1.00ns)   --->   "%weight_dim1x2x3_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %weight_dim1x2x3"   --->   Operation 303 'read' 'weight_dim1x2x3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 304 [1/1] (1.00ns)   --->   "%weight_dim1x2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %weight_dim1x2"   --->   Operation 304 'read' 'weight_dim1x2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 305 [1/1] (1.00ns)   --->   "%weight_dim4_div_lane_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %weight_dim4_div_lane"   --->   Operation 305 'read' 'weight_dim4_div_lane_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 306 [1/1] (1.00ns)   --->   "%weight_dim2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %weight_dim2"   --->   Operation 306 'read' 'weight_dim2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 307 [1/1] (1.00ns)   --->   "%weight_dim1_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %weight_dim1"   --->   Operation 307 'read' 'weight_dim1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 308 [1/1] (1.00ns)   --->   "%data_dim1xdim2_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %data_dim1xdim2"   --->   Operation 308 'read' 'data_dim1xdim2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 309 [1/1] (1.00ns)   --->   "%data_dim2_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %data_dim2"   --->   Operation 309 'read' 'data_dim2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 310 [1/1] (1.00ns)   --->   "%data_dim1_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %data_dim1"   --->   Operation 310 'read' 'data_dim1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%div_cast21_cast = zext i14 %div_cast"   --->   Operation 311 'zext' 'div_cast21_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%win_size_y_cast22 = zext i8 %win_size_y_read"   --->   Operation 312 'zext' 'win_size_y_cast22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%win_size_y_cast = zext i8 %win_size_y_read"   --->   Operation 313 'zext' 'win_size_y_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%win_size_x_cast = zext i8 %win_size_x_read"   --->   Operation 314 'zext' 'win_size_x_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%padding_cast30 = zext i8 %padding_read"   --->   Operation 315 'zext' 'padding_cast30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%padding_cast19 = zext i8 %padding_read"   --->   Operation 316 'zext' 'padding_cast19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%padding_cast = zext i8 %padding_read"   --->   Operation 317 'zext' 'padding_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%data_dim1_cast33 = zext i8 %data_dim1_read"   --->   Operation 318 'zext' 'data_dim1_cast33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%data_dim1_cast28 = zext i8 %data_dim1_read"   --->   Operation 319 'zext' 'data_dim1_cast28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%data_dim1_cast = zext i8 %data_dim1_read"   --->   Operation 320 'zext' 'data_dim1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.70ns)   --->   "%add = add i9 %padding_cast, i9 %data_dim1_cast"   --->   Operation 321 'add' 'add' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%add_cast49 = zext i9 %add"   --->   Operation 322 'zext' 'add_cast49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%data_dim2_cast = zext i8 %data_dim2_read"   --->   Operation 323 'zext' 'data_dim2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.70ns)   --->   "%add23 = add i9 %padding_cast, i9 %data_dim2_cast"   --->   Operation 324 'add' 'add23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%add23_cast50 = zext i9 %add23"   --->   Operation 325 'zext' 'add23_cast50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%conv28 = zext i16 %data_dim1xdim2_read"   --->   Operation 326 'zext' 'conv28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i16 %data_dim1xdim2_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 327 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%win_size_x_cast61 = zext i8 %win_size_x_read"   --->   Operation 328 'zext' 'win_size_x_cast61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound4 = mul i30 %cast2, i30 %cast3"   --->   Operation 329 'mul' 'bound4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 330 [1/1] (0.58ns)   --->   "%cmp19_not_mid125 = icmp_ne  i8 %padding_read, i8 0"   --->   Operation 330 'icmp' 'cmp19_not_mid125' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.59ns)   --->   "%cmp24_not_mid127 = icmp_eq  i9 %add23, i9 0"   --->   Operation 331 'icmp' 'cmp24_not_mid127' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.12ns)   --->   "%or_ln132_3 = or i1 %cmp19_not_mid125, i1 %cmp24_not_mid127" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 332 'or' 'or_ln132_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.58ns)   --->   "%icmp_ln125 = icmp_eq  i8 %win_size_x_read, i8 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:125]   --->   Operation 333 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.38ns)   --->   "%br_ln123 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 334 'br' 'br_ln123' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i30 0, void %.lr.ph310, i30 %add_ln123, void %.split19._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 335 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%win_itm_z_1 = phi i14 0, void %.lr.ph310, i14 %select_ln123_2, void %.split19._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 336 'phi' 'win_itm_z_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void %.lr.ph310, i16 %select_ln124_4, void %.split19._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 337 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.86ns)   --->   "%add_ln123 = add i30 %indvar_flatten33, i30 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 338 'add' 'add_ln123' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%empty = trunc i14 %win_itm_z_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 339 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul47 = mul i13 %empty, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 340 'mul' 'mul47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 341 [1/1] (0.83ns)   --->   "%icmp_ln123 = icmp_eq  i30 %indvar_flatten33, i30 %bound4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 341 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %._crit_edge306.loopexit, void %._crit_edge311.loopexit_ifconv" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 342 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.67ns)   --->   "%icmp_ln124 = icmp_eq  i16 %indvar_flatten, i16 %bound" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 343 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.76ns)   --->   "%add_ln123_1 = add i14 %win_itm_z_1, i14 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 344 'add' 'add_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%empty_51 = trunc i14 %add_ln123_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 345 'trunc' 'empty_51' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 346 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul47_mid1 = mul i13 %empty_51, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 346 'mul' 'mul47_mid1' <Predicate = (!icmp_ln123)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 347 [1/1] (0.34ns)   --->   "%select_ln123_2 = select i1 %icmp_ln124, i14 %add_ln123_1, i14 %win_itm_z_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 347 'select' 'select_ln123_2' <Predicate = (!icmp_ln123)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i14 %select_ln123_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 348 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_6 : Operation 349 [3/3] (0.99ns) (grouped into DSP with root node sub_ln123)   --->   "%mul_ln123 = mul i30 %zext_ln123_1, i30 %zext_ln123" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 349 'mul' 'mul_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 350 [1/1] (0.78ns)   --->   "%add_ln124_1 = add i16 %indvar_flatten, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 350 'add' 'add_ln124_1' <Predicate = (!icmp_ln123)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.24ns)   --->   "%select_ln124_4 = select i1 %icmp_ln124, i16 1, i16 %add_ln124_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 351 'select' 'select_ln124_4' <Predicate = (!icmp_ln123)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 352 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul47 = mul i13 %empty, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 352 'mul' 'mul47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 353 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul47_mid1 = mul i13 %empty_51, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 353 'mul' 'mul47_mid1' <Predicate = (!icmp_ln123)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 354 [2/3] (0.99ns) (grouped into DSP with root node sub_ln123)   --->   "%mul_ln123 = mul i30 %zext_ln123_1, i30 %zext_ln123" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 354 'mul' 'mul_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.38>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%win_itm_y_1 = phi i8 0, void %.lr.ph310, i8 %select_ln124_2, void %.split19._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 355 'phi' 'win_itm_y_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%win_itm_x_1 = phi i8 0, void %.lr.ph310, i8 %win_itm_x_1_1, void %.split19._crit_edge"   --->   Operation 356 'phi' 'win_itm_x_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 357 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul47 = mul i13 %empty, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 357 'mul' 'mul47' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %win_itm_y_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 358 'zext' 'zext_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_8 : Operation 359 [1/1] (0.58ns)   --->   "%cmp19_not = icmp_ult  i8 %win_itm_y_1, i8 %padding_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 359 'icmp' 'cmp19_not' <Predicate = (!icmp_ln124)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 360 [1/1] (0.59ns)   --->   "%ult = icmp_ult  i9 %zext_ln124, i9 %add23" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 360 'icmp' 'ult' <Predicate = (!icmp_ln124)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln132_1)   --->   "%rev162 = xor i1 %ult, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 361 'xor' 'rev162' <Predicate = (!icmp_ln124)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 362 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln132_1 = or i1 %cmp19_not, i1 %rev162" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 362 'or' 'or_ln132_1' <Predicate = (!icmp_ln124)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 363 [1/1] (0.30ns)   --->   "%select_ln123 = select i1 %icmp_ln124, i8 0, i8 %win_itm_y_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 363 'select' 'select_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 364 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul47_mid1 = mul i13 %empty_51, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 364 'mul' 'mul47_mid1' <Predicate = (!icmp_ln123)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 365 [1/3] (0.00ns) (grouped into DSP with root node sub_ln123)   --->   "%mul_ln123 = mul i30 %zext_ln123_1, i30 %zext_ln123" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 365 'mul' 'mul_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 366 [1/1] (0.00ns) (grouped into DSP with root node sub_ln123)   --->   "%zext_ln123_2 = zext i30 %mul_ln123" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 366 'zext' 'zext_ln123_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_8 : Operation 367 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln123 = sub i31 %zext_ln123_2, i31 %padding_cast19" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 367 'sub' 'sub_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%select_ln123_4 = select i1 %icmp_ln124, i1 %or_ln132_3, i1 %or_ln132_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 368 'select' 'select_ln123_4' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 369 [1/1] (0.58ns)   --->   "%icmp_ln125_1 = icmp_eq  i8 %win_itm_x_1, i8 %win_size_x_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:125]   --->   Operation 369 'icmp' 'icmp_ln125_1' <Predicate = (!icmp_ln123 & !icmp_ln124)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.27ns)   --->   "%select_ln123_5 = select i1 %icmp_ln124, i1 %icmp_ln125, i1 %icmp_ln125_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 370 'select' 'select_ln123_5' <Predicate = (!icmp_ln123)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 371 [1/1] (0.70ns)   --->   "%win_itm_y_1_2 = add i8 %select_ln123, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 371 'add' 'win_itm_y_1_2' <Predicate = (!icmp_ln123)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %select_ln123_5, i1 %icmp_ln124" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 372 'or' 'or_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124, i8 0, i8 %win_itm_x_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 373 'select' 'select_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i8 %win_itm_y_1_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 374 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (0.30ns)   --->   "%select_ln124_2 = select i1 %select_ln123_5, i8 %win_itm_y_1_2, i8 %select_ln123" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 375 'select' 'select_ln124_2' <Predicate = (!icmp_ln123)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i8 %select_ln124_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 376 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (0.70ns)   --->   "%sub_ln124 = sub i9 %zext_ln124_4, i9 %padding_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 377 'sub' 'sub_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.58ns)   --->   "%cmp19_not_mid1 = icmp_ult  i8 %win_itm_y_1_2, i8 %padding_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 378 'icmp' 'cmp19_not_mid1' <Predicate = (!icmp_ln123)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [1/1] (0.59ns)   --->   "%ult163 = icmp_ult  i9 %zext_ln124_2, i9 %add23" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 379 'icmp' 'ult163' <Predicate = (!icmp_ln123)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%rev164 = xor i1 %ult163, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 380 'xor' 'rev164' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_3)   --->   "%or_ln132_4 = or i1 %cmp19_not_mid1, i1 %rev164" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 381 'or' 'or_ln132_4' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln124_3 = select i1 %select_ln123_5, i1 %or_ln132_4, i1 %select_ln123_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 382 'select' 'select_ln124_3' <Predicate = (!icmp_ln123)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i8 %select_ln124" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:125]   --->   Operation 383 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_8 : Operation 384 [1/1] (0.58ns)   --->   "%icmp_ln132 = icmp_ult  i8 %select_ln124, i8 %padding_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 384 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln123)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/1] (0.59ns)   --->   "%icmp_ln132_1 = icmp_ult  i9 %zext_ln125_2, i9 %add" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 385 'icmp' 'icmp_ln132_1' <Predicate = (!icmp_ln123)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln132_2)   --->   "%xor_ln132 = xor i1 %icmp_ln132_1, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 386 'xor' 'xor_ln132' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln132_2)   --->   "%or_ln132 = or i1 %xor_ln132, i1 %icmp_ln132" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 387 'or' 'or_ln132' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln132_2 = or i1 %select_ln124_3, i1 %or_ln132" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 388 'or' 'or_ln132_2' <Predicate = (!icmp_ln123)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 389 [1/1] (0.38ns)   --->   "%br_ln132 = br i1 %or_ln132_2, void, void %.split19._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132]   --->   Operation 389 'br' 'br_ln132' <Predicate = (!icmp_ln123)> <Delay = 0.38>
ST_8 : Operation 390 [1/1] (0.70ns)   --->   "%win_itm_x_1_1 = add i8 %select_ln124, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:125]   --->   Operation 390 'add' 'win_itm_x_1_1' <Predicate = (!icmp_ln123)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.25>
ST_9 : Operation 391 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul47 = mul i13 %empty, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 391 'mul' 'mul47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i8 %win_itm_y_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 392 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln124 & !select_ln123_5)> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.75ns)   --->   "%mul497 = add i13 %mul47, i13 %zext_ln124_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 393 'add' 'mul497' <Predicate = (!icmp_ln124 & !select_ln123_5)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 394 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul47_mid1 = mul i13 %empty_51, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 395 'mul' 'mul47_mid1' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node mul497_mid1)   --->   "%select_ln123_1 = select i1 %icmp_ln124, i13 %mul47_mid1, i13 %mul47" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 396 'select' 'select_ln123_1' <Predicate = (!icmp_ln123 & select_ln123_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 397 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln123 = sub i31 %zext_ln123_2, i31 %padding_cast19" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 397 'sub' 'sub_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_1)   --->   "%select_ln123_3 = select i1 %icmp_ln124, i13 %mul47_mid1, i13 %mul497" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 398 'select' 'select_ln123_3' <Predicate = (!icmp_ln123 & !select_ln123_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node mul497_mid1)   --->   "%zext_ln124_3 = zext i8 %win_itm_y_1_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 399 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln123 & select_ln123_5)> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.75ns) (out node of the LUT)   --->   "%mul497_mid1 = add i13 %select_ln123_1, i13 %zext_ln124_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123]   --->   Operation 400 'add' 'mul497_mid1' <Predicate = (!icmp_ln123 & select_ln123_5)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln124_1 = select i1 %select_ln123_5, i13 %mul497_mid1, i13 %select_ln123_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 401 'select' 'select_ln124_1' <Predicate = (!icmp_ln123)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 402 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln124 = mul i13 %select_ln124_1, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 402 'mul' 'mul_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i9 %sub_ln124" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 403 'sext' 'sext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (1.46ns)   --->   "%mul_ln124_1 = mul i17 %sext_ln124, i17 %data_dim1_cast28" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 404 'mul' 'mul_ln124_1' <Predicate = (!icmp_ln123)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i8 %select_ln124" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:125]   --->   Operation 405 'zext' 'zext_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.79ns)   --->   "%add_ln133 = add i17 %mul_ln124_1, i17 %zext_ln125" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 406 'add' 'add_ln133' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 407 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln124 = mul i13 %select_ln124_1, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 407 'mul' 'mul_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i17 %add_ln133" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 408 'sext' 'sext_ln133' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.87ns)   --->   "%add_ln133_1 = add i31 %sext_ln133, i31 %sub_ln123" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 409 'add' 'add_ln133_1' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %add_ln133_1, i2 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 410 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln133_2 = sext i33 %shl_ln2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 411 'sext' 'sext_ln133_2' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (1.14ns)   --->   "%add_ln133_2 = add i64 %sext_ln133_2, i64 %bottom_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 412 'add' 'add_ln133_2' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln133_2, i32 2, i32 63" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 413 'partselect' 'trunc_ln' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i62 %trunc_ln" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 414 'sext' 'sext_ln133_1' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln133_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 415 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 416 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln124 = mul i13 %select_ln124_1, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 416 'mul' 'mul_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 417 [70/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 417 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 418 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Init_VITIS_LOOP_124_1_VITIS_LOOP_125_2_str"   --->   Operation 418 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 419 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_1_VITIS_LOOP_125_2_str"   --->   Operation 420 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 421 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln124 = mul i13 %select_ln124_1, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124]   --->   Operation 421 'mul' 'mul_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 422 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i8 %select_ln124" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:125]   --->   Operation 423 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:125]   --->   Operation 424 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 425 [69/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 425 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 426 [1/1] (0.75ns)   --->   "%add_ln143 = add i13 %mul_ln124, i13 %zext_ln125_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 426 'add' 'add_ln143' <Predicate = (!icmp_ln123)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 427 [68/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 427 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 428 [67/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 428 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 429 [66/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 429 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 430 [65/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 430 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 431 [64/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 431 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 432 [63/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 432 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 433 [62/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 433 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 434 [61/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 434 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 435 [60/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 435 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 436 [59/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 436 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 437 [58/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 437 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 438 [57/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 438 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 439 [56/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 439 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 440 [55/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 440 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 441 [54/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 441 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 442 [53/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 442 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 443 [52/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 443 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 444 [51/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 444 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 445 [50/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 445 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 446 [49/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 446 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 447 [48/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 447 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 448 [47/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 448 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 449 [46/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 449 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 450 [45/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 450 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 451 [44/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 451 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 452 [43/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 452 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 453 [42/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 453 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 454 [41/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 454 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 455 [40/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 455 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 456 [39/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 456 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 457 [38/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 457 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 458 [37/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 458 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 459 [36/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 459 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 460 [35/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 460 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 461 [34/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 461 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 462 [33/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 462 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 463 [32/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 463 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 464 [31/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 464 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 465 [30/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 465 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 466 [29/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 466 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 467 [28/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 467 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 468 [27/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 468 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 469 [26/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 469 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 470 [25/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 470 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 471 [24/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 471 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 472 [23/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 472 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 473 [22/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 473 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 474 [21/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 474 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 475 [20/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 475 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 476 [19/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 476 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 477 [18/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 477 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 478 [17/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 478 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 479 [16/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 479 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 480 [15/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 480 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 481 [14/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 481 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 482 [13/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 482 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 483 [12/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 483 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 484 [11/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 484 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 485 [10/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 485 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 486 [9/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 486 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 487 [8/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 487 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 488 [7/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 488 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 489 [6/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 489 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 490 [5/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 490 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 491 [4/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 491 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 492 [3/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 492 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 493 [2/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 493 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 494 [1/70] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 494 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 495 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 495 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 496 [1/1] (0.00ns)   --->   "%data_vec = trunc i32 %gmem0_addr_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 496 'trunc' 'data_vec' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>
ST_81 : Operation 497 [1/1] (0.00ns)   --->   "%data_vec_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_read, i32 8, i32 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 497 'partselect' 'data_vec_1' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>
ST_81 : Operation 498 [1/1] (0.00ns)   --->   "%data_vec_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_read, i32 16, i32 23" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 498 'partselect' 'data_vec_2' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>
ST_81 : Operation 499 [1/1] (0.00ns)   --->   "%data_vec_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_read, i32 24, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133]   --->   Operation 499 'partselect' 'data_vec_3' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 1.63>
ST_82 : Operation 500 [1/1] (0.38ns)   --->   "%br_ln134 = br void %.split19._crit_edge" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:134]   --->   Operation 500 'br' 'br_ln134' <Predicate = (!icmp_ln123 & !or_ln132_2)> <Delay = 0.38>
ST_82 : Operation 501 [1/1] (0.00ns)   --->   "%data_vec_7 = phi i8 %data_vec_1, void, i8 0, void %._crit_edge306.loopexit"   --->   Operation 501 'phi' 'data_vec_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 502 [1/1] (0.00ns)   --->   "%data_vec_6 = phi i8 %data_vec, void, i8 0, void %._crit_edge306.loopexit"   --->   Operation 502 'phi' 'data_vec_6' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 503 [1/1] (0.00ns)   --->   "%data_vec_5 = phi i8 %data_vec_2, void, i8 0, void %._crit_edge306.loopexit"   --->   Operation 503 'phi' 'data_vec_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 504 [1/1] (0.00ns)   --->   "%data_vec_4 = phi i8 %data_vec_3, void, i8 0, void %._crit_edge306.loopexit"   --->   Operation 504 'phi' 'data_vec_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i13 %add_ln143" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 505 'zext' 'zext_ln143' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 506 [1/1] (0.00ns)   --->   "%win_buffer_0_data_addr = getelementptr i16 %win_buffer_0_data, i64 0, i64 %zext_ln143" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 506 'getelementptr' 'win_buffer_0_data_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i8 %data_vec_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 507 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 508 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln143 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_0_data" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 508 'specbramwithbyteenable' 'specbramwithbyteenable_ln143' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 509 [1/1] (1.24ns)   --->   "%store_ln143 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_0_data_addr, i16 %zext_ln143_1, i2 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 509 'store' 'store_ln143' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_82 : Operation 510 [1/1] (0.00ns)   --->   "%win_buffer_1_data_addr = getelementptr i16 %win_buffer_1_data, i64 0, i64 %zext_ln143" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 510 'getelementptr' 'win_buffer_1_data_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln143_2 = zext i8 %data_vec_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 511 'zext' 'zext_ln143_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 512 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln143 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_1_data" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 512 'specbramwithbyteenable' 'specbramwithbyteenable_ln143' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 513 [1/1] (1.24ns)   --->   "%store_ln143 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_1_data_addr, i16 %zext_ln143_2, i2 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 513 'store' 'store_ln143' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_82 : Operation 514 [1/1] (0.00ns)   --->   "%win_buffer_2_data_addr = getelementptr i16 %win_buffer_2_data, i64 0, i64 %zext_ln143" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 514 'getelementptr' 'win_buffer_2_data_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln143_3 = zext i8 %data_vec_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 515 'zext' 'zext_ln143_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 516 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln143 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_2_data" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 516 'specbramwithbyteenable' 'specbramwithbyteenable_ln143' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 517 [1/1] (1.24ns)   --->   "%store_ln143 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_2_data_addr, i16 %zext_ln143_3, i2 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 517 'store' 'store_ln143' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_82 : Operation 518 [1/1] (0.00ns)   --->   "%win_buffer_3_data_addr = getelementptr i16 %win_buffer_3_data, i64 0, i64 %zext_ln143" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 518 'getelementptr' 'win_buffer_3_data_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln143_4 = zext i8 %data_vec_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 519 'zext' 'zext_ln143_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 520 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln143 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_3_data" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 520 'specbramwithbyteenable' 'specbramwithbyteenable_ln143' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_82 : Operation 521 [1/1] (1.24ns)   --->   "%store_ln143 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_3_data_addr, i16 %zext_ln143_4, i2 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143]   --->   Operation 521 'store' 'store_ln143' <Predicate = (!icmp_ln123)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_82 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 522 'br' 'br_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 83 <SV = 9> <Delay = 1.15>
ST_83 : Operation 523 [1/1] (0.00ns)   --->   "%item_loop_bound = alloca i32 1"   --->   Operation 523 'alloca' 'item_loop_bound' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 524 [1/1] (0.00ns)   --->   "%flag = alloca i32 1"   --->   Operation 524 'alloca' 'flag' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 525 [1/1] (0.00ns)   --->   "%load_feature_flag = alloca i32 1"   --->   Operation 525 'alloca' 'load_feature_flag' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 526 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 526 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 527 [1/1] (0.00ns)   --->   "%output_idx_dim1 = alloca i32 1"   --->   Operation 527 'alloca' 'output_idx_dim1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 528 [1/1] (0.00ns)   --->   "%output_idx_dim2 = alloca i32 1"   --->   Operation 528 'alloca' 'output_idx_dim2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 529 [1/1] (0.00ns)   --->   "%output_idx_dim3 = alloca i32 1"   --->   Operation 529 'alloca' 'output_idx_dim3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 530 [1/1] (0.00ns)   --->   "%win_itm_x = alloca i32 1"   --->   Operation 530 'alloca' 'win_itm_x' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 531 [1/1] (0.00ns)   --->   "%win_itm_y = alloca i32 1"   --->   Operation 531 'alloca' 'win_itm_y' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 532 [1/1] (0.00ns)   --->   "%win_itm_z = alloca i32 1"   --->   Operation 532 'alloca' 'win_itm_z' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 533 [1/1] (0.00ns)   --->   "%gp_item_idx_x = alloca i32 1"   --->   Operation 533 'alloca' 'gp_item_idx_x' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %group_num_x_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 534 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 535 [1/1] (0.58ns)   --->   "%gp_num_y_winbuf = icmp_eq  i8 %group_num_x_read, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 535 'icmp' 'gp_num_y_winbuf' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln152_2 = zext i8 %group_num_y_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 536 'zext' 'zext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 537 [1/1] (0.58ns)   --->   "%icmp_ln177 = icmp_ult  i8 %stride_read, i8 %weight_dim1_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 537 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node ItemLoopBound)   --->   "%xor_ln177 = xor i1 %icmp_ln177, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 538 'xor' 'xor_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 539 [1/1] (0.58ns)   --->   "%icmp_ln177_1 = icmp_ult  i8 %stride_read, i8 %weight_dim2_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 539 'icmp' 'icmp_ln177_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node ItemLoopBound)   --->   "%xor_ln177_1 = xor i1 %icmp_ln177_1, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 540 'xor' 'xor_ln177_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node ItemLoopBound)   --->   "%or_ln177 = or i1 %xor_ln177, i1 %xor_ln177_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 541 'or' 'or_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node sub_ln180)   --->   "%shl_ln180 = shl i32 %weight_dim1x2x3_read, i32 3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:180]   --->   Operation 542 'shl' 'shl_ln180' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 543 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln180 = sub i32 %shl_ln180, i32 %weight_dim1x2x3_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:180]   --->   Operation 543 'sub' 'sub_ln180' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_s = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %win_size_xyz_read, i32 2, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:173]   --->   Operation 544 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node ItemLoopBound)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln180, i32 2, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:173]   --->   Operation 545 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%ItemLoopBound = select i1 %or_ln177, i30 %tmp_s, i30 %tmp_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 546 'select' 'ItemLoopBound' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 547 [1/1] (0.58ns)   --->   "%icmp_ln181 = icmp_ult  i8 %win_size_x_read, i8 %group_rem_size_x_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:181]   --->   Operation 547 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %group_rem_size_xyz_read, i32 2, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:181]   --->   Operation 548 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 549 [1/1] (0.27ns)   --->   "%ItemLastLoopBound = select i1 %icmp_ln181, i30 %tmp_2, i30 %tmp_s" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:181]   --->   Operation 549 'select' 'ItemLastLoopBound' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 550 [1/1] (0.70ns)   --->   "%add_ln183 = add i9 %zext_ln152, i9 511" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 550 'add' 'add_ln183' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i16 %weight_dim4_div_lane_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 551 'zext' 'zext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 552 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183_1 = mul i24 %zext_ln183_1, i24 %zext_ln152_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 552 'mul' 'mul_ln183_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 553 [1/1] (0.58ns)   --->   "%cmp93 = icmp_eq  i8 %split_read, i8 0"   --->   Operation 553 'icmp' 'cmp93' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 554 [1/1] (0.38ns)   --->   "%store_ln185 = store i8 0, i8 %gp_item_idx_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 554 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_83 : Operation 555 [1/1] (0.38ns)   --->   "%store_ln185 = store i16 0, i16 %win_itm_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 555 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_83 : Operation 556 [1/1] (0.38ns)   --->   "%store_ln185 = store i8 0, i8 %win_itm_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 556 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_83 : Operation 557 [1/1] (0.38ns)   --->   "%store_ln185 = store i8 0, i8 %win_itm_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 557 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_83 : Operation 558 [1/1] (0.38ns)   --->   "%store_ln185 = store i16 0, i16 %output_idx_dim3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 558 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_83 : Operation 559 [1/1] (0.38ns)   --->   "%store_ln185 = store i8 0, i8 %output_idx_dim2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 559 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_83 : Operation 560 [1/1] (0.38ns)   --->   "%store_ln185 = store i8 0, i8 %output_idx_dim1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 560 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_83 : Operation 561 [1/1] (0.41ns)   --->   "%store_ln185 = store i8 1, i8 %load_feature_flag" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 561 'store' 'store_ln185' <Predicate = true> <Delay = 0.41>

State 84 <SV = 10> <Delay = 2.29>
ST_84 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i30 %ItemLoopBound" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 562 'zext' 'zext_ln177_3' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i9 %add_ln183" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 563 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 564 [2/2] (2.29ns)   --->   "%mul_ln183 = mul i32 %zext_ln177_3, i32 %sext_ln183" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 564 'mul' 'mul_ln183' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 565 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183_1 = mul i24 %zext_ln183_1, i24 %zext_ln152_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 565 'mul' 'mul_ln183_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 11> <Delay = 2.29>
ST_85 : Operation 566 [1/2] (2.29ns)   --->   "%mul_ln183 = mul i32 %zext_ln177_3, i32 %sext_ln183" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 566 'mul' 'mul_ln183' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 567 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183_1 = mul i24 %zext_ln183_1, i24 %zext_ln152_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 567 'mul' 'mul_ln183_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 12> <Delay = 0.88>
ST_86 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i30 %ItemLastLoopBound" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:181]   --->   Operation 568 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 569 [1/1] (0.88ns)   --->   "%add_ln183_1 = add i32 %mul_ln183, i32 %zext_ln181" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 569 'add' 'add_ln183_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 570 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln183_1 = mul i24 %zext_ln183_1, i24 %zext_ln152_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 570 'mul' 'mul_ln183_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 13> <Delay = 2.29>
ST_87 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln183_2 = zext i24 %mul_ln183_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 571 'zext' 'zext_ln183_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 572 [2/2] (2.29ns)   --->   "%TotalLoopBound = mul i32 %zext_ln183_2, i32 %add_ln183_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 572 'mul' 'TotalLoopBound' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 14> <Delay = 2.29>
ST_88 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i8 %group_num_y_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 573 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 574 [1/1] (0.58ns)   --->   "%icmp_ln152 = icmp_ne  i8 %group_num_y_read, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 574 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 575 [1/1] (0.12ns)   --->   "%gp_num_y_winbuf_1 = and i1 %gp_num_y_winbuf, i1 %icmp_ln152" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 575 'and' 'gp_num_y_winbuf_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln152_3 = zext i1 %gp_num_y_winbuf_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 576 'zext' 'zext_ln152_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 577 [1/1] (0.12ns)   --->   "%gp_num_x_winbuf = xor i1 %gp_num_y_winbuf, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 577 'xor' 'gp_num_x_winbuf' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i1 %gp_num_x_winbuf" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:98]   --->   Operation 578 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i8 %stride_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 579 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i8 %weight_dim1_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 580 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i8 %weight_dim1_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 581 'zext' 'zext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i8 %weight_dim2_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 582 'zext' 'zext_ln177_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i9 %add_ln183" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 583 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i16 %weight_dim4_div_lane_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 584 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 585 [1/2] (2.29ns)   --->   "%TotalLoopBound = mul i32 %zext_ln183_2, i32 %add_ln183_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 585 'mul' 'TotalLoopBound' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %weight_dim4_div_lane_read, i32 1, i32 15"   --->   Operation 586 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i15 %tmp_3"   --->   Operation 587 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 588 [1/1] (0.76ns)   --->   "%sub183 = add i15 %div_cast21_cast, i15 32767"   --->   Operation 588 'add' 'sub183' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 589 [1/1] (0.00ns)   --->   "%sub183_cast = sext i15 %sub183"   --->   Operation 589 'sext' 'sub183_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 590 [1/1] (0.00ns)   --->   "%weight_dim1x2_cast = zext i8 %weight_dim1x2_read"   --->   Operation 590 'zext' 'weight_dim1x2_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 591 [1/1] (0.00ns)   --->   "%conv_x_cast51 = zext i8 %conv_x_read"   --->   Operation 591 'zext' 'conv_x_cast51' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 592 [1/1] (0.00ns)   --->   "%conv_x_cast = zext i8 %conv_x_read"   --->   Operation 592 'zext' 'conv_x_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 593 [1/1] (0.70ns)   --->   "%sub187 = add i9 %win_size_y_cast22, i9 511"   --->   Operation 593 'add' 'sub187' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 594 [1/1] (0.70ns)   --->   "%sub191 = add i9 %win_size_x_cast, i9 511"   --->   Operation 594 'add' 'sub191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 595 [1/1] (0.78ns)   --->   "%sub448 = add i17 %zext_ln183, i17 131071" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183]   --->   Operation 595 'add' 'sub448' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 596 [1/1] (0.70ns)   --->   "%sub452 = add i9 %zext_ln152_1, i9 511" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 596 'add' 'sub452' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 597 [1/1] (0.00ns)   --->   "%sub452_cast = sext i9 %sub452" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:152]   --->   Operation 597 'sext' 'sub452_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 598 [1/1] (0.70ns)   --->   "%sub372 = add i9 %conv_x_cast, i9 511"   --->   Operation 598 'add' 'sub372' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 599 [1/1] (0.00ns)   --->   "%sub372_cast = sext i9 %sub372"   --->   Operation 599 'sext' 'sub372_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 600 [1/1] (0.70ns)   --->   "%sub383 = add i9 %zext_ln177_2, i9 511" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 600 'add' 'sub383' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 601 [1/1] (0.70ns)   --->   "%sub387 = add i9 %zext_ln177_1, i9 511" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177]   --->   Operation 601 'add' 'sub387' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i8 %stride_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 602 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i8 %stride_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 603 'zext' 'zext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %stride_read, i3 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 604 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i11 %shl_ln1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 605 'zext' 'zext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 606 [1/1] (0.73ns)   --->   "%sub_ln223 = sub i12 %zext_ln223_3, i12 %zext_ln223_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 606 'sub' 'sub_ln223' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i12 %sub_ln223" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 607 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i8 %weight_dim2_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 608 'zext' 'zext_ln264' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln264_1 = zext i8 %weight_dim1_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 609 'zext' 'zext_ln264_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 610 [1/1] (0.38ns)   --->   "%br_ln185 = br void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 610 'br' 'br_ln185' <Predicate = true> <Delay = 0.38>

State 89 <SV = 15> <Delay = 2.01>
ST_89 : Operation 611 [1/1] (0.00ns)   --->   "%total_cnt = phi i32 0, void %._crit_edge311.loopexit_ifconv, i32 %total_cnt_1, void %._crit_edge13_ifconv"   --->   Operation 611 'phi' 'total_cnt' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 612 [1/1] (0.00ns)   --->   "%item_loop_cnt = phi i32 0, void %._crit_edge311.loopexit_ifconv, i32 %item_loop_cnt_2, void %._crit_edge13_ifconv"   --->   Operation 612 'phi' 'item_loop_cnt' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 613 [1/1] (0.00ns)   --->   "%gp_num_x = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %gp_num_x_2, void %._crit_edge13_ifconv"   --->   Operation 613 'phi' 'gp_num_x' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 614 [1/1] (0.88ns)   --->   "%total_cnt_1 = add i32 %total_cnt, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 614 'add' 'total_cnt_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 615 [1/1] (0.85ns)   --->   "%icmp_ln185 = icmp_eq  i32 %total_cnt, i32 %TotalLoopBound" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 615 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %.split_ifconv, void %._crit_edge.loopexit" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:185]   --->   Operation 616 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 617 [1/1] (0.00ns)   --->   "%item_loop_bound_load = load i32 %item_loop_bound" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 617 'load' 'item_loop_bound_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 618 [1/1] (0.85ns)   --->   "%icmp_ln192 = icmp_eq  i32 %item_loop_cnt, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 618 'icmp' 'icmp_ln192' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i16 %gp_num_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:204]   --->   Operation 619 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 620 [1/1] (0.67ns)   --->   "%icmp_ln204 = icmp_eq  i17 %zext_ln204_1, i17 %sext_ln183_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:204]   --->   Operation 620 'icmp' 'icmp_ln204' <Predicate = (!icmp_ln185)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node item_loop_bound_2)   --->   "%item_loop_bound_1 = select i1 %icmp_ln204, i30 %ItemLastLoopBound, i30 %ItemLoopBound" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:206]   --->   Operation 621 'select' 'item_loop_bound_1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node item_loop_bound_2)   --->   "%zext_ln109 = zext i30 %item_loop_bound_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:109]   --->   Operation 622 'zext' 'zext_ln109' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 623 [1/1] (0.27ns) (out node of the LUT)   --->   "%item_loop_bound_2 = select i1 %icmp_ln192, i32 %zext_ln109, i32 %item_loop_bound_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 623 'select' 'item_loop_bound_2' <Predicate = (!icmp_ln185)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 624 [1/1] (0.00ns)   --->   "%store_ln221 = store i32 %item_loop_bound_2, i32 %item_loop_bound" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:221]   --->   Operation 624 'store' 'store_ln221' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_89 : Operation 625 [1/1] (0.88ns)   --->   "%add_ln348 = add i32 %item_loop_bound_2, i32 4294967295" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 625 'add' 'add_ln348' <Predicate = (!icmp_ln185)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 16> <Delay = 3.12>
ST_90 : Operation 626 [1/1] (0.00ns)   --->   "%gp_num_x_winbuf_1 = phi i16 %zext_ln98, void %._crit_edge311.loopexit_ifconv, i16 %gp_num_x_winbuf_4, void %._crit_edge13_ifconv"   --->   Operation 626 'phi' 'gp_num_x_winbuf_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 627 [1/1] (0.00ns)   --->   "%gp_num_y_winbuf_2 = phi i16 %zext_ln152_3, void %._crit_edge311.loopexit_ifconv, i16 %gp_num_y_winbuf_5, void %._crit_edge13_ifconv"   --->   Operation 627 'phi' 'gp_num_y_winbuf_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 628 [1/1] (0.00ns)   --->   "%load_feature_flag_load = load i8 %load_feature_flag" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 628 'load' 'load_feature_flag_load' <Predicate = (!icmp_ln185 & !icmp_ln192)> <Delay = 0.00>
ST_90 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i16 %gp_num_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:204]   --->   Operation 629 'zext' 'zext_ln204' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_90 : Operation 630 [1/1] (0.30ns)   --->   "%load_feature_flag_1 = select i1 %icmp_ln192, i8 1, i8 %load_feature_flag_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 630 'select' 'load_feature_flag_1' <Predicate = (!icmp_ln185)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 631 [1/1] (0.58ns)   --->   "%icmp_ln221 = icmp_eq  i8 %load_feature_flag_1, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:221]   --->   Operation 631 'icmp' 'icmp_ln221' <Predicate = (!icmp_ln185)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %.split_ifconv.._crit_edge10_crit_edge, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:221]   --->   Operation 632 'br' 'br_ln221' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_90 : Operation 633 [1/1] (0.41ns)   --->   "%store_ln221 = store i8 %load_feature_flag_1, i8 %load_feature_flag" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:221]   --->   Operation 633 'store' 'store_ln221' <Predicate = (!icmp_ln185 & !icmp_ln221)> <Delay = 0.41>
ST_90 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln221 = br void %._crit_edge10" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:221]   --->   Operation 634 'br' 'br_ln221' <Predicate = (!icmp_ln185 & !icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 635 [1/1] (0.00ns)   --->   "%win_itm_x_load_1 = load i8 %win_itm_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 635 'load' 'win_itm_x_load_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 636 [1/1] (0.00ns)   --->   "%win_itm_y_load_1 = load i8 %win_itm_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 636 'load' 'win_itm_y_load_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 637 [1/1] (0.00ns)   --->   "%win_itm_z_load_1 = load i16 %win_itm_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 637 'load' 'win_itm_z_load_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i8 %win_itm_x_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 638 'zext' 'zext_ln223_4' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 639 [3/3] (0.99ns) (grouped into DSP with root node feature_idx_dim1)   --->   "%mul_ln223 = mul i16 %sext_ln185, i16 %gp_num_x_winbuf_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 639 'mul' 'mul_ln223' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i8 %win_itm_y_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 640 'zext' 'zext_ln224' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 641 [3/3] (0.99ns) (grouped into DSP with root node feature_idx_dim2)   --->   "%mul_ln224 = mul i16 %gp_num_y_winbuf_2, i16 %zext_ln223" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 641 'mul' 'mul_ln224' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i16 %win_itm_z_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 642 'zext' 'zext_ln228' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 643 [1/1] (0.00ns)   --->   "%win_itm_x_load = load i8 %win_itm_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:258]   --->   Operation 643 'load' 'win_itm_x_load' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 644 [1/1] (0.00ns)   --->   "%win_itm_y_load = load i8 %win_itm_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:253]   --->   Operation 644 'load' 'win_itm_y_load' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 645 [1/1] (0.00ns)   --->   "%win_itm_z_load = load i16 %win_itm_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 645 'load' 'win_itm_z_load' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln239_1 = trunc i16 %win_itm_z_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 646 'trunc' 'trunc_ln239_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 647 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln239 = mul i13 %trunc_ln239_1, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 647 'mul' 'mul_ln239' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 648 [1/1] (0.67ns)   --->   "%icmp_ln242 = icmp_eq  i17 %zext_ln228, i17 %sub183_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:242]   --->   Operation 648 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 649 [1/1] (0.59ns)   --->   "%icmp_ln242_1 = icmp_eq  i9 %zext_ln224, i9 %sub187" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:242]   --->   Operation 649 'icmp' 'icmp_ln242_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 650 [1/1] (0.59ns)   --->   "%icmp_ln242_2 = icmp_eq  i9 %zext_ln223_4, i9 %sub191" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:242]   --->   Operation 650 'icmp' 'icmp_ln242_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 651 [1/1] (0.12ns)   --->   "%and_ln242 = and i1 %icmp_ln242_1, i1 %icmp_ln242_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:242]   --->   Operation 651 'and' 'and_ln242' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 652 [1/1] (0.12ns)   --->   "%and_ln242_1 = and i1 %and_ln242, i1 %icmp_ln242" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:242]   --->   Operation 652 'and' 'and_ln242_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 653 [1/1] (0.78ns)   --->   "%win_itm_z_1_54 = add i16 %win_itm_z_load, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:247]   --->   Operation 653 'add' 'win_itm_z_1_54' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node win_itm_z_2)   --->   "%select_ln246 = select i1 %and_ln242, i16 %win_itm_z_1_54, i16 %win_itm_z_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:246]   --->   Operation 654 'select' 'select_ln246' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 655 [1/1] (0.24ns) (out node of the LUT)   --->   "%win_itm_z_2 = select i1 %and_ln242_1, i16 0, i16 %select_ln246" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:242]   --->   Operation 655 'select' 'win_itm_z_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 656 [1/1] (0.12ns)   --->   "%load_feature_flag_2 = xor i1 %and_ln242_1, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:242]   --->   Operation 656 'xor' 'load_feature_flag_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i1 %load_feature_flag_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:114]   --->   Operation 657 'zext' 'zext_ln114' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_90 : Operation 658 [1/1] (0.70ns)   --->   "%add_ln253 = add i8 %win_itm_y_load, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:253]   --->   Operation 658 'add' 'add_ln253' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node win_itm_y_2)   --->   "%win_itm_y_1_55 = select i1 %icmp_ln242_2, i8 %add_ln253, i8 %win_itm_y_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:252]   --->   Operation 659 'select' 'win_itm_y_1_55' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 660 [1/1] (0.30ns) (out node of the LUT)   --->   "%win_itm_y_2 = select i1 %and_ln242, i8 0, i8 %win_itm_y_1_55" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:249]   --->   Operation 660 'select' 'win_itm_y_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 661 [1/1] (0.70ns)   --->   "%win_itm_x_1_56 = add i8 %win_itm_x_load, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:258]   --->   Operation 661 'add' 'win_itm_x_1_56' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 662 [1/1] (0.30ns)   --->   "%select_ln255 = select i1 %icmp_ln242_2, i8 0, i8 %win_itm_x_1_56" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:255]   --->   Operation 662 'select' 'select_ln255' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 663 [1/1] (0.38ns)   --->   "%store_ln255 = store i16 %win_itm_z_2, i16 %win_itm_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:255]   --->   Operation 663 'store' 'store_ln255' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.38>
ST_90 : Operation 664 [1/1] (0.38ns)   --->   "%store_ln255 = store i8 %win_itm_y_2, i8 %win_itm_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:255]   --->   Operation 664 'store' 'store_ln255' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.38>
ST_90 : Operation 665 [1/1] (0.38ns)   --->   "%store_ln255 = store i8 %select_ln255, i8 %win_itm_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:255]   --->   Operation 665 'store' 'store_ln255' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.38>
ST_90 : Operation 666 [1/1] (0.41ns)   --->   "%store_ln255 = store i8 %zext_ln114, i8 %load_feature_flag" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:255]   --->   Operation 666 'store' 'store_ln255' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.41>
ST_90 : Operation 667 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %gp_num_x, i3 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 667 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_90 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i19 %shl_ln6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 668 'zext' 'zext_ln269' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_90 : Operation 669 [1/1] (0.80ns)   --->   "%sub_ln269 = sub i20 %zext_ln269, i20 %zext_ln204" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 669 'sub' 'sub_ln269' <Predicate = (!icmp_ln185)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 670 [1/1] (0.85ns)   --->   "%icmp_ln348 = icmp_eq  i32 %item_loop_cnt, i32 %add_ln348" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 670 'icmp' 'icmp_ln348' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i16 %gp_num_y_winbuf_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:352]   --->   Operation 671 'zext' 'zext_ln352' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_90 : Operation 672 [1/1] (0.67ns)   --->   "%icmp_ln352_1 = icmp_eq  i17 %zext_ln352, i17 %sub452_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:352]   --->   Operation 672 'icmp' 'icmp_ln352_1' <Predicate = (!icmp_ln185)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln352_1 = zext i16 %gp_num_x_winbuf_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:352]   --->   Operation 673 'zext' 'zext_ln352_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_90 : Operation 674 [1/1] (0.67ns)   --->   "%icmp_ln352_2 = icmp_eq  i17 %zext_ln352_1, i17 %sext_ln183_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:352]   --->   Operation 674 'icmp' 'icmp_ln352_2' <Predicate = (!icmp_ln185)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 675 [1/1] (0.12ns)   --->   "%and_ln352 = and i1 %icmp_ln352_1, i1 %icmp_ln352_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:352]   --->   Operation 675 'and' 'and_ln352' <Predicate = (!icmp_ln185)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 676 [1/1] (0.78ns)   --->   "%add_ln360 = add i16 %gp_num_y_winbuf_2, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:360]   --->   Operation 676 'add' 'add_ln360' <Predicate = (!icmp_ln185)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node gp_num_y_winbuf_5)   --->   "%gp_num_y_winbuf_3 = select i1 %icmp_ln352_2, i16 %add_ln360, i16 %gp_num_y_winbuf_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:359]   --->   Operation 677 'select' 'gp_num_y_winbuf_3' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node gp_num_y_winbuf_5)   --->   "%gp_num_y_winbuf_4 = select i1 %and_ln352, i16 0, i16 %gp_num_y_winbuf_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:357]   --->   Operation 678 'select' 'gp_num_y_winbuf_4' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 679 [1/1] (0.78ns)   --->   "%gp_num_x_winbuf_2 = add i16 %gp_num_x_winbuf_1, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:365]   --->   Operation 679 'add' 'gp_num_x_winbuf_2' <Predicate = (!icmp_ln185)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node gp_num_x_winbuf_4)   --->   "%gp_num_x_winbuf_3 = select i1 %icmp_ln352_2, i16 0, i16 %gp_num_x_winbuf_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:362]   --->   Operation 680 'select' 'gp_num_x_winbuf_3' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 681 [1/1] (0.88ns)   --->   "%item_loop_cnt_1 = add i32 %item_loop_cnt, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:386]   --->   Operation 681 'add' 'item_loop_cnt_1' <Predicate = (!icmp_ln185)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 682 [1/1] (0.78ns)   --->   "%gp_num_x_1 = add i16 %gp_num_x, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:383]   --->   Operation 682 'add' 'gp_num_x_1' <Predicate = (!icmp_ln185 & !icmp_ln204)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node gp_num_x_2)   --->   "%select_ln380 = select i1 %icmp_ln204, i16 0, i16 %gp_num_x_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:380]   --->   Operation 683 'select' 'select_ln380' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 684 [1/1] (0.24ns) (out node of the LUT)   --->   "%gp_num_y_winbuf_5 = select i1 %icmp_ln348, i16 %gp_num_y_winbuf_4, i16 %gp_num_y_winbuf_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 684 'select' 'gp_num_y_winbuf_5' <Predicate = (!icmp_ln185)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 685 [1/1] (0.24ns) (out node of the LUT)   --->   "%gp_num_x_winbuf_4 = select i1 %icmp_ln348, i16 %gp_num_x_winbuf_3, i16 %gp_num_x_winbuf_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 685 'select' 'gp_num_x_winbuf_4' <Predicate = (!icmp_ln185)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 686 [1/1] (0.24ns) (out node of the LUT)   --->   "%gp_num_x_2 = select i1 %icmp_ln348, i16 %select_ln380, i16 %gp_num_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 686 'select' 'gp_num_x_2' <Predicate = (!icmp_ln185)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 687 [1/1] (0.22ns)   --->   "%item_loop_cnt_2 = select i1 %icmp_ln348, i32 0, i32 %item_loop_cnt_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 687 'select' 'item_loop_cnt_2' <Predicate = (!icmp_ln185)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 91 <SV = 17> <Delay = 2.35>
ST_91 : Operation 688 [1/1] (0.00ns)   --->   "%load_weight_flag = phi i8 1, void %._crit_edge311.loopexit_ifconv, i8 %load_weight_flag_4, void %._crit_edge13_ifconv"   --->   Operation 688 'phi' 'load_weight_flag' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 689 [1/1] (0.00ns)   --->   "%gp_num_y = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %gp_num_y_3, void %._crit_edge13_ifconv"   --->   Operation 689 'phi' 'gp_num_y' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 690 [1/1] (0.00ns)   --->   "%out_idx_z = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %out_idx_z_3, void %._crit_edge13_ifconv"   --->   Operation 690 'phi' 'out_idx_z' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 691 [2/3] (0.99ns) (grouped into DSP with root node feature_idx_dim1)   --->   "%mul_ln223 = mul i16 %sext_ln185, i16 %gp_num_x_winbuf_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 691 'mul' 'mul_ln223' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 692 [2/3] (0.99ns) (grouped into DSP with root node feature_idx_dim2)   --->   "%mul_ln224 = mul i16 %gp_num_y_winbuf_2, i16 %zext_ln223" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 692 'mul' 'mul_ln224' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 693 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln239 = mul i13 %trunc_ln239_1, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 693 'mul' 'mul_ln239' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 694 [1/1] (0.58ns)   --->   "%icmp_ln262 = icmp_eq  i8 %load_weight_flag, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:262]   --->   Operation 694 'icmp' 'icmp_ln262' <Predicate = (!icmp_ln185)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %icmp_ln262, void %._crit_edge12, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:262]   --->   Operation 695 'br' 'br_ln262' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_91 : Operation 696 [1/1] (0.00ns)   --->   "%output_idx_dim1_load_1 = load i8 %output_idx_dim1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 696 'load' 'output_idx_dim1_load_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_91 : Operation 697 [1/1] (0.00ns)   --->   "%output_idx_dim2_load_1 = load i8 %output_idx_dim2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 697 'load' 'output_idx_dim2_load_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_91 : Operation 698 [1/1] (0.00ns)   --->   "%output_idx_dim3_load_1 = load i16 %output_idx_dim3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 698 'load' 'output_idx_dim3_load_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_91 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i16 %out_idx_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 699 'zext' 'zext_ln263' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_91 : Operation 700 [2/2] (2.29ns)   --->   "%mul_ln263 = mul i32 %zext_ln263, i32 %weight_dim1x2x3_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 700 'mul' 'mul_ln263' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln263_2 = zext i16 %output_idx_dim3_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 701 'zext' 'zext_ln263_2' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_91 : Operation 702 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln263_1 = mul i24 %zext_ln263_2, i24 %weight_dim1x2_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 702 'mul' 'mul_ln263_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln264 = trunc i16 %output_idx_dim3_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 703 'trunc' 'trunc_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_91 : Operation 704 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln264 = mul i13 %trunc_ln264, i13 %zext_ln264" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 704 'mul' 'mul_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 705 [1/1] (0.00ns)   --->   "%gp_item_idx_x_load_1 = load i8 %gp_item_idx_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 705 'load' 'gp_item_idx_x_load_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_91 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln269 = sext i20 %sub_ln269" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 706 'sext' 'sext_ln269' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_91 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln269_1 = zext i8 %gp_item_idx_x_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 707 'zext' 'zext_ln269_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_91 : Operation 708 [1/1] (0.80ns)   --->   "%add_ln269 = add i21 %sext_ln269, i21 %zext_ln269_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 708 'add' 'add_ln269' <Predicate = (!icmp_ln185)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 709 [1/1] (0.73ns)   --->   "%icmp_ln269 = icmp_slt  i21 %add_ln269, i21 %conv_x_cast51" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 709 'icmp' 'icmp_ln269' <Predicate = (!icmp_ln185)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 710 [1/1] (0.38ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %._crit_edge13_ifconv, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269]   --->   Operation 710 'br' 'br_ln269' <Predicate = (!icmp_ln185)> <Delay = 0.38>
ST_91 : Operation 711 [1/1] (0.00ns)   --->   "%output_idx_dim1_load_2 = load i8 %output_idx_dim1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 711 'load' 'output_idx_dim1_load_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 712 [1/1] (0.00ns)   --->   "%output_idx_dim2_load_2 = load i8 %output_idx_dim2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 712 'load' 'output_idx_dim2_load_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 713 [1/1] (0.00ns)   --->   "%output_idx_dim3_load_2 = load i16 %output_idx_dim3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 713 'load' 'output_idx_dim3_load_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i8 %output_idx_dim1_load_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 714 'zext' 'zext_ln271' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln271_2 = zext i8 %output_idx_dim2_load_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 715 'zext' 'zext_ln271_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln271_4 = zext i16 %output_idx_dim3_load_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 716 'zext' 'zext_ln271_4' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln271)   --->   "%trunc_ln271 = trunc i16 %output_idx_dim3_load_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 717 'trunc' 'trunc_ln271' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln271)   --->   "%or_ln271 = or i8 %output_idx_dim2_load_2, i8 %trunc_ln271" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 718 'or' 'or_ln271' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln271)   --->   "%or_ln271_1 = or i8 %or_ln271, i8 %output_idx_dim1_load_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 719 'or' 'or_ln271_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln271)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %output_idx_dim3_load_2, i32 8, i32 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 720 'partselect' 'tmp_8' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln271)   --->   "%tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_8, i8 %or_ln271_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 721 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 722 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln271 = icmp_eq  i16 %tmp_9, i16 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 722 'icmp' 'icmp_ln271' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 723 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %._crit_edge14, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 723 'br' 'br_ln271' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %icmp_ln262, void %._crit_edge15, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:272]   --->   Operation 724 'br' 'br_ln272' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>
ST_91 : Operation 725 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %out_idx_z, i1 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 725 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>
ST_91 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i17 %shl_ln7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 726 'zext' 'zext_ln273' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>
ST_91 : Operation 727 [1/1] (1.14ns)   --->   "%add_ln273 = add i64 %zext_ln273, i64 %bias_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 727 'add' 'add_ln273' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln273, i32 1, i32 63" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 728 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>
ST_91 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln273 = sext i63 %trunc_ln6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 729 'sext' 'sext_ln273' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>
ST_91 : Operation 730 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln273" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 730 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>
ST_91 : Operation 731 [1/1] (0.00ns)   --->   "%output_idx_dim1_load = load i8 %output_idx_dim1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:341]   --->   Operation 731 'load' 'output_idx_dim1_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 732 [1/1] (0.00ns)   --->   "%output_idx_dim2_load = load i8 %output_idx_dim2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:336]   --->   Operation 732 'load' 'output_idx_dim2_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 733 [1/1] (0.00ns)   --->   "%output_idx_dim3_load = load i16 %output_idx_dim3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 733 'load' 'output_idx_dim3_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 734 [1/1] (0.00ns)   --->   "%gp_item_idx_x_load = load i8 %gp_item_idx_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:324]   --->   Operation 734 'load' 'gp_item_idx_x_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i16 %output_idx_dim3_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 735 'trunc' 'trunc_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_91 : Operation 736 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln287 = mul i13 %trunc_ln287, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 736 'mul' 'mul_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 737 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln301 = mul i13 %trunc_ln287, i13 %zext_ln264" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 737 'mul' 'mul_ln301' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 738 [1/1] (0.73ns)   --->   "%icmp_ln320 = icmp_eq  i21 %add_ln269, i21 %sub372_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 738 'icmp' 'icmp_ln320' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 739 [1/1] (0.58ns)   --->   "%icmp_ln320_1 = icmp_eq  i8 %gp_item_idx_x_load, i8 6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 739 'icmp' 'icmp_ln320_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln320_2)   --->   "%or_ln320 = or i1 %icmp_ln320, i1 %icmp_ln320_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 740 'or' 'or_ln320' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 741 [1/1] (0.67ns)   --->   "%icmp_ln320_2 = icmp_eq  i17 %zext_ln271_4, i17 %sub183_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 741 'icmp' 'icmp_ln320_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 742 [1/1] (0.59ns)   --->   "%icmp_ln320_3 = icmp_eq  i9 %zext_ln271_2, i9 %sub383" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 742 'icmp' 'icmp_ln320_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 743 [1/1] (0.59ns)   --->   "%icmp_ln320_4 = icmp_eq  i9 %zext_ln271, i9 %sub387" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 743 'icmp' 'icmp_ln320_4' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln320_2)   --->   "%and_ln320 = and i1 %or_ln320, i1 %icmp_ln320_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 744 'and' 'and_ln320' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 745 [1/1] (0.12ns)   --->   "%and_ln320_1 = and i1 %icmp_ln320_3, i1 %icmp_ln320_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 745 'and' 'and_ln320_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 746 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln320_2 = and i1 %and_ln320_1, i1 %and_ln320" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 746 'and' 'and_ln320_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 747 [1/1] (0.12ns)   --->   "%and_ln326 = and i1 %and_ln320_1, i1 %icmp_ln320_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:326]   --->   Operation 747 'and' 'and_ln326' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 748 [1/1] (0.70ns)   --->   "%gp_item_idx_x_1 = add i8 %gp_item_idx_x_load, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:324]   --->   Operation 748 'add' 'gp_item_idx_x_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node gp_item_idx_x_2)   --->   "%select_ln323 = select i1 %and_ln326, i8 %gp_item_idx_x_1, i8 %gp_item_idx_x_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:323]   --->   Operation 749 'select' 'select_ln323' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 750 [1/1] (0.30ns) (out node of the LUT)   --->   "%gp_item_idx_x_2 = select i1 %and_ln320_2, i8 0, i8 %select_ln323" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320]   --->   Operation 750 'select' 'gp_item_idx_x_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 751 [1/1] (0.78ns)   --->   "%output_idx_dim3_1 = add i16 %output_idx_dim3_load, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:331]   --->   Operation 751 'add' 'output_idx_dim3_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node output_idx_dim3_2)   --->   "%select_ln330 = select i1 %and_ln320_1, i16 %output_idx_dim3_1, i16 %output_idx_dim3_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:330]   --->   Operation 752 'select' 'select_ln330' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 753 [1/1] (0.24ns) (out node of the LUT)   --->   "%output_idx_dim3_2 = select i1 %and_ln326, i16 0, i16 %select_ln330" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:326]   --->   Operation 753 'select' 'output_idx_dim3_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 754 [1/1] (0.30ns)   --->   "%load_weight_flag_1 = select i1 %and_ln326, i8 0, i8 %load_weight_flag" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:326]   --->   Operation 754 'select' 'load_weight_flag_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 755 [1/1] (0.70ns)   --->   "%add_ln336 = add i8 %output_idx_dim2_load, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:336]   --->   Operation 755 'add' 'add_ln336' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node output_idx_dim2_2)   --->   "%output_idx_dim2_1 = select i1 %icmp_ln320_4, i8 %add_ln336, i8 %output_idx_dim2_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:335]   --->   Operation 756 'select' 'output_idx_dim2_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 757 [1/1] (0.30ns) (out node of the LUT)   --->   "%output_idx_dim2_2 = select i1 %and_ln320_1, i8 0, i8 %output_idx_dim2_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:333]   --->   Operation 757 'select' 'output_idx_dim2_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 758 [1/1] (0.70ns)   --->   "%output_idx_dim1_1 = add i8 %output_idx_dim1_load, i8 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:341]   --->   Operation 758 'add' 'output_idx_dim1_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 759 [1/1] (0.30ns)   --->   "%select_ln338 = select i1 %icmp_ln320_4, i8 0, i8 %output_idx_dim1_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:338]   --->   Operation 759 'select' 'select_ln338' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 760 [1/1] (0.38ns)   --->   "%store_ln338 = store i8 %gp_item_idx_x_2, i8 %gp_item_idx_x" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:338]   --->   Operation 760 'store' 'store_ln338' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.38>
ST_91 : Operation 761 [1/1] (0.38ns)   --->   "%store_ln338 = store i16 %output_idx_dim3_2, i16 %output_idx_dim3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:338]   --->   Operation 761 'store' 'store_ln338' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.38>
ST_91 : Operation 762 [1/1] (0.38ns)   --->   "%store_ln338 = store i8 %output_idx_dim2_2, i8 %output_idx_dim2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:338]   --->   Operation 762 'store' 'store_ln338' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.38>
ST_91 : Operation 763 [1/1] (0.38ns)   --->   "%store_ln338 = store i8 %select_ln338, i8 %output_idx_dim1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:338]   --->   Operation 763 'store' 'store_ln338' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.38>
ST_91 : Operation 764 [1/1] (0.38ns)   --->   "%br_ln338 = br void %._crit_edge13_ifconv" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:338]   --->   Operation 764 'br' 'br_ln338' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.38>
ST_91 : Operation 765 [1/1] (0.00ns)   --->   "%load_weight_flag_2 = phi i8 %load_weight_flag_1, void %._crit_edge14, i8 %load_weight_flag, void %._crit_edge12"   --->   Operation 765 'phi' 'load_weight_flag_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_91 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i16 %out_idx_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:368]   --->   Operation 766 'zext' 'zext_ln368' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_91 : Operation 767 [1/1] (0.68ns)   --->   "%icmp_ln368 = icmp_eq  i17 %zext_ln368, i17 %sub448" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:368]   --->   Operation 767 'icmp' 'icmp_ln368' <Predicate = (!icmp_ln185)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i16 %gp_num_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:368]   --->   Operation 768 'zext' 'zext_ln368_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_91 : Operation 769 [1/1] (0.67ns)   --->   "%icmp_ln368_1 = icmp_eq  i17 %zext_ln368_1, i17 %sub452_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:368]   --->   Operation 769 'icmp' 'icmp_ln368_1' <Predicate = (!icmp_ln185)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 770 [1/1] (0.12ns)   --->   "%and_ln368 = and i1 %icmp_ln368_1, i1 %icmp_ln204" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:368]   --->   Operation 770 'and' 'and_ln368' <Predicate = (!icmp_ln185)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 771 [1/1] (0.12ns)   --->   "%and_ln368_1 = and i1 %and_ln368, i1 %icmp_ln368" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:368]   --->   Operation 771 'and' 'and_ln368_1' <Predicate = (!icmp_ln185)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 772 [1/1] (0.78ns)   --->   "%out_idx_z_1 = add i16 %out_idx_z, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:371]   --->   Operation 772 'add' 'out_idx_z_1' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node out_idx_z_3)   --->   "%select_ln370 = select i1 %and_ln368, i16 %out_idx_z_1, i16 %out_idx_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:370]   --->   Operation 773 'select' 'select_ln370' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node load_weight_flag_4)   --->   "%select_ln370_1 = select i1 %and_ln368, i8 1, i8 %load_weight_flag_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:370]   --->   Operation 774 'select' 'select_ln370_1' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node out_idx_z_3)   --->   "%out_idx_z_2 = select i1 %and_ln368_1, i16 0, i16 %select_ln370" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:368]   --->   Operation 775 'select' 'out_idx_z_2' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node load_weight_flag_4)   --->   "%load_weight_flag_3 = select i1 %and_ln368_1, i8 %load_weight_flag_2, i8 %select_ln370_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:368]   --->   Operation 776 'select' 'load_weight_flag_3' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 777 [1/1] (0.78ns)   --->   "%add_ln378 = add i16 %gp_num_y, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:378]   --->   Operation 777 'add' 'add_ln378' <Predicate = (!icmp_ln185 & icmp_ln204 & icmp_ln348)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node gp_num_y_3)   --->   "%gp_num_y_1 = select i1 %icmp_ln204, i16 %add_ln378, i16 %gp_num_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:377]   --->   Operation 778 'select' 'gp_num_y_1' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node gp_num_y_3)   --->   "%gp_num_y_2 = select i1 %and_ln368, i16 0, i16 %gp_num_y_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:375]   --->   Operation 779 'select' 'gp_num_y_2' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 780 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_idx_z_3 = select i1 %icmp_ln348, i16 %out_idx_z_2, i16 %out_idx_z" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 780 'select' 'out_idx_z_3' <Predicate = (!icmp_ln185)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 781 [1/1] (0.24ns) (out node of the LUT)   --->   "%gp_num_y_3 = select i1 %icmp_ln348, i16 %gp_num_y_2, i16 %gp_num_y" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 781 'select' 'gp_num_y_3' <Predicate = (!icmp_ln185)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 782 [1/1] (0.30ns) (out node of the LUT)   --->   "%load_weight_flag_4 = select i1 %icmp_ln348, i8 %load_weight_flag_3, i8 %load_weight_flag_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 782 'select' 'load_weight_flag_4' <Predicate = (!icmp_ln185)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 92 <SV = 18> <Delay = 2.43>
ST_92 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i8 %win_itm_x_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 783 'zext' 'zext_ln223_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_92 : Operation 784 [1/3] (0.00ns) (grouped into DSP with root node feature_idx_dim1)   --->   "%mul_ln223 = mul i16 %sext_ln185, i16 %gp_num_x_winbuf_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 784 'mul' 'mul_ln223' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 785 [2/2] (0.64ns) (root node of the DSP)   --->   "%feature_idx_dim1 = add i16 %mul_ln223, i16 %zext_ln223_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 785 'add' 'feature_idx_dim1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i8 %win_itm_y_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 786 'zext' 'zext_ln224_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_92 : Operation 787 [1/3] (0.00ns) (grouped into DSP with root node feature_idx_dim2)   --->   "%mul_ln224 = mul i16 %gp_num_y_winbuf_2, i16 %zext_ln223" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 787 'mul' 'mul_ln224' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 788 [2/2] (0.64ns) (root node of the DSP)   --->   "%feature_idx_dim2 = add i16 %mul_ln224, i16 %zext_ln224_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 788 'add' 'feature_idx_dim2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 789 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln239 = mul i13 %trunc_ln239_1, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 789 'mul' 'mul_ln239' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 790 [1/2] (2.29ns)   --->   "%mul_ln263 = mul i32 %zext_ln263, i32 %weight_dim1x2x3_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 790 'mul' 'mul_ln263' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln263_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %mul_ln263, i32 2, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 791 'partselect' 'trunc_ln263_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_92 : Operation 792 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln263_1 = mul i24 %zext_ln263_2, i24 %weight_dim1x2_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 792 'mul' 'mul_ln263_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln263_4 = zext i8 %output_idx_dim2_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 793 'zext' 'zext_ln263_4' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_92 : Operation 794 [3/3] (0.99ns) (grouped into DSP with root node add_ln263)   --->   "%mul_ln263_2 = mul i16 %zext_ln263_4, i16 %zext_ln177" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 794 'mul' 'mul_ln263_2' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 795 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln264 = mul i13 %trunc_ln264, i13 %zext_ln264" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 795 'mul' 'mul_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 796 [70/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 796 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 797 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln287 = mul i13 %trunc_ln287, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 797 'mul' 'mul_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 798 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln301 = mul i13 %trunc_ln287, i13 %zext_ln264" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 798 'mul' 'mul_ln301' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 93 <SV = 19> <Delay = 2.43>
ST_93 : Operation 799 [1/1] (0.00ns)   --->   "%data_offset = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %data_offset_2, void %._crit_edge13_ifconv"   --->   Operation 799 'phi' 'data_offset' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_93 : Operation 800 [1/1] (0.00ns)   --->   "%out_idx_z_winbuf = phi i16 0, void %._crit_edge311.loopexit_ifconv, i16 %out_idx_z_winbuf_3, void %._crit_edge13_ifconv"   --->   Operation 800 'phi' 'out_idx_z_winbuf' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i16 %out_idx_z_winbuf" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:196]   --->   Operation 801 'zext' 'zext_ln196' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00>
ST_93 : Operation 802 [1/1] (0.67ns)   --->   "%icmp_ln196 = icmp_ult  i16 %out_idx_z_winbuf, i16 %tmp_15_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:196]   --->   Operation 802 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln185 & icmp_ln192)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node data_offset_2)   --->   "%empty_52 = or i1 %cmp93, i1 %icmp_ln196" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:196]   --->   Operation 803 'or' 'empty_52' <Predicate = (!icmp_ln185 & icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node data_offset_2)   --->   "%data_offset_1 = select i1 %empty_52, i14 0, i14 %div_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:196]   --->   Operation 804 'select' 'data_offset_1' <Predicate = (!icmp_ln185 & icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node data_offset_2)   --->   "%zext_ln91 = zext i14 %data_offset_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:91]   --->   Operation 805 'zext' 'zext_ln91' <Predicate = (!icmp_ln185 & icmp_ln192)> <Delay = 0.00>
ST_93 : Operation 806 [1/1] (0.34ns) (out node of the LUT)   --->   "%data_offset_2 = select i1 %icmp_ln192, i16 %zext_ln91, i16 %data_offset" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 806 'select' 'data_offset_2' <Predicate = (!icmp_ln185)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 807 [1/2] (0.64ns) (root node of the DSP)   --->   "%feature_idx_dim1 = add i16 %mul_ln223, i16 %zext_ln223_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 807 'add' 'feature_idx_dim1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 808 [1/2] (0.64ns) (root node of the DSP)   --->   "%feature_idx_dim2 = add i16 %mul_ln224, i16 %zext_ln224_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 808 'add' 'feature_idx_dim2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 809 [1/1] (0.67ns)   --->   "%icmp_ln228 = icmp_ult  i16 %feature_idx_dim1, i16 %padding_cast30" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 809 'icmp' 'icmp_ln228' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_2)   --->   "%xor_ln228 = xor i1 %icmp_ln228, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 810 'xor' 'xor_ln228' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 811 [1/1] (0.67ns)   --->   "%icmp_ln228_1 = icmp_ult  i16 %feature_idx_dim1, i16 %add_cast49" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 811 'icmp' 'icmp_ln228_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 812 [1/1] (0.67ns)   --->   "%icmp_ln228_2 = icmp_ult  i16 %feature_idx_dim2, i16 %padding_cast30" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 812 'icmp' 'icmp_ln228_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_2)   --->   "%xor_ln228_1 = xor i1 %icmp_ln228_2, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 813 'xor' 'xor_ln228_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 814 [1/1] (0.67ns)   --->   "%icmp_ln228_3 = icmp_ult  i16 %feature_idx_dim2, i16 %add23_cast50" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 814 'icmp' 'icmp_ln228_3' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_2)   --->   "%and_ln228 = and i1 %xor_ln228, i1 %icmp_ln228_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 815 'and' 'and_ln228' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln228_2)   --->   "%and_ln228_1 = and i1 %xor_ln228_1, i1 %icmp_ln228_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 816 'and' 'and_ln228_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 817 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln228_2 = and i1 %and_ln228_1, i1 %and_ln228" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 817 'and' 'and_ln228_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 818 [1/1] (0.38ns)   --->   "%br_ln228 = br i1 %and_ln228_2, void %._crit_edge11, void" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:228]   --->   Operation 818 'br' 'br_ln228' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.38>
ST_93 : Operation 819 [1/1] (0.78ns)   --->   "%sub_ln229 = sub i16 %feature_idx_dim2, i16 %padding_cast30" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 819 'sub' 'sub_ln229' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i16 %sub_ln229" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 820 'sext' 'sext_ln229' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_93 : Operation 821 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln229_1 = mul i18 %sext_ln229, i18 %data_dim1_cast33" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 821 'mul' 'mul_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 822 [1/1] (0.78ns)   --->   "%sub_ln229_1 = sub i16 %feature_idx_dim1, i16 %padding_cast30" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 822 'sub' 'sub_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 823 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln239 = mul i13 %trunc_ln239_1, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 823 'mul' 'mul_ln239' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 824 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln263_1 = mul i24 %zext_ln263_2, i24 %weight_dim1x2_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 824 'mul' 'mul_ln263_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 825 [2/3] (0.99ns) (grouped into DSP with root node add_ln263)   --->   "%mul_ln263_2 = mul i16 %zext_ln263_4, i16 %zext_ln177" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 825 'mul' 'mul_ln263_2' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 826 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln264 = mul i13 %trunc_ln264, i13 %zext_ln264" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 826 'mul' 'mul_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 827 [69/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 827 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 828 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln287 = mul i13 %trunc_ln287, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 828 'mul' 'mul_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 829 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln301 = mul i13 %trunc_ln287, i13 %zext_ln264" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 829 'mul' 'mul_ln301' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 830 [1/1] (0.68ns)   --->   "%icmp_ln352 = icmp_eq  i17 %zext_ln196, i17 %sub448" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:352]   --->   Operation 830 'icmp' 'icmp_ln352' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node out_idx_z_winbuf_2)   --->   "%and_ln352_1 = and i1 %and_ln352, i1 %icmp_ln352" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:352]   --->   Operation 831 'and' 'and_ln352_1' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 832 [1/1] (0.78ns)   --->   "%out_idx_z_winbuf_1 = add i16 %out_idx_z_winbuf, i16 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:355]   --->   Operation 832 'add' 'out_idx_z_winbuf_1' <Predicate = (!icmp_ln185 & and_ln352 & icmp_ln348)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node out_idx_z_winbuf_2)   --->   "%select_ln354 = select i1 %and_ln352, i16 %out_idx_z_winbuf_1, i16 %out_idx_z_winbuf" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:354]   --->   Operation 833 'select' 'select_ln354' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 834 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_idx_z_winbuf_2 = select i1 %and_ln352_1, i16 0, i16 %select_ln354" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:352]   --->   Operation 834 'select' 'out_idx_z_winbuf_2' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 835 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_idx_z_winbuf_3 = select i1 %icmp_ln348, i16 %out_idx_z_winbuf_2, i16 %out_idx_z_winbuf" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 835 'select' 'out_idx_z_winbuf_3' <Predicate = (!icmp_ln185)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 94 <SV = 20> <Delay = 2.69>
ST_94 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln224_2 = zext i8 %win_itm_y_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:224]   --->   Operation 836 'zext' 'zext_ln224_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_94 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i16 %data_offset_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 837 'zext' 'zext_ln229' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_94 : Operation 838 [1/1] (1.69ns) (grouped into DSP with root node add_ln229_1)   --->   "%add_ln229 = add i17 %zext_ln229, i17 %zext_ln228" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 838 'add' 'add_ln229' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 839 [1/1] (0.00ns) (grouped into DSP with root node add_ln229_1)   --->   "%zext_ln229_1 = zext i17 %add_ln229" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 839 'zext' 'zext_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_94 : Operation 840 [3/3] (0.99ns) (grouped into DSP with root node add_ln229_1)   --->   "%mul_ln229 = mul i32 %zext_ln229_1, i32 %conv28" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 840 'mul' 'mul_ln229' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 841 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln229_1 = mul i18 %sext_ln229, i18 %data_dim1_cast33" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 841 'mul' 'mul_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 842 [1/1] (1.69ns) (grouped into DSP with root node add_ln239_1)   --->   "%add_ln239 = add i13 %mul_ln239, i13 %zext_ln224_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 842 'add' 'add_ln239' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 843 [3/3] (0.99ns) (grouped into DSP with root node add_ln239_1)   --->   "%mul_ln239_1 = mul i13 %add_ln239, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 843 'mul' 'mul_ln239_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 844 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln263_1 = mul i24 %zext_ln263_2, i24 %weight_dim1x2_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 844 'mul' 'mul_ln263_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 845 [1/3] (0.00ns) (grouped into DSP with root node add_ln263)   --->   "%mul_ln263_2 = mul i16 %zext_ln263_4, i16 %zext_ln177" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 845 'mul' 'mul_ln263_2' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 846 [1/1] (0.00ns) (grouped into DSP with root node add_ln263)   --->   "%zext_ln263_5 = zext i16 %mul_ln263_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 846 'zext' 'zext_ln263_5' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_94 : Operation 847 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln263 = add i24 %zext_ln263_5, i24 %mul_ln263_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 847 'add' 'add_ln263' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 848 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln264 = mul i13 %trunc_ln264, i13 %zext_ln264" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 848 'mul' 'mul_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i8 %gp_item_idx_x_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 849 'zext' 'zext_ln287_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_94 : Operation 850 [68/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 850 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 851 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln287 = mul i13 %trunc_ln287, i13 %win_size_y_cast" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 851 'mul' 'mul_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 852 [3/3] (0.99ns) (grouped into DSP with root node add_ln287_1)   --->   "%mul_ln287_2 = mul i13 %zext_ln287_1, i13 %zext_ln287" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 852 'mul' 'mul_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 853 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln301 = mul i13 %trunc_ln287, i13 %zext_ln264" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 853 'mul' 'mul_ln301' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 21> <Delay = 2.69>
ST_95 : Operation 854 [2/3] (0.99ns) (grouped into DSP with root node add_ln229_1)   --->   "%mul_ln229 = mul i32 %zext_ln229_1, i32 %conv28" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 854 'mul' 'mul_ln229' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 855 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln229_1 = mul i18 %sext_ln229, i18 %data_dim1_cast33" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 855 'mul' 'mul_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 856 [2/3] (0.99ns) (grouped into DSP with root node add_ln239_1)   --->   "%mul_ln239_1 = mul i13 %add_ln239, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 856 'mul' 'mul_ln239_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln263_1 = zext i30 %trunc_ln263_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 857 'zext' 'zext_ln263_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_95 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln263_3 = zext i8 %output_idx_dim2_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 858 'zext' 'zext_ln263_3' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_95 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln263_7 = zext i8 %output_idx_dim1_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 859 'zext' 'zext_ln263_7' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_95 : Operation 860 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln263 = add i24 %zext_ln263_5, i24 %mul_ln263_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 860 'add' 'add_ln263' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln263_8 = zext i24 %add_ln263" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 861 'zext' 'zext_ln263_8' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_95 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln263_1 = add i31 %zext_ln263_1, i31 %zext_ln263_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 862 'add' 'add_ln263_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 863 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln263_2 = add i31 %add_ln263_1, i31 %zext_ln263_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 863 'add' 'add_ln263_2' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 864 [1/1] (1.69ns) (grouped into DSP with root node add_ln264_1)   --->   "%add_ln264 = add i13 %mul_ln264, i13 %zext_ln263_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 864 'add' 'add_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 865 [3/3] (0.99ns) (grouped into DSP with root node add_ln264_1)   --->   "%mul_ln264_1 = mul i13 %add_ln264, i13 %zext_ln264_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 865 'mul' 'mul_ln264_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln271_3 = zext i8 %output_idx_dim2_load_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 866 'zext' 'zext_ln271_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_95 : Operation 867 [67/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 867 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 868 [1/1] (1.69ns) (grouped into DSP with root node add_ln287_2)   --->   "%add_ln287 = add i13 %mul_ln287, i13 %zext_ln271_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 868 'add' 'add_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 869 [3/3] (0.99ns) (grouped into DSP with root node add_ln287_2)   --->   "%mul_ln287_1 = mul i13 %add_ln287, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 869 'mul' 'mul_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 870 [2/3] (0.99ns) (grouped into DSP with root node add_ln287_1)   --->   "%mul_ln287_2 = mul i13 %zext_ln287_1, i13 %zext_ln287" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 870 'mul' 'mul_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 871 [1/1] (1.69ns) (grouped into DSP with root node add_ln301_1)   --->   "%add_ln301 = add i13 %mul_ln301, i13 %zext_ln271_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 871 'add' 'add_ln301' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 872 [3/3] (0.99ns) (grouped into DSP with root node add_ln301_1)   --->   "%mul_ln301_1 = mul i13 %add_ln301, i13 %zext_ln264_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 872 'mul' 'mul_ln301_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 22> <Delay = 2.43>
ST_96 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i8 %win_itm_x_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:223]   --->   Operation 873 'zext' 'zext_ln223_5' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_96 : Operation 874 [1/3] (0.00ns) (grouped into DSP with root node add_ln229_1)   --->   "%mul_ln229 = mul i32 %zext_ln229_1, i32 %conv28" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 874 'mul' 'mul_ln229' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 875 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln229_1 = mul i18 %sext_ln229, i18 %data_dim1_cast33" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 875 'mul' 'mul_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln229_2 = sext i18 %mul_ln229_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 876 'sext' 'sext_ln229_2' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_96 : Operation 877 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln229_1 = add i32 %sext_ln229_2, i32 %mul_ln229" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 877 'add' 'add_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 878 [1/3] (0.00ns) (grouped into DSP with root node add_ln239_1)   --->   "%mul_ln239_1 = mul i13 %add_ln239, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 878 'mul' 'mul_ln239_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 879 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln239_1 = add i13 %mul_ln239_1, i13 %zext_ln223_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 879 'add' 'add_ln239_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %add_ln263_2, i3 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 880 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_96 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln263_9 = zext i34 %shl_ln5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 881 'zext' 'zext_ln263_9' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_96 : Operation 882 [1/1] (1.14ns)   --->   "%add_ln263_3 = add i64 %zext_ln263_9, i64 %weights_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 882 'add' 'add_ln263_3' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln263_3, i32 3, i32 63" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 883 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_96 : Operation 884 [2/3] (0.99ns) (grouped into DSP with root node add_ln264_1)   --->   "%mul_ln264_1 = mul i13 %add_ln264, i13 %zext_ln264_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 884 'mul' 'mul_ln264_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln271_1 = zext i8 %output_idx_dim1_load_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:271]   --->   Operation 885 'zext' 'zext_ln271_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_96 : Operation 886 [66/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 886 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 887 [2/3] (0.99ns) (grouped into DSP with root node add_ln287_2)   --->   "%mul_ln287_1 = mul i13 %add_ln287, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 887 'mul' 'mul_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 888 [1/3] (0.00ns) (grouped into DSP with root node add_ln287_1)   --->   "%mul_ln287_2 = mul i13 %zext_ln287_1, i13 %zext_ln287" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 888 'mul' 'mul_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 889 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln287_1 = add i13 %mul_ln287_2, i13 %zext_ln271_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 889 'add' 'add_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 890 [2/3] (0.99ns) (grouped into DSP with root node add_ln301_1)   --->   "%mul_ln301_1 = mul i13 %add_ln301, i13 %zext_ln264_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 890 'mul' 'mul_ln301_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 23> <Delay = 2.43>
ST_97 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln229_3 = sext i16 %sub_ln229_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 891 'sext' 'sext_ln229_3' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_97 : Operation 892 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln229_1 = add i32 %sext_ln229_2, i32 %mul_ln229" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 892 'add' 'add_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 893 [1/1] (0.88ns)   --->   "%add_ln229_2 = add i32 %add_ln229_1, i32 %sext_ln229_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 893 'add' 'add_ln229_2' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 894 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln239_1 = add i13 %mul_ln239_1, i13 %zext_ln223_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 894 'add' 'add_ln239_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln263_6 = zext i8 %output_idx_dim1_load_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 895 'zext' 'zext_ln263_6' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_97 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i61 %trunc_ln3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 896 'sext' 'sext_ln263' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_97 : Operation 897 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i64 %gmem1, i64 %sext_ln263" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 897 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_97 : Operation 898 [70/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 898 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 899 [1/3] (0.00ns) (grouped into DSP with root node add_ln264_1)   --->   "%mul_ln264_1 = mul i13 %add_ln264, i13 %zext_ln264_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 899 'mul' 'mul_ln264_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 900 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln264_1 = add i13 %mul_ln264_1, i13 %zext_ln263_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 900 'add' 'add_ln264_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 901 [65/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 901 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 902 [1/3] (0.00ns) (grouped into DSP with root node add_ln287_2)   --->   "%mul_ln287_1 = mul i13 %add_ln287, i13 %win_size_x_cast61" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 902 'mul' 'mul_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 903 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln287_1 = add i13 %mul_ln287_2, i13 %zext_ln271_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 903 'add' 'add_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 904 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln287_2 = add i13 %add_ln287_1, i13 %mul_ln287_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 904 'add' 'add_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 905 [1/3] (0.00ns) (grouped into DSP with root node add_ln301_1)   --->   "%mul_ln301_1 = mul i13 %add_ln301, i13 %zext_ln264_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 905 'mul' 'mul_ln301_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 906 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln301_1 = add i13 %mul_ln301_1, i13 %zext_ln271_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 906 'add' 'add_ln301_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 24> <Delay = 2.43>
ST_98 : Operation 907 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln229_2, i2 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 907 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_98 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln229_4 = sext i34 %shl_ln3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 908 'sext' 'sext_ln229_4' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_98 : Operation 909 [1/1] (1.14ns)   --->   "%add_ln229_3 = add i64 %sext_ln229_4, i64 %bottom_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 909 'add' 'add_ln229_3' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln229_3, i32 2, i32 63" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 910 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_98 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln229_1 = sext i62 %trunc_ln1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 911 'sext' 'sext_ln229_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_98 : Operation 912 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln229_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 912 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_98 : Operation 913 [69/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 913 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 914 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln264_1 = add i13 %mul_ln264_1, i13 %zext_ln263_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 914 'add' 'add_ln264_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 915 [64/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 915 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 916 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln287_2 = add i13 %add_ln287_1, i13 %mul_ln287_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 916 'add' 'add_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 917 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln301_1 = add i13 %mul_ln301_1, i13 %zext_ln271_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 917 'add' 'add_ln301_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 25> <Delay = 2.43>
ST_99 : Operation 918 [70/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 918 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 919 [68/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 919 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 920 [63/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 920 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 26> <Delay = 2.43>
ST_100 : Operation 921 [69/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 921 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 922 [67/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 922 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 923 [62/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 923 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 27> <Delay = 2.43>
ST_101 : Operation 924 [68/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 924 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 925 [66/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 925 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 926 [61/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 926 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 28> <Delay = 2.43>
ST_102 : Operation 927 [67/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 927 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 928 [65/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 928 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 929 [60/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 929 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 29> <Delay = 2.43>
ST_103 : Operation 930 [66/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 930 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 931 [64/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 931 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 932 [59/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 932 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 30> <Delay = 2.43>
ST_104 : Operation 933 [65/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 933 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 934 [63/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 934 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 935 [58/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 935 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 31> <Delay = 2.43>
ST_105 : Operation 936 [64/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 936 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 937 [62/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 937 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 938 [57/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 938 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 32> <Delay = 2.43>
ST_106 : Operation 939 [63/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 939 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 940 [61/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 940 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 941 [56/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 941 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 33> <Delay = 2.43>
ST_107 : Operation 942 [62/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 942 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 943 [60/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 943 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 944 [55/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 944 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 34> <Delay = 2.43>
ST_108 : Operation 945 [61/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 945 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 946 [59/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 946 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 947 [54/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 947 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 35> <Delay = 2.43>
ST_109 : Operation 948 [60/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 948 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 949 [58/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 949 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 950 [53/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 950 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 36> <Delay = 2.43>
ST_110 : Operation 951 [59/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 951 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 952 [57/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 952 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 953 [52/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 953 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 37> <Delay = 2.43>
ST_111 : Operation 954 [58/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 954 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 955 [56/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 955 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 956 [51/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 956 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 38> <Delay = 2.43>
ST_112 : Operation 957 [57/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 957 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 958 [55/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 958 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 959 [50/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 959 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 39> <Delay = 2.43>
ST_113 : Operation 960 [56/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 960 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 961 [54/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 961 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 962 [49/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 962 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 40> <Delay = 2.43>
ST_114 : Operation 963 [55/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 963 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 964 [53/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 964 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 965 [48/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 965 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 41> <Delay = 2.43>
ST_115 : Operation 966 [54/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 966 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 967 [52/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 967 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 968 [47/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 968 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 42> <Delay = 2.43>
ST_116 : Operation 969 [53/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 969 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 970 [51/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 970 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 971 [46/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 971 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 43> <Delay = 2.43>
ST_117 : Operation 972 [52/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 972 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 973 [50/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 973 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 974 [45/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 974 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 44> <Delay = 2.43>
ST_118 : Operation 975 [51/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 975 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 976 [49/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 976 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 977 [44/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 977 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 45> <Delay = 2.43>
ST_119 : Operation 978 [50/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 978 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 979 [48/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 979 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 980 [43/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 980 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 46> <Delay = 2.43>
ST_120 : Operation 981 [49/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 981 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 982 [47/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 982 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 983 [42/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 983 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 47> <Delay = 2.43>
ST_121 : Operation 984 [48/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 984 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 985 [46/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 985 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 986 [41/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 986 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 48> <Delay = 2.43>
ST_122 : Operation 987 [47/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 987 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 988 [45/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 988 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 989 [40/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 989 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 49> <Delay = 2.43>
ST_123 : Operation 990 [46/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 990 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 991 [44/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 991 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 992 [39/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 992 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 50> <Delay = 2.43>
ST_124 : Operation 993 [45/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 993 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 994 [43/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 994 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 995 [38/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 995 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 51> <Delay = 2.43>
ST_125 : Operation 996 [44/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 996 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 997 [42/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 997 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 998 [37/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 998 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 52> <Delay = 2.43>
ST_126 : Operation 999 [43/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 999 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1000 [41/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1000 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 1001 [36/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1001 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 53> <Delay = 2.43>
ST_127 : Operation 1002 [42/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1002 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1003 [40/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1003 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 1004 [35/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1004 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 54> <Delay = 2.43>
ST_128 : Operation 1005 [41/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1005 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1006 [39/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1006 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1007 [34/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1007 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 55> <Delay = 2.43>
ST_129 : Operation 1008 [40/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1008 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1009 [38/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1009 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1010 [33/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1010 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 56> <Delay = 2.43>
ST_130 : Operation 1011 [39/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1011 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1012 [37/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1012 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 1013 [32/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1013 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 57> <Delay = 2.43>
ST_131 : Operation 1014 [38/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1014 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1015 [36/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1015 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 1016 [31/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1016 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 58> <Delay = 2.43>
ST_132 : Operation 1017 [37/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1017 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1018 [35/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1018 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 1019 [30/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1019 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 59> <Delay = 2.43>
ST_133 : Operation 1020 [36/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1020 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1021 [34/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1021 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1022 [29/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1022 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 60> <Delay = 2.43>
ST_134 : Operation 1023 [35/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1023 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1024 [33/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1024 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 1025 [28/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1025 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 61> <Delay = 2.43>
ST_135 : Operation 1026 [34/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1026 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1027 [32/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1027 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 1028 [27/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1028 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 62> <Delay = 2.43>
ST_136 : Operation 1029 [33/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1029 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1030 [31/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1030 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 1031 [26/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1031 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 63> <Delay = 2.43>
ST_137 : Operation 1032 [32/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1032 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1033 [30/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1033 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1034 [25/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1034 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 64> <Delay = 2.43>
ST_138 : Operation 1035 [31/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1035 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1036 [29/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1036 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 1037 [24/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1037 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 65> <Delay = 2.43>
ST_139 : Operation 1038 [30/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1038 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1039 [28/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1039 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 1040 [23/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1040 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 66> <Delay = 2.43>
ST_140 : Operation 1041 [29/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1041 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1042 [27/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1042 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1043 [22/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1043 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 67> <Delay = 2.43>
ST_141 : Operation 1044 [28/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1044 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1045 [26/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1045 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 1046 [21/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1046 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 68> <Delay = 2.43>
ST_142 : Operation 1047 [27/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1047 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1048 [25/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1048 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 1049 [20/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1049 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 69> <Delay = 2.43>
ST_143 : Operation 1050 [26/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1050 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1051 [24/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1051 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 1052 [19/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1052 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 70> <Delay = 2.43>
ST_144 : Operation 1053 [25/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1053 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1054 [23/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1054 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 1055 [18/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1055 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 71> <Delay = 2.43>
ST_145 : Operation 1056 [24/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1056 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1057 [22/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1057 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1058 [17/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1058 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 72> <Delay = 2.43>
ST_146 : Operation 1059 [23/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1059 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1060 [21/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1060 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1061 [16/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1061 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 73> <Delay = 2.43>
ST_147 : Operation 1062 [22/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1062 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1063 [20/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1063 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 1064 [15/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1064 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 74> <Delay = 2.43>
ST_148 : Operation 1065 [21/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1065 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1066 [19/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1066 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 1067 [14/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1067 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 75> <Delay = 2.43>
ST_149 : Operation 1068 [20/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1068 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1069 [18/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1069 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 1070 [13/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1070 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 76> <Delay = 2.43>
ST_150 : Operation 1071 [19/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1071 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1072 [17/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1072 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 1073 [12/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1073 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 77> <Delay = 2.43>
ST_151 : Operation 1074 [18/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1074 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1075 [16/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1075 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 1076 [11/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1076 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 78> <Delay = 2.43>
ST_152 : Operation 1077 [17/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1077 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1078 [15/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1078 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 1079 [10/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1079 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 79> <Delay = 2.43>
ST_153 : Operation 1080 [16/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1080 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1081 [14/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1081 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 1082 [9/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1082 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 80> <Delay = 2.43>
ST_154 : Operation 1083 [15/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1083 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1084 [13/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1084 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1085 [8/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1085 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 81> <Delay = 2.43>
ST_155 : Operation 1086 [14/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1086 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1087 [12/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1087 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 1088 [7/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1088 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 82> <Delay = 2.43>
ST_156 : Operation 1089 [13/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1089 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 1090 [11/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1090 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 1091 [6/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1091 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 83> <Delay = 2.43>
ST_157 : Operation 1092 [12/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1092 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 1093 [10/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1093 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 1094 [5/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1094 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 84> <Delay = 2.43>
ST_158 : Operation 1095 [11/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1095 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 1096 [9/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1096 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 1097 [4/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1097 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 85> <Delay = 2.43>
ST_159 : Operation 1098 [10/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1098 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 1099 [8/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1099 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 1100 [3/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1100 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 86> <Delay = 2.43>
ST_160 : Operation 1101 [9/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1101 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 1102 [7/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1102 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 1103 [2/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1103 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 87> <Delay = 2.43>
ST_161 : Operation 1104 [8/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1104 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 1105 [6/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1105 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 1106 [1/70] (2.43ns)   --->   "%p_Result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem2_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1106 'readreq' 'p_Result_req' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 88> <Delay = 2.43>
ST_162 : Operation 1107 [7/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1107 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 1108 [5/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1108 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 1109 [1/1] (2.43ns)   --->   "%p_Result_s = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem2_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273]   --->   Operation 1109 'read' 'p_Result_s' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 1110 [1/1] (0.00ns)   --->   "%store_ln278 = store i16 %p_Result_s, i16 %p_Val2_s" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:278]   --->   Operation 1110 'store' 'store_ln278' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>
ST_162 : Operation 1111 [1/1] (0.00ns)   --->   "%br_ln278 = br void %._crit_edge15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:278]   --->   Operation 1111 'br' 'br_ln278' <Predicate = (!icmp_ln185 & icmp_ln262 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>

State 163 <SV = 89> <Delay = 2.43>
ST_163 : Operation 1112 [6/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1112 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 1113 [4/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1113 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 1114 [1/1] (0.00ns)   --->   "%bias_out_tmp_data_V_1 = load i16 %p_Val2_s"   --->   Operation 1114 'load' 'bias_out_tmp_data_V_1' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>
ST_163 : Operation 1115 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %bias_out_V_data_V, i2 %bias_out_V_keep_V, i2 %bias_out_V_strb_V, i1 %bias_out_V_last_V, i16 %bias_out_tmp_data_V_1, i2 0, i2 0, i1 0"   --->   Operation 1115 'write' 'write_ln304' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln271)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 164 <SV = 90> <Delay = 2.43>
ST_164 : Operation 1116 [5/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1116 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 1117 [3/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1117 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 1118 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %bias_out_V_data_V, i2 %bias_out_V_keep_V, i2 %bias_out_V_strb_V, i1 %bias_out_V_last_V, i16 %bias_out_tmp_data_V_1, i2 0, i2 0, i1 0"   --->   Operation 1118 'write' 'write_ln304' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln271)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_164 : Operation 1119 [1/1] (0.00ns)   --->   "%br_ln284 = br void %._crit_edge14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:284]   --->   Operation 1119 'br' 'br_ln284' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln271)> <Delay = 0.00>

State 165 <SV = 91> <Delay = 2.43>
ST_165 : Operation 1120 [4/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1120 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 1121 [2/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1121 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 92> <Delay = 2.43>
ST_166 : Operation 1122 [3/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1122 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 1123 [1/70] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1123 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 93> <Delay = 2.43>
ST_167 : Operation 1124 [2/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1124 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 1125 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem1_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:263]   --->   Operation 1125 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln264_8 = trunc i64 %gmem1_addr_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1126 'trunc' 'trunc_ln264_8' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_167 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln264_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 8, i32 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1127 'partselect' 'trunc_ln264_1' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_167 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln264_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 16, i32 23" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1128 'partselect' 'trunc_ln264_2' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_167 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln264_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 24, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1129 'partselect' 'trunc_ln264_3' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_167 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln264_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 32, i32 39" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1130 'partselect' 'trunc_ln264_4' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_167 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln264_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 40, i32 47" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1131 'partselect' 'trunc_ln264_5' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_167 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln264_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 48, i32 55" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1132 'partselect' 'trunc_ln264_6' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_167 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln264_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %gmem1_addr_read, i32 56, i32 63" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1133 'partselect' 'trunc_ln264_7' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>

State 168 <SV = 94> <Delay = 2.43>
ST_168 : Operation 1134 [1/70] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1134 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln264_2 = zext i13 %add_ln264_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1135 'zext' 'zext_ln264_2' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1136 [1/1] (0.00ns)   --->   "%weight_buffer_0_0_lane_data_addr = getelementptr i8 %weight_buffer_0_0_lane_data, i64 0, i64 %zext_ln264_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1136 'getelementptr' 'weight_buffer_0_0_lane_data_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1137 [1/1] (1.24ns)   --->   "%store_ln264 = store i8 %trunc_ln264_8, i13 %weight_buffer_0_0_lane_data_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1137 'store' 'store_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_168 : Operation 1138 [1/1] (0.00ns)   --->   "%weight_buffer_0_1_lane_data_addr = getelementptr i8 %weight_buffer_0_1_lane_data, i64 0, i64 %zext_ln264_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1138 'getelementptr' 'weight_buffer_0_1_lane_data_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1139 [1/1] (1.24ns)   --->   "%store_ln264 = store i8 %trunc_ln264_1, i13 %weight_buffer_0_1_lane_data_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1139 'store' 'store_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_168 : Operation 1140 [1/1] (0.00ns)   --->   "%weight_buffer_0_2_lane_data_addr = getelementptr i8 %weight_buffer_0_2_lane_data, i64 0, i64 %zext_ln264_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1140 'getelementptr' 'weight_buffer_0_2_lane_data_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1141 [1/1] (1.24ns)   --->   "%store_ln264 = store i8 %trunc_ln264_2, i13 %weight_buffer_0_2_lane_data_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1141 'store' 'store_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_168 : Operation 1142 [1/1] (0.00ns)   --->   "%weight_buffer_0_3_lane_data_addr = getelementptr i8 %weight_buffer_0_3_lane_data, i64 0, i64 %zext_ln264_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1142 'getelementptr' 'weight_buffer_0_3_lane_data_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1143 [1/1] (1.24ns)   --->   "%store_ln264 = store i8 %trunc_ln264_3, i13 %weight_buffer_0_3_lane_data_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1143 'store' 'store_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_168 : Operation 1144 [1/1] (0.00ns)   --->   "%weight_buffer_1_0_lane_data_addr = getelementptr i8 %weight_buffer_1_0_lane_data, i64 0, i64 %zext_ln264_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1144 'getelementptr' 'weight_buffer_1_0_lane_data_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1145 [1/1] (1.24ns)   --->   "%store_ln264 = store i8 %trunc_ln264_4, i13 %weight_buffer_1_0_lane_data_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1145 'store' 'store_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_168 : Operation 1146 [1/1] (0.00ns)   --->   "%weight_buffer_1_1_lane_data_addr = getelementptr i8 %weight_buffer_1_1_lane_data, i64 0, i64 %zext_ln264_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1146 'getelementptr' 'weight_buffer_1_1_lane_data_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1147 [1/1] (1.24ns)   --->   "%store_ln264 = store i8 %trunc_ln264_5, i13 %weight_buffer_1_1_lane_data_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1147 'store' 'store_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_168 : Operation 1148 [1/1] (0.00ns)   --->   "%weight_buffer_1_2_lane_data_addr = getelementptr i8 %weight_buffer_1_2_lane_data, i64 0, i64 %zext_ln264_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1148 'getelementptr' 'weight_buffer_1_2_lane_data_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1149 [1/1] (1.24ns)   --->   "%store_ln264 = store i8 %trunc_ln264_6, i13 %weight_buffer_1_2_lane_data_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1149 'store' 'store_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_168 : Operation 1150 [1/1] (0.00ns)   --->   "%weight_buffer_1_3_lane_data_addr = getelementptr i8 %weight_buffer_1_3_lane_data, i64 0, i64 %zext_ln264_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1150 'getelementptr' 'weight_buffer_1_3_lane_data_addr' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>
ST_168 : Operation 1151 [1/1] (1.24ns)   --->   "%store_ln264 = store i8 %trunc_ln264_7, i13 %weight_buffer_1_3_lane_data_addr" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:264]   --->   Operation 1151 'store' 'store_ln264' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_168 : Operation 1152 [1/1] (0.00ns)   --->   "%br_ln265 = br void %._crit_edge12" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:265]   --->   Operation 1152 'br' 'br_ln265' <Predicate = (!icmp_ln185 & icmp_ln262)> <Delay = 0.00>

State 169 <SV = 95> <Delay = 2.43>
ST_169 : Operation 1153 [1/1] (2.43ns)   --->   "%gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1153 'read' 'gmem0_addr_1_read' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 1154 [1/1] (0.00ns)   --->   "%data_vec_8 = trunc i32 %gmem0_addr_1_read" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1154 'trunc' 'data_vec_8' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_169 : Operation 1155 [1/1] (0.00ns)   --->   "%data_vec_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_1_read, i32 8, i32 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1155 'partselect' 'data_vec_9' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_169 : Operation 1156 [1/1] (0.00ns)   --->   "%data_vec_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_1_read, i32 16, i32 23" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1156 'partselect' 'data_vec_10' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_169 : Operation 1157 [1/1] (0.00ns)   --->   "%data_vec_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem0_addr_1_read, i32 24, i32 31" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229]   --->   Operation 1157 'partselect' 'data_vec_11' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.00>
ST_169 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i13 %add_ln301_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1158 'zext' 'zext_ln301' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1159 [1/1] (0.00ns)   --->   "%weight_buffer_0_0_lane_data_addr_1 = getelementptr i8 %weight_buffer_0_0_lane_data, i64 0, i64 %zext_ln301" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1159 'getelementptr' 'weight_buffer_0_0_lane_data_addr_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1160 [2/2] (1.24ns)   --->   "%weight_ch_vec = load i13 %weight_buffer_0_0_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1160 'load' 'weight_ch_vec' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_169 : Operation 1161 [1/1] (0.00ns)   --->   "%weight_buffer_0_1_lane_data_addr_1 = getelementptr i8 %weight_buffer_0_1_lane_data, i64 0, i64 %zext_ln301" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1161 'getelementptr' 'weight_buffer_0_1_lane_data_addr_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1162 [2/2] (1.24ns)   --->   "%weight_ch_vec_1 = load i13 %weight_buffer_0_1_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1162 'load' 'weight_ch_vec_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_169 : Operation 1163 [1/1] (0.00ns)   --->   "%weight_buffer_0_2_lane_data_addr_1 = getelementptr i8 %weight_buffer_0_2_lane_data, i64 0, i64 %zext_ln301" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1163 'getelementptr' 'weight_buffer_0_2_lane_data_addr_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1164 [2/2] (1.24ns)   --->   "%weight_ch_vec_2 = load i13 %weight_buffer_0_2_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1164 'load' 'weight_ch_vec_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_169 : Operation 1165 [1/1] (0.00ns)   --->   "%weight_buffer_0_3_lane_data_addr_1 = getelementptr i8 %weight_buffer_0_3_lane_data, i64 0, i64 %zext_ln301" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1165 'getelementptr' 'weight_buffer_0_3_lane_data_addr_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1166 [2/2] (1.24ns)   --->   "%weight_ch_vec_3 = load i13 %weight_buffer_0_3_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1166 'load' 'weight_ch_vec_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_169 : Operation 1167 [1/1] (0.00ns)   --->   "%weight_buffer_1_0_lane_data_addr_1 = getelementptr i8 %weight_buffer_1_0_lane_data, i64 0, i64 %zext_ln301" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1167 'getelementptr' 'weight_buffer_1_0_lane_data_addr_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1168 [2/2] (1.24ns)   --->   "%weight_ch_vec_4 = load i13 %weight_buffer_1_0_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1168 'load' 'weight_ch_vec_4' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_169 : Operation 1169 [1/1] (0.00ns)   --->   "%weight_buffer_1_1_lane_data_addr_1 = getelementptr i8 %weight_buffer_1_1_lane_data, i64 0, i64 %zext_ln301" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1169 'getelementptr' 'weight_buffer_1_1_lane_data_addr_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1170 [2/2] (1.24ns)   --->   "%weight_ch_vec_5 = load i13 %weight_buffer_1_1_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1170 'load' 'weight_ch_vec_5' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_169 : Operation 1171 [1/1] (0.00ns)   --->   "%weight_buffer_1_2_lane_data_addr_1 = getelementptr i8 %weight_buffer_1_2_lane_data, i64 0, i64 %zext_ln301" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1171 'getelementptr' 'weight_buffer_1_2_lane_data_addr_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1172 [2/2] (1.24ns)   --->   "%weight_ch_vec_6 = load i13 %weight_buffer_1_2_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1172 'load' 'weight_ch_vec_6' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_169 : Operation 1173 [1/1] (0.00ns)   --->   "%weight_buffer_1_3_lane_data_addr_1 = getelementptr i8 %weight_buffer_1_3_lane_data, i64 0, i64 %zext_ln301" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1173 'getelementptr' 'weight_buffer_1_3_lane_data_addr_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_169 : Operation 1174 [2/2] (1.24ns)   --->   "%weight_ch_vec_7 = load i13 %weight_buffer_1_3_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1174 'load' 'weight_ch_vec_7' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>

State 170 <SV = 96> <Delay = 1.71>
ST_170 : Operation 1175 [1/1] (0.00ns)   --->   "%out_idx_xyz = phi i32 0, void %._crit_edge311.loopexit_ifconv, i32 %out_idx_xyz_2, void %._crit_edge13_ifconv"   --->   Operation 1175 'phi' 'out_idx_xyz' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1176 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1177 [1/1] (0.00ns)   --->   "%flag_load = load i8 %flag" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 1177 'load' 'flag_load' <Predicate = (!icmp_ln185 & !icmp_ln192)> <Delay = 0.00>
ST_170 : Operation 1178 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:93]   --->   Operation 1178 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_170 : Operation 1179 [1/1] (0.00ns)   --->   "%flag_1 = trunc i32 %out_idx_xyz" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:201]   --->   Operation 1179 'trunc' 'flag_1' <Predicate = (!icmp_ln185 & icmp_ln192)> <Delay = 0.00>
ST_170 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i1 %flag_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:111]   --->   Operation 1180 'zext' 'zext_ln111' <Predicate = (!icmp_ln185 & icmp_ln192)> <Delay = 0.00>
ST_170 : Operation 1181 [1/1] (0.30ns)   --->   "%flag_2 = select i1 %icmp_ln192, i8 %zext_ln111, i8 %flag_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 1181 'select' 'flag_2' <Predicate = (!icmp_ln185)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 1182 [1/1] (0.00ns)   --->   "%store_ln221 = store i8 %flag_2, i8 %flag" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:221]   --->   Operation 1182 'store' 'store_ln221' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_170 : Operation 1183 [1/1] (0.38ns)   --->   "%br_ln230 = br void %._crit_edge11" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:230]   --->   Operation 1183 'br' 'br_ln230' <Predicate = (!icmp_ln185 & icmp_ln221 & and_ln228_2)> <Delay = 0.38>
ST_170 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i8 %flag_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1184 'trunc' 'trunc_ln239' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_170 : Operation 1185 [1/1] (0.12ns)   --->   "%xor_ln239 = xor i1 %trunc_ln239, i1 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1185 'xor' 'xor_ln239' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1186 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln239, i3 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1186 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_170 : Operation 1187 [1/1] (0.00ns)   --->   "%empty_53 = or i4 %shl_ln4, i4 7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1187 'or' 'empty_53' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_170 : Operation 1188 [1/1] (0.65ns)   --->   "%icmp_ln239 = icmp_ugt  i4 %shl_ln4, i4 %empty_53" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1188 'icmp' 'icmp_ln239' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln239_7 = zext i1 %xor_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1189 'zext' 'zext_ln239_7' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.00>
ST_170 : Operation 1190 [1/1] (0.48ns)   --->   "%shl_ln239_2 = shl i2 1, i2 %zext_ln239_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1190 'shl' 'shl_ln239_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.48> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1191 [1/1] (0.65ns)   --->   "%icmp_ln239_1 = icmp_ugt  i4 %shl_ln4, i4 %empty_53" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1191 'icmp' 'icmp_ln239_1' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1192 [1/1] (0.65ns)   --->   "%icmp_ln239_2 = icmp_ugt  i4 %shl_ln4, i4 %empty_53" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1192 'icmp' 'icmp_ln239_2' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1193 [1/1] (0.65ns)   --->   "%icmp_ln239_3 = icmp_ugt  i4 %shl_ln4, i4 %empty_53" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1193 'icmp' 'icmp_ln239_3' <Predicate = (!icmp_ln185 & icmp_ln221)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1194 [1/1] (0.00ns)   --->   "%empty_57 = trunc i8 %flag_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 1194 'trunc' 'empty_57' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_57, i3 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 1195 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1196 [1/1] (0.00ns)   --->   "%empty_58 = or i4 %tmp_7, i4 7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192]   --->   Operation 1196 'or' 'empty_58' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1197 [1/1] (0.65ns)   --->   "%icmp_ln287 = icmp_ugt  i4 %tmp_7, i4 %empty_58" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1197 'icmp' 'icmp_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln287_3 = zext i4 %tmp_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1198 'zext' 'zext_ln287_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln287_4 = zext i4 %empty_58" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1199 'zext' 'zext_ln287_4' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1200 [1/1] (0.70ns)   --->   "%sub_ln287 = sub i5 %zext_ln287_3, i5 %zext_ln287_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1200 'sub' 'sub_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1201 [1/1] (0.70ns)   --->   "%sub_ln287_1 = sub i5 %zext_ln287_4, i5 %zext_ln287_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1201 'sub' 'sub_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node sub_ln287_2)   --->   "%select_ln287 = select i1 %icmp_ln287, i5 %sub_ln287, i5 %sub_ln287_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1202 'select' 'select_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 1203 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln287_2 = sub i5 15, i5 %select_ln287" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1203 'sub' 'sub_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1204 [1/1] (0.65ns)   --->   "%icmp_ln287_1 = icmp_ugt  i4 %tmp_7, i4 %empty_58" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1204 'icmp' 'icmp_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln287_7 = zext i4 %tmp_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1205 'zext' 'zext_ln287_7' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln287_8 = zext i4 %empty_58" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1206 'zext' 'zext_ln287_8' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1207 [1/1] (0.70ns)   --->   "%sub_ln287_3 = sub i5 %zext_ln287_7, i5 %zext_ln287_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1207 'sub' 'sub_ln287_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1208 [1/1] (0.70ns)   --->   "%sub_ln287_4 = sub i5 %zext_ln287_8, i5 %zext_ln287_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1208 'sub' 'sub_ln287_4' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node sub_ln287_5)   --->   "%select_ln287_3 = select i1 %icmp_ln287_1, i5 %sub_ln287_3, i5 %sub_ln287_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1209 'select' 'select_ln287_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 1210 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln287_5 = sub i5 15, i5 %select_ln287_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1210 'sub' 'sub_ln287_5' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1211 [1/1] (0.65ns)   --->   "%icmp_ln287_2 = icmp_ugt  i4 %tmp_7, i4 %empty_58" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1211 'icmp' 'icmp_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln287_11 = zext i4 %tmp_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1212 'zext' 'zext_ln287_11' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln287_12 = zext i4 %empty_58" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1213 'zext' 'zext_ln287_12' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1214 [1/1] (0.70ns)   --->   "%sub_ln287_6 = sub i5 %zext_ln287_11, i5 %zext_ln287_12" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1214 'sub' 'sub_ln287_6' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1215 [1/1] (0.70ns)   --->   "%sub_ln287_7 = sub i5 %zext_ln287_12, i5 %zext_ln287_11" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1215 'sub' 'sub_ln287_7' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node sub_ln287_8)   --->   "%select_ln287_6 = select i1 %icmp_ln287_2, i5 %sub_ln287_6, i5 %sub_ln287_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1216 'select' 'select_ln287_6' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 1217 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln287_8 = sub i5 15, i5 %select_ln287_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1217 'sub' 'sub_ln287_8' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1218 [1/1] (0.65ns)   --->   "%icmp_ln287_3 = icmp_ugt  i4 %tmp_7, i4 %empty_58" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1218 'icmp' 'icmp_ln287_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln287_15 = zext i4 %tmp_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1219 'zext' 'zext_ln287_15' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln287_16 = zext i4 %empty_58" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1220 'zext' 'zext_ln287_16' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_170 : Operation 1221 [1/1] (0.70ns)   --->   "%sub_ln287_9 = sub i5 %zext_ln287_15, i5 %zext_ln287_16" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1221 'sub' 'sub_ln287_9' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1222 [1/1] (0.70ns)   --->   "%sub_ln287_10 = sub i5 %zext_ln287_16, i5 %zext_ln287_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1222 'sub' 'sub_ln287_10' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node sub_ln287_11)   --->   "%select_ln287_9 = select i1 %icmp_ln287_3, i5 %sub_ln287_9, i5 %sub_ln287_10" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1223 'select' 'select_ln287_9' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 1224 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln287_11 = sub i5 15, i5 %select_ln287_9" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1224 'sub' 'sub_ln287_11' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1225 [1/2] (1.24ns)   --->   "%weight_ch_vec = load i13 %weight_buffer_0_0_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1225 'load' 'weight_ch_vec' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_170 : Operation 1226 [1/2] (1.24ns)   --->   "%weight_ch_vec_1 = load i13 %weight_buffer_0_1_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1226 'load' 'weight_ch_vec_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_170 : Operation 1227 [1/2] (1.24ns)   --->   "%weight_ch_vec_2 = load i13 %weight_buffer_0_2_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1227 'load' 'weight_ch_vec_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_170 : Operation 1228 [1/2] (1.24ns)   --->   "%weight_ch_vec_3 = load i13 %weight_buffer_0_3_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1228 'load' 'weight_ch_vec_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_170 : Operation 1229 [1/2] (1.24ns)   --->   "%weight_ch_vec_4 = load i13 %weight_buffer_1_0_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1229 'load' 'weight_ch_vec_4' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_170 : Operation 1230 [1/2] (1.24ns)   --->   "%weight_ch_vec_5 = load i13 %weight_buffer_1_1_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1230 'load' 'weight_ch_vec_5' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_170 : Operation 1231 [1/2] (1.24ns)   --->   "%weight_ch_vec_6 = load i13 %weight_buffer_1_2_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1231 'load' 'weight_ch_vec_6' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_170 : Operation 1232 [1/2] (1.24ns)   --->   "%weight_ch_vec_7 = load i13 %weight_buffer_1_3_lane_data_addr_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:301]   --->   Operation 1232 'load' 'weight_ch_vec_7' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6272> <RAM>
ST_170 : Operation 1233 [1/1] (0.88ns)   --->   "%out_idx_xyz_1 = add i32 %out_idx_xyz, i32 1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:350]   --->   Operation 1233 'add' 'out_idx_xyz_1' <Predicate = (!icmp_ln185 & icmp_ln348)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1234 [1/1] (0.22ns)   --->   "%out_idx_xyz_2 = select i1 %icmp_ln348, i32 %out_idx_xyz_1, i32 %out_idx_xyz" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348]   --->   Operation 1234 'select' 'out_idx_xyz_2' <Predicate = (!icmp_ln185)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 1235 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1235 'br' 'br_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 171 <SV = 97> <Delay = 2.24>
ST_171 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_3)   --->   "%data_vec_15 = phi i8 %data_vec_9, void, i8 0, void"   --->   Operation 1236 'phi' 'data_vec_15' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239)   --->   "%data_vec_14 = phi i8 %data_vec_8, void, i8 0, void"   --->   Operation 1237 'phi' 'data_vec_14' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_5)   --->   "%data_vec_13 = phi i8 %data_vec_10, void, i8 0, void"   --->   Operation 1238 'phi' 'data_vec_13' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_7)   --->   "%data_vec_12 = phi i8 %data_vec_11, void, i8 0, void"   --->   Operation 1239 'phi' 'data_vec_12' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i13 %add_ln239_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1240 'zext' 'zext_ln239' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1241 [1/1] (0.00ns)   --->   "%win_buffer_0_data_addr_1 = getelementptr i16 %win_buffer_0_data, i64 0, i64 %zext_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1241 'getelementptr' 'win_buffer_0_data_addr_1' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln239_1 = zext i4 %shl_ln4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1242 'zext' 'zext_ln239_1' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln239_2 = zext i4 %empty_53" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1243 'zext' 'zext_ln239_2' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239)   --->   "%zext_ln239_3 = zext i8 %data_vec_14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1244 'zext' 'zext_ln239_3' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239)   --->   "%xor_ln239_1 = xor i5 %zext_ln239_1, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1245 'xor' 'xor_ln239_1' <Predicate = (icmp_ln221 & icmp_ln239)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node and_ln239)   --->   "%select_ln239 = select i1 %icmp_ln239, i5 %zext_ln239_1, i5 %zext_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1246 'select' 'select_ln239' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node and_ln239)   --->   "%select_ln239_1 = select i1 %icmp_ln239, i5 %zext_ln239_2, i5 %zext_ln239_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1247 'select' 'select_ln239_1' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239)   --->   "%select_ln239_2 = select i1 %icmp_ln239, i5 %xor_ln239_1, i5 %zext_ln239_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1248 'select' 'select_ln239_2' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node and_ln239)   --->   "%xor_ln239_2 = xor i5 %select_ln239, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1249 'xor' 'xor_ln239_2' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239)   --->   "%zext_ln239_4 = zext i5 %select_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1250 'zext' 'zext_ln239_4' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node and_ln239)   --->   "%zext_ln239_5 = zext i5 %select_ln239_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1251 'zext' 'zext_ln239_5' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node and_ln239)   --->   "%zext_ln239_6 = zext i5 %xor_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1252 'zext' 'zext_ln239_6' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1253 [1/1] (0.70ns) (out node of the LUT)   --->   "%shl_ln239 = shl i16 %zext_ln239_3, i16 %zext_ln239_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1253 'shl' 'shl_ln239' <Predicate = (icmp_ln221)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_1)   --->   "%tmp = partselect i16 @llvm.part.select.i16, i16 %shl_ln239, i32 15, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1254 'partselect' 'tmp' <Predicate = (icmp_ln221 & icmp_ln239)> <Delay = 0.00>
ST_171 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_1)   --->   "%select_ln239_3 = select i1 %icmp_ln239, i16 %tmp, i16 %shl_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1255 'select' 'select_ln239_3' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node and_ln239)   --->   "%shl_ln239_1 = shl i16 65535, i16 %zext_ln239_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1256 'shl' 'shl_ln239_1' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln239)   --->   "%lshr_ln239 = lshr i16 65535, i16 %zext_ln239_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1257 'lshr' 'lshr_ln239' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1258 [1/1] (0.59ns) (out node of the LUT)   --->   "%and_ln239 = and i16 %shl_ln239_1, i16 %lshr_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1258 'and' 'and_ln239' <Predicate = (icmp_ln221)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1259 [1/1] (0.29ns) (out node of the LUT)   --->   "%and_ln239_1 = and i16 %select_ln239_3, i16 %and_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1259 'and' 'and_ln239_1' <Predicate = (icmp_ln221)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1260 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln239 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_0_data" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1260 'specbramwithbyteenable' 'specbramwithbyteenable_ln239' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1261 [1/1] (1.24ns)   --->   "%store_ln239 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_0_data_addr_1, i16 %and_ln239_1, i2 %shl_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1261 'store' 'store_ln239' <Predicate = (icmp_ln221)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_171 : Operation 1262 [1/1] (0.00ns)   --->   "%win_buffer_1_data_addr_1 = getelementptr i16 %win_buffer_1_data, i64 0, i64 %zext_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1262 'getelementptr' 'win_buffer_1_data_addr_1' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln239_8 = zext i4 %shl_ln4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1263 'zext' 'zext_ln239_8' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln239_9 = zext i4 %empty_53" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1264 'zext' 'zext_ln239_9' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_3)   --->   "%zext_ln239_10 = zext i8 %data_vec_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1265 'zext' 'zext_ln239_10' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_3)   --->   "%xor_ln239_3 = xor i5 %zext_ln239_8, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1266 'xor' 'xor_ln239_3' <Predicate = (icmp_ln221 & icmp_ln239_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_2)   --->   "%select_ln239_4 = select i1 %icmp_ln239_1, i5 %zext_ln239_8, i5 %zext_ln239_9" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1267 'select' 'select_ln239_4' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_2)   --->   "%select_ln239_5 = select i1 %icmp_ln239_1, i5 %zext_ln239_9, i5 %zext_ln239_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1268 'select' 'select_ln239_5' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_3)   --->   "%select_ln239_6 = select i1 %icmp_ln239_1, i5 %xor_ln239_3, i5 %zext_ln239_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1269 'select' 'select_ln239_6' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_2)   --->   "%xor_ln239_4 = xor i5 %select_ln239_4, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1270 'xor' 'xor_ln239_4' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_3)   --->   "%zext_ln239_11 = zext i5 %select_ln239_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1271 'zext' 'zext_ln239_11' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_2)   --->   "%zext_ln239_12 = zext i5 %select_ln239_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1272 'zext' 'zext_ln239_12' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_2)   --->   "%zext_ln239_13 = zext i5 %xor_ln239_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1273 'zext' 'zext_ln239_13' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1274 [1/1] (0.70ns) (out node of the LUT)   --->   "%shl_ln239_3 = shl i16 %zext_ln239_10, i16 %zext_ln239_11" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1274 'shl' 'shl_ln239_3' <Predicate = (icmp_ln221)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_3)   --->   "%tmp_4 = partselect i16 @llvm.part.select.i16, i16 %shl_ln239_3, i32 15, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1275 'partselect' 'tmp_4' <Predicate = (icmp_ln221 & icmp_ln239_1)> <Delay = 0.00>
ST_171 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_3)   --->   "%select_ln239_7 = select i1 %icmp_ln239_1, i16 %tmp_4, i16 %shl_ln239_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1276 'select' 'select_ln239_7' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_2)   --->   "%shl_ln239_4 = shl i16 65535, i16 %zext_ln239_12" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1277 'shl' 'shl_ln239_4' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_2)   --->   "%lshr_ln239_1 = lshr i16 65535, i16 %zext_ln239_13" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1278 'lshr' 'lshr_ln239_1' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1279 [1/1] (0.59ns) (out node of the LUT)   --->   "%and_ln239_2 = and i16 %shl_ln239_4, i16 %lshr_ln239_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1279 'and' 'and_ln239_2' <Predicate = (icmp_ln221)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1280 [1/1] (0.29ns) (out node of the LUT)   --->   "%and_ln239_3 = and i16 %select_ln239_7, i16 %and_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1280 'and' 'and_ln239_3' <Predicate = (icmp_ln221)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1281 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln239 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_1_data" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1281 'specbramwithbyteenable' 'specbramwithbyteenable_ln239' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1282 [1/1] (1.24ns)   --->   "%store_ln239 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_1_data_addr_1, i16 %and_ln239_3, i2 %shl_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1282 'store' 'store_ln239' <Predicate = (icmp_ln221)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_171 : Operation 1283 [1/1] (0.00ns)   --->   "%win_buffer_2_data_addr_1 = getelementptr i16 %win_buffer_2_data, i64 0, i64 %zext_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1283 'getelementptr' 'win_buffer_2_data_addr_1' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln239_14 = zext i4 %shl_ln4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1284 'zext' 'zext_ln239_14' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln239_15 = zext i4 %empty_53" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1285 'zext' 'zext_ln239_15' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_5)   --->   "%zext_ln239_16 = zext i8 %data_vec_13" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1286 'zext' 'zext_ln239_16' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_5)   --->   "%xor_ln239_5 = xor i5 %zext_ln239_14, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1287 'xor' 'xor_ln239_5' <Predicate = (icmp_ln221 & icmp_ln239_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_4)   --->   "%select_ln239_8 = select i1 %icmp_ln239_2, i5 %zext_ln239_14, i5 %zext_ln239_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1288 'select' 'select_ln239_8' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_4)   --->   "%select_ln239_9 = select i1 %icmp_ln239_2, i5 %zext_ln239_15, i5 %zext_ln239_14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1289 'select' 'select_ln239_9' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_5)   --->   "%select_ln239_10 = select i1 %icmp_ln239_2, i5 %xor_ln239_5, i5 %zext_ln239_14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1290 'select' 'select_ln239_10' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_4)   --->   "%xor_ln239_6 = xor i5 %select_ln239_8, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1291 'xor' 'xor_ln239_6' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_5)   --->   "%zext_ln239_17 = zext i5 %select_ln239_10" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1292 'zext' 'zext_ln239_17' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_4)   --->   "%zext_ln239_18 = zext i5 %select_ln239_9" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1293 'zext' 'zext_ln239_18' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_4)   --->   "%zext_ln239_19 = zext i5 %xor_ln239_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1294 'zext' 'zext_ln239_19' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1295 [1/1] (0.70ns) (out node of the LUT)   --->   "%shl_ln239_5 = shl i16 %zext_ln239_16, i16 %zext_ln239_17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1295 'shl' 'shl_ln239_5' <Predicate = (icmp_ln221)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_5)   --->   "%tmp_5 = partselect i16 @llvm.part.select.i16, i16 %shl_ln239_5, i32 15, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1296 'partselect' 'tmp_5' <Predicate = (icmp_ln221 & icmp_ln239_2)> <Delay = 0.00>
ST_171 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_5)   --->   "%select_ln239_11 = select i1 %icmp_ln239_2, i16 %tmp_5, i16 %shl_ln239_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1297 'select' 'select_ln239_11' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_4)   --->   "%shl_ln239_6 = shl i16 65535, i16 %zext_ln239_18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1298 'shl' 'shl_ln239_6' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_4)   --->   "%lshr_ln239_2 = lshr i16 65535, i16 %zext_ln239_19" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1299 'lshr' 'lshr_ln239_2' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1300 [1/1] (0.59ns) (out node of the LUT)   --->   "%and_ln239_4 = and i16 %shl_ln239_6, i16 %lshr_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1300 'and' 'and_ln239_4' <Predicate = (icmp_ln221)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1301 [1/1] (0.29ns) (out node of the LUT)   --->   "%and_ln239_5 = and i16 %select_ln239_11, i16 %and_ln239_4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1301 'and' 'and_ln239_5' <Predicate = (icmp_ln221)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1302 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln239 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_2_data" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1302 'specbramwithbyteenable' 'specbramwithbyteenable_ln239' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1303 [1/1] (1.24ns)   --->   "%store_ln239 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_2_data_addr_1, i16 %and_ln239_5, i2 %shl_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1303 'store' 'store_ln239' <Predicate = (icmp_ln221)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_171 : Operation 1304 [1/1] (0.00ns)   --->   "%win_buffer_3_data_addr_1 = getelementptr i16 %win_buffer_3_data, i64 0, i64 %zext_ln239" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1304 'getelementptr' 'win_buffer_3_data_addr_1' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln239_20 = zext i4 %shl_ln4" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1305 'zext' 'zext_ln239_20' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln239_21 = zext i4 %empty_53" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1306 'zext' 'zext_ln239_21' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_7)   --->   "%zext_ln239_22 = zext i8 %data_vec_12" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1307 'zext' 'zext_ln239_22' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_7)   --->   "%xor_ln239_7 = xor i5 %zext_ln239_20, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1308 'xor' 'xor_ln239_7' <Predicate = (icmp_ln221 & icmp_ln239_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_6)   --->   "%select_ln239_12 = select i1 %icmp_ln239_3, i5 %zext_ln239_20, i5 %zext_ln239_21" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1309 'select' 'select_ln239_12' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_6)   --->   "%select_ln239_13 = select i1 %icmp_ln239_3, i5 %zext_ln239_21, i5 %zext_ln239_20" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1310 'select' 'select_ln239_13' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_7)   --->   "%select_ln239_14 = select i1 %icmp_ln239_3, i5 %xor_ln239_7, i5 %zext_ln239_20" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1311 'select' 'select_ln239_14' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_6)   --->   "%xor_ln239_8 = xor i5 %select_ln239_12, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1312 'xor' 'xor_ln239_8' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node shl_ln239_7)   --->   "%zext_ln239_23 = zext i5 %select_ln239_14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1313 'zext' 'zext_ln239_23' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_6)   --->   "%zext_ln239_24 = zext i5 %select_ln239_13" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1314 'zext' 'zext_ln239_24' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_6)   --->   "%zext_ln239_25 = zext i5 %xor_ln239_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1315 'zext' 'zext_ln239_25' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1316 [1/1] (0.70ns) (out node of the LUT)   --->   "%shl_ln239_7 = shl i16 %zext_ln239_22, i16 %zext_ln239_23" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1316 'shl' 'shl_ln239_7' <Predicate = (icmp_ln221)> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_7)   --->   "%tmp_6 = partselect i16 @llvm.part.select.i16, i16 %shl_ln239_7, i32 15, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1317 'partselect' 'tmp_6' <Predicate = (icmp_ln221 & icmp_ln239_3)> <Delay = 0.00>
ST_171 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_7)   --->   "%select_ln239_15 = select i1 %icmp_ln239_3, i16 %tmp_6, i16 %shl_ln239_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1318 'select' 'select_ln239_15' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_171 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_6)   --->   "%shl_ln239_8 = shl i16 65535, i16 %zext_ln239_24" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1319 'shl' 'shl_ln239_8' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln239_6)   --->   "%lshr_ln239_3 = lshr i16 65535, i16 %zext_ln239_25" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1320 'lshr' 'lshr_ln239_3' <Predicate = (icmp_ln221)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1321 [1/1] (0.59ns) (out node of the LUT)   --->   "%and_ln239_6 = and i16 %shl_ln239_8, i16 %lshr_ln239_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1321 'and' 'and_ln239_6' <Predicate = (icmp_ln221)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1322 [1/1] (0.29ns) (out node of the LUT)   --->   "%and_ln239_7 = and i16 %select_ln239_15, i16 %and_ln239_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1322 'and' 'and_ln239_7' <Predicate = (icmp_ln221)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1323 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln239 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %win_buffer_3_data" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1323 'specbramwithbyteenable' 'specbramwithbyteenable_ln239' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_171 : Operation 1324 [1/1] (1.24ns)   --->   "%store_ln239 = store void @_ssdm_op_Write.bram.i16, i13 %win_buffer_3_data_addr_1, i16 %and_ln239_7, i2 %shl_ln239_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239]   --->   Operation 1324 'store' 'store_ln239' <Predicate = (icmp_ln221)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_171 : Operation 1325 [1/1] (0.00ns)   --->   "%br_ln255 = br void %._crit_edge10" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:255]   --->   Operation 1325 'br' 'br_ln255' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 172 <SV = 98> <Delay = 1.24>
ST_172 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln287_2 = zext i13 %add_ln287_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1326 'zext' 'zext_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_172 : Operation 1327 [1/1] (0.00ns)   --->   "%win_buffer_0_data_addr_2 = getelementptr i16 %win_buffer_0_data, i64 0, i64 %zext_ln287_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1327 'getelementptr' 'win_buffer_0_data_addr_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_172 : Operation 1328 [2/2] (1.24ns)   --->   "%win_buffer_0_data_load = load i13 %win_buffer_0_data_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1328 'load' 'win_buffer_0_data_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_172 : Operation 1329 [1/1] (0.00ns)   --->   "%win_buffer_1_data_addr_2 = getelementptr i16 %win_buffer_1_data, i64 0, i64 %zext_ln287_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1329 'getelementptr' 'win_buffer_1_data_addr_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_172 : Operation 1330 [2/2] (1.24ns)   --->   "%win_buffer_1_data_load = load i13 %win_buffer_1_data_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1330 'load' 'win_buffer_1_data_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_172 : Operation 1331 [1/1] (0.00ns)   --->   "%win_buffer_2_data_addr_2 = getelementptr i16 %win_buffer_2_data, i64 0, i64 %zext_ln287_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1331 'getelementptr' 'win_buffer_2_data_addr_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_172 : Operation 1332 [2/2] (1.24ns)   --->   "%win_buffer_2_data_load = load i13 %win_buffer_2_data_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1332 'load' 'win_buffer_2_data_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_172 : Operation 1333 [1/1] (0.00ns)   --->   "%win_buffer_3_data_addr_2 = getelementptr i16 %win_buffer_3_data, i64 0, i64 %zext_ln287_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1333 'getelementptr' 'win_buffer_3_data_addr_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_172 : Operation 1334 [2/2] (1.24ns)   --->   "%win_buffer_3_data_load = load i13 %win_buffer_3_data_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1334 'load' 'win_buffer_3_data_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>

State 173 <SV = 99> <Delay = 2.09>
ST_173 : Operation 1335 [1/2] (1.24ns)   --->   "%win_buffer_0_data_load = load i13 %win_buffer_0_data_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1335 'load' 'win_buffer_0_data_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_173 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287)   --->   "%tmp_10 = partselect i16 @llvm.part.select.i16, i16 %win_buffer_0_data_load, i32 15, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1336 'partselect' 'tmp_10' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln287)> <Delay = 0.00>
ST_173 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287)   --->   "%xor_ln287 = xor i5 %zext_ln287_3, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1337 'xor' 'xor_ln287' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln287)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287)   --->   "%select_ln287_1 = select i1 %icmp_ln287, i16 %tmp_10, i16 %win_buffer_0_data_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1338 'select' 'select_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287)   --->   "%select_ln287_2 = select i1 %icmp_ln287, i5 %xor_ln287, i5 %zext_ln287_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1339 'select' 'select_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287)   --->   "%zext_ln287_5 = zext i5 %select_ln287_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1340 'zext' 'zext_ln287_5' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_173 : Operation 1341 [1/1] (0.84ns) (out node of the LUT)   --->   "%lshr_ln287 = lshr i16 %select_ln287_1, i16 %zext_ln287_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1341 'lshr' 'lshr_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1342 [1/2] (1.24ns)   --->   "%win_buffer_1_data_load = load i13 %win_buffer_1_data_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1342 'load' 'win_buffer_1_data_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_173 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_2)   --->   "%tmp_11 = partselect i16 @llvm.part.select.i16, i16 %win_buffer_1_data_load, i32 15, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1343 'partselect' 'tmp_11' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln287_1)> <Delay = 0.00>
ST_173 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_2)   --->   "%xor_ln287_1 = xor i5 %zext_ln287_7, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1344 'xor' 'xor_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln287_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_2)   --->   "%select_ln287_4 = select i1 %icmp_ln287_1, i16 %tmp_11, i16 %win_buffer_1_data_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1345 'select' 'select_ln287_4' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_2)   --->   "%select_ln287_5 = select i1 %icmp_ln287_1, i5 %xor_ln287_1, i5 %zext_ln287_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1346 'select' 'select_ln287_5' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_2)   --->   "%zext_ln287_9 = zext i5 %select_ln287_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1347 'zext' 'zext_ln287_9' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_173 : Operation 1348 [1/1] (0.84ns) (out node of the LUT)   --->   "%lshr_ln287_2 = lshr i16 %select_ln287_4, i16 %zext_ln287_9" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1348 'lshr' 'lshr_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1349 [1/2] (1.24ns)   --->   "%win_buffer_2_data_load = load i13 %win_buffer_2_data_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1349 'load' 'win_buffer_2_data_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_173 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_4)   --->   "%tmp_12 = partselect i16 @llvm.part.select.i16, i16 %win_buffer_2_data_load, i32 15, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1350 'partselect' 'tmp_12' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln287_2)> <Delay = 0.00>
ST_173 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_4)   --->   "%xor_ln287_2 = xor i5 %zext_ln287_11, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1351 'xor' 'xor_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln287_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_4)   --->   "%select_ln287_7 = select i1 %icmp_ln287_2, i16 %tmp_12, i16 %win_buffer_2_data_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1352 'select' 'select_ln287_7' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_4)   --->   "%select_ln287_8 = select i1 %icmp_ln287_2, i5 %xor_ln287_2, i5 %zext_ln287_11" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1353 'select' 'select_ln287_8' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_4)   --->   "%zext_ln287_13 = zext i5 %select_ln287_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1354 'zext' 'zext_ln287_13' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_173 : Operation 1355 [1/1] (0.84ns) (out node of the LUT)   --->   "%lshr_ln287_4 = lshr i16 %select_ln287_7, i16 %zext_ln287_13" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1355 'lshr' 'lshr_ln287_4' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1356 [1/2] (1.24ns)   --->   "%win_buffer_3_data_load = load i13 %win_buffer_3_data_addr_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1356 'load' 'win_buffer_3_data_load' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6272> <RAM>
ST_173 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_6)   --->   "%tmp_13 = partselect i16 @llvm.part.select.i16, i16 %win_buffer_3_data_load, i32 15, i32 0" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1357 'partselect' 'tmp_13' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln287_3)> <Delay = 0.00>
ST_173 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_6)   --->   "%xor_ln287_3 = xor i5 %zext_ln287_15, i5 15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1358 'xor' 'xor_ln287_3' <Predicate = (!icmp_ln185 & icmp_ln269 & icmp_ln287_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_6)   --->   "%select_ln287_10 = select i1 %icmp_ln287_3, i16 %tmp_13, i16 %win_buffer_3_data_load" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1359 'select' 'select_ln287_10' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_6)   --->   "%select_ln287_11 = select i1 %icmp_ln287_3, i5 %xor_ln287_3, i5 %zext_ln287_15" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1360 'select' 'select_ln287_11' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln287_6)   --->   "%zext_ln287_17 = zext i5 %select_ln287_11" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1361 'zext' 'zext_ln287_17' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_173 : Operation 1362 [1/1] (0.84ns) (out node of the LUT)   --->   "%lshr_ln287_6 = lshr i16 %select_ln287_10, i16 %zext_ln287_17" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1362 'lshr' 'lshr_ln287_6' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 100> <Delay = 0.59>
ST_174 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node and_ln287)   --->   "%zext_ln287_6 = zext i5 %sub_ln287_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1363 'zext' 'zext_ln287_6' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node and_ln287)   --->   "%lshr_ln287_1 = lshr i16 65535, i16 %zext_ln287_6" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1364 'lshr' 'lshr_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1365 [1/1] (0.59ns) (out node of the LUT)   --->   "%and_ln287 = and i16 %lshr_ln287, i16 %lshr_ln287_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1365 'and' 'and_ln287' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1366 [1/1] (0.00ns)   --->   "%data_vec_16 = trunc i16 %and_ln287" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1366 'trunc' 'data_vec_16' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node and_ln287_1)   --->   "%zext_ln287_10 = zext i5 %sub_ln287_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1367 'zext' 'zext_ln287_10' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node and_ln287_1)   --->   "%lshr_ln287_3 = lshr i16 65535, i16 %zext_ln287_10" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1368 'lshr' 'lshr_ln287_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1369 [1/1] (0.59ns) (out node of the LUT)   --->   "%and_ln287_1 = and i16 %lshr_ln287_2, i16 %lshr_ln287_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1369 'and' 'and_ln287_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1370 [1/1] (0.00ns)   --->   "%data_vec_17 = trunc i16 %and_ln287_1" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1370 'trunc' 'data_vec_17' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node and_ln287_2)   --->   "%zext_ln287_14 = zext i5 %sub_ln287_8" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1371 'zext' 'zext_ln287_14' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln287_2)   --->   "%lshr_ln287_5 = lshr i16 65535, i16 %zext_ln287_14" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1372 'lshr' 'lshr_ln287_5' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1373 [1/1] (0.59ns) (out node of the LUT)   --->   "%and_ln287_2 = and i16 %lshr_ln287_4, i16 %lshr_ln287_5" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1373 'and' 'and_ln287_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1374 [1/1] (0.00ns)   --->   "%data_vec_18 = trunc i16 %and_ln287_2" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1374 'trunc' 'data_vec_18' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln287_3)   --->   "%zext_ln287_18 = zext i5 %sub_ln287_11" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1375 'zext' 'zext_ln287_18' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln287_3)   --->   "%lshr_ln287_7 = lshr i16 65535, i16 %zext_ln287_18" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1376 'lshr' 'lshr_ln287_7' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1377 [1/1] (0.59ns) (out node of the LUT)   --->   "%and_ln287_3 = and i16 %lshr_ln287_6, i16 %lshr_ln287_7" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1377 'and' 'and_ln287_3' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1378 [1/1] (0.00ns)   --->   "%data_vec_19 = trunc i16 %and_ln287_3" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287]   --->   Operation 1378 'trunc' 'data_vec_19' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1379 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %data_vec_19, i8 %data_vec_18, i8 %data_vec_17, i8 %data_vec_16, i8 %data_vec_19, i8 %data_vec_18, i8 %data_vec_17, i8 %data_vec_16"   --->   Operation 1379 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1380 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %p_Result_1, i8 0, i8 0, i1 0"   --->   Operation 1380 'write' 'write_ln304' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_174 : Operation 1381 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %weight_ch_vec_7, i8 %weight_ch_vec_6, i8 %weight_ch_vec_5, i8 %weight_ch_vec_4, i8 %weight_ch_vec_3, i8 %weight_ch_vec_2, i8 %weight_ch_vec_1, i8 %weight_ch_vec"   --->   Operation 1381 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00>
ST_174 : Operation 1382 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %weight_out_V_data_V, i8 %weight_out_V_keep_V, i8 %weight_out_V_strb_V, i1 %weight_out_V_last_V, i64 %p_Result_2, i8 0, i8 0, i1 0"   --->   Operation 1382 'write' 'write_ln304' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 175 <SV = 101> <Delay = 0.00>
ST_175 : Operation 1383 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %p_Result_1, i8 0, i8 0, i1 0"   --->   Operation 1383 'write' 'write_ln304' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_175 : Operation 1384 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %weight_out_V_data_V, i8 %weight_out_V_keep_V, i8 %weight_out_V_strb_V, i1 %weight_out_V_last_V, i64 %p_Result_2, i8 0, i8 0, i1 0"   --->   Operation 1384 'write' 'write_ln304' <Predicate = (!icmp_ln185 & icmp_ln269)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 176 <SV = 97> <Delay = 0.00>
ST_176 : Operation 1385 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:394]   --->   Operation 1385 'ret' 'ret_ln394' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'win_size_y' [133]  (1 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'mul' operation ('bound') [185]  (1.55 ns)
	'mul' operation of DSP[188] ('bound4') [188]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[188] ('bound4') [188]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[188] ('bound4') [188]  (0.535 ns)

 <State 5>: 2.42ns
The critical path consists of the following:
	wire read on port 'padding' [140]  (1 ns)
	'add' operation ('add23') [178]  (0.705 ns)
	'icmp' operation ('cmp24_not_mid127') [190]  (0.593 ns)
	'or' operation ('or_ln132_3', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132) [191]  (0.122 ns)

 <State 6>: 2.1ns
The critical path consists of the following:
	'phi' operation ('win_itm_z_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123) with incoming values : ('select_ln123_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123) [196]  (0 ns)
	'add' operation ('add_ln123_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123) [217]  (0.765 ns)
	'select' operation ('select_ln123_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123) [221]  (0.342 ns)
	'mul' operation of DSP[225] ('mul_ln123', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123) [223]  (0.996 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[225] ('mul_ln123', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123) [223]  (0.996 ns)

 <State 8>: 2.39ns
The critical path consists of the following:
	'phi' operation ('win_itm_y_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124) with incoming values : ('select_ln124_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124) [198]  (0 ns)
	'select' operation ('select_ln123', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:123) [216]  (0.303 ns)
	'add' operation ('win_itm_y_1_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124) [231]  (0.705 ns)
	'icmp' operation ('ult163', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124) [246]  (0.593 ns)
	'xor' operation ('rev164', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124) [247]  (0 ns)
	'or' operation ('or_ln132_4', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132) [248]  (0 ns)
	'select' operation ('select_ln124_3', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124) [249]  (0.278 ns)
	'or' operation ('or_ln132_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:132) [259]  (0.122 ns)
	multiplexor before 'phi' operation ('data_vec') with incoming values : ('data_vec', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [279]  (0.387 ns)

 <State 9>: 2.25ns
The critical path consists of the following:
	'mul' operation ('mul_ln124_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:124) [244]  (1.46 ns)
	'add' operation ('add_ln133', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [262]  (0.791 ns)

 <State 10>: 2.02ns
The critical path consists of the following:
	'add' operation ('add_ln133_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [264]  (0.874 ns)
	'add' operation ('add_ln133_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [267]  (1.15 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [271]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [272]  (2.43 ns)

 <State 82>: 1.64ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('data_vec') with incoming values : ('data_vec', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [280]  (0.387 ns)
	'phi' operation ('data_vec') with incoming values : ('data_vec', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:133) [280]  (0 ns)
	'store' operation ('store_ln143', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:143) of constant <constant:_ssdm_op_Write.bram.i16> on array 'win_buffer[0].data', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:117 [288]  (1.25 ns)

 <State 83>: 1.16ns
The critical path consists of the following:
	'shl' operation ('shl_ln180', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:180) [335]  (0 ns)
	'sub' operation ('sub_ln180', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:180) [336]  (0.88 ns)
	'select' operation ('ItemLoopBound', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:177) [339]  (0.276 ns)

 <State 84>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln183', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183) [348]  (2.29 ns)

 <State 85>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln183', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183) [348]  (2.29 ns)

 <State 86>: 0.88ns
The critical path consists of the following:
	'add' operation ('add_ln183_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183) [349]  (0.88 ns)

 <State 87>: 2.29ns
The critical path consists of the following:
	'mul' operation ('TotalLoopBound', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183) [354]  (2.29 ns)

 <State 88>: 2.29ns
The critical path consists of the following:
	'mul' operation ('TotalLoopBound', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:183) [354]  (2.29 ns)

 <State 89>: 2.01ns
The critical path consists of the following:
	'phi' operation ('item_loop_cnt') with incoming values : ('item_loop_cnt', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348) [391]  (0 ns)
	'icmp' operation ('icmp_ln192', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192) [410]  (0.859 ns)
	'select' operation ('item_loop_bound', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192) [424]  (0.276 ns)
	'add' operation ('add_ln348', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348) [865]  (0.88 ns)

 <State 90>: 3.12ns
The critical path consists of the following:
	'add' operation ('item_loop_cnt', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:386) [889]  (0.88 ns)
	'select' operation ('item_loop_cnt', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348) [908]  (0.227 ns)
	'phi' operation ('item_loop_cnt') with incoming values : ('item_loop_cnt', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348) [391]  (0 ns)
	'icmp' operation ('icmp_ln192', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192) [410]  (0.859 ns)
	'select' operation ('item_loop_bound', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192) [424]  (0.276 ns)
	'add' operation ('add_ln348', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348) [865]  (0.88 ns)

 <State 91>: 2.35ns
The critical path consists of the following:
	'load' operation ('gp_item_idx_x_load_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269) on local variable 'gp_item_idx_x' [676]  (0 ns)
	'add' operation ('add_ln269', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:269) [683]  (0.809 ns)
	'icmp' operation ('icmp_ln320', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320) [836]  (0.733 ns)
	'or' operation ('or_ln320', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320) [838]  (0 ns)
	'and' operation ('and_ln320', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320) [842]  (0 ns)
	'and' operation ('and_ln320_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320) [844]  (0.122 ns)
	'select' operation ('gp_item_idx_x', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320) [848]  (0.303 ns)
	'store' operation ('store_ln338', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:338) of variable 'gp_item_idx_x', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:320 on local variable 'gp_item_idx_x' [858]  (0.387 ns)

 <State 92>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 93>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 94>: 2.69ns
The critical path consists of the following:
	'add' operation of DSP[470] ('add_ln229', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [461]  (1.7 ns)
	'mul' operation of DSP[470] ('mul_ln229', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [463]  (0.996 ns)

 <State 95>: 2.69ns
The critical path consists of the following:
	'add' operation of DSP[730] ('add_ln287', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [726]  (1.7 ns)
	'mul' operation of DSP[730] ('mul_ln287_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [727]  (0.996 ns)

 <State 96>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 97>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 98>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 99>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 100>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 101>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 102>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 103>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 104>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 105>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 106>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 108>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 109>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 110>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 111>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 112>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 113>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 114>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 115>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 116>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 117>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 118>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 119>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 120>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 121>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 122>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 123>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 124>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 125>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 126>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 127>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 128>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 129>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 130>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 131>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 132>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 133>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 134>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 135>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 136>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 137>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 138>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 139>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 140>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 141>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 142>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 143>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 144>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 145>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 146>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 147>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 148>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 149>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 150>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 151>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 152>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 153>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 154>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 155>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 156>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 157>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 158>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 159>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 160>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 161>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [711]  (2.43 ns)

 <State 162>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem2' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:273) [712]  (2.43 ns)

 <State 163>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [478]  (2.43 ns)

 <State 164>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [478]  (2.43 ns)

 <State 165>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [478]  (2.43 ns)

 <State 166>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [478]  (2.43 ns)

 <State 167>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [478]  (2.43 ns)

 <State 168>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [478]  (2.43 ns)

 <State 169>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [479]  (2.43 ns)

 <State 170>: 1.72ns
The critical path consists of the following:
	'phi' operation ('out_idx_xyz') with incoming values : ('out_idx_xyz', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:348) [392]  (0 ns)
	'select' operation ('flag', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:192) [425]  (0.303 ns)
	'sub' operation ('sub_ln287', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [741]  (0.708 ns)
	'select' operation ('select_ln287', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [744]  (0 ns)
	'sub' operation ('sub_ln287_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [747]  (0.707 ns)

 <State 171>: 2.25ns
The critical path consists of the following:
	'phi' operation ('data_vec') with incoming values : ('data_vec', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:229) [487]  (0 ns)
	'shl' operation ('shl_ln239', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239) [516]  (0.706 ns)
	'select' operation ('select_ln239_3', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239) [518]  (0 ns)
	'and' operation ('and_ln239_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239) [522]  (0.293 ns)
	'store' operation ('store_ln239', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:239) of constant <constant:_ssdm_op_Write.bram.i16> on array 'win_buffer[0].data', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:117 [526]  (1.25 ns)

 <State 172>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('win_buffer_0_data_addr_2', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [732]  (0 ns)
	'load' operation ('win_buffer_0_data_load', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) on array 'win_buffer[0].data', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:117 [733]  (1.25 ns)

 <State 173>: 2.09ns
The critical path consists of the following:
	'load' operation ('win_buffer_0_data_load', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) on array 'win_buffer[0].data', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:117 [733]  (1.25 ns)
	'select' operation ('select_ln287_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [745]  (0 ns)
	'lshr' operation ('lshr_ln287', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [750]  (0.844 ns)

 <State 174>: 0.592ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln287_1', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [751]  (0 ns)
	'and' operation ('and_ln287', /home/zhoujw/FPGA/PipeCNN/project_xilinx/device/memRead.cpp:287) [752]  (0.592 ns)

 <State 175>: 0ns
The critical path consists of the following:

 <State 176>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
