<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Mon Jun 11 09:38:24 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt radiant_proj_impl_1.twr radiant_proj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock pclk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock u_HSOSC.osc_inst/CLKHF</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]
create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "pclk"</big></U></B>

create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock pclk               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pclk                              |             Target |         166.666 ns |          6.000 MHz 
                                        | Actual (all paths) |         116.056 ns |          8.617 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock pclk               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "u_HSOSC.osc_inst/CLKHF"</big></U></B>

create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pclk                              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 98.4436%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {pclk} -period 166.6</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>66666666667 [get_ports pclk]</A>            |  166.666 ns |   50.610 ns |   49   |  116.056 ns |   8.617 MHz |      2211      |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {u_HSOSC.osc_inst/CL</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>KHF} -period 41.6667 [get_pins {u_HSOSC</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>.osc_inst/CLKHF }] </A>                     |   41.667 ns |   20.837 ns |    0   |   20.830 ns |  48.008 MHz |       227      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[7].ff_inst/SP}              
                                         |   23.562 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[6].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst/SP}              
                                         |   23.562 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[22].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[21].ff_inst/SP}              
                                         |   23.642 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/SP}              
                                         |   23.642 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[12].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[11].ff_inst/SP}              
                                         |   23.642 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[9].ff_inst/SP}              
                                         |   25.827 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[28].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/SP}              
                                         |   26.079 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[25].ff_inst/SP}              
                                         |   26.079 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst/SP}              
                                         |   26.079 ns 
{u_OV7670_Controller/I2C/busy_sr_ess_Z[18].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[17].ff_inst/SP}              
                                         |   26.079 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {pclk} -period 166.6</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>66666666667 [get_ports pclk]</A>            |    0.000 ns |    2.556 ns |    1   |        ---- |        ---- |      2211      |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {u_HSOSC.osc_inst/CL</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>KHF} -period 41.6667 [get_pins {u_HSOSC</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>.osc_inst/CLKHF }] </A>                     |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       227      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RADDR8              
                                         |    2.556 ns 
jed_fifo/fifo_fifo_0_0.ebr_inst/WDATA6   |    2.596 ns 
{je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[7].ff_inst/SP   je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[6].ff_inst/SP}              
                                         |    2.649 ns 
{je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[5].ff_inst/SP   je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[4].ff_inst/SP}              
                                         |    2.649 ns 
{je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[3].ff_inst/SP   je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[2].ff_inst/SP}              
                                         |    2.649 ns 
{je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[1].ff_inst/SP   je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[0].ff_inst/SP}              
                                         |    2.649 ns 
c_state_Z[2].ff_inst/D                   |    3.112 ns 
c_state_Z[0].ff_inst/D                   |    3.112 ns 
yty/img_x_Z[3].ff_inst/D                 |    3.112 ns 
yty/img_x_Z[4].ff_inst/D                 |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
cam_buf/u_spram0.vfb_b_inst/DATAOUT0    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT8    |    No arrival or required
cam_buf/u_spram1.vfb_b_inst/DATAOUT0    |    No arrival or required
cam_buf/u_spram1.vfb_b_inst/DATAOUT8    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT1    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT9    |    No arrival or required
cam_buf/u_spram1.vfb_b_inst/DATAOUT1    |    No arrival or required
cam_buf/u_spram1.vfb_b_inst/DATAOUT9    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT2    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT10   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       110
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{pix_per_line_Z[14].ff_inst/SR   pix_per_line_Z[15].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[12].ff_inst/SR   pix_per_line_Z[13].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[10].ff_inst/SR   pix_per_line_Z[11].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[8].ff_inst/SR   pix_per_line_Z[9].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[6].ff_inst/SR   pix_per_line_Z[7].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[4].ff_inst/SR   pix_per_line_Z[5].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[2].ff_inst/SR   pix_per_line_Z[3].ff_inst/SR}                           
                                        |           No arrival time
pix_per_line_Z[1].ff_inst/SR            |           No arrival time
pix_per_line_Z[0].ff_inst/SR            |           No arrival time
je/ram_rom/zzidx_rom_data_2_0_0.ebr_inst/RADDR5                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       108
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
ssel                                    |                     input
mosi                                    |                     input
sclk                                    |                     input
img_req                                 |                     input
pdata[7]                                |                     input
pdata[6]                                |                     input
pdata[5]                                |                     input
pdata[4]                                |                     input
pdata[3]                                |                     input
pdata[2]                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        21
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]</A>
----------------------------------------------------------------------
2211 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : SRAM
MPW Pin          : CLOCK
MPW Period       : 0.418 ns
Clock Period     : 166.667 ns
Period margin    : 166.249 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_3_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 50.610 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        115.857
--------------------------------------   -------
End-of-path arrival time( ns )           124.724

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.086       113.135  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R8C13B    B0_TO_F0_DELAY       0.450       113.585  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       117.188  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R5C12A    B1_TO_F1_DELAY       0.450       117.638  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.556       120.194  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R5C12C    A0_TO_F0_DELAY       0.450       120.644  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.603       124.247  1       
SLICE_4257/B1->SLICE_4257/F1              SLICE_R3C11B    B1_TO_F1_DELAY       0.477       124.724  1       
je/mult1_un59_sum[8]$n22                                  NET DELAY            0.000       124.724  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_2_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 50.610 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        115.857
--------------------------------------   -------
End-of-path arrival time( ns )           124.724

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.086       113.135  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R8C13B    B0_TO_F0_DELAY       0.450       113.585  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       117.188  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R5C12A    B1_TO_F1_DELAY       0.450       117.638  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.556       120.194  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R5C12C    A0_TO_F0_DELAY       0.450       120.644  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.603       124.247  1       
SLICE_4258/B1->SLICE_4258/F1              SLICE_R3C11C    B1_TO_F1_DELAY       0.477       124.724  1       
je/mult1_un59_sum[8]$n18                                  NET DELAY            0.000       124.724  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_19_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 51.061 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        115.406
--------------------------------------   -------
End-of-path arrival time( ns )           124.273

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.086       113.135  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R8C13B    B0_TO_F0_DELAY       0.450       113.585  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       117.188  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R5C12A    B1_TO_F1_DELAY       0.450       117.638  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.556       120.194  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R5C12C    A0_TO_F0_DELAY       0.450       120.644  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.152       123.796  1       
SLICE_842/A0->SLICE_842/F0                SLICE_R5C10D    A0_TO_F0_DELAY       0.477       124.273  1       
je/mult1_un59_sum[8]$n17                                  NET DELAY            0.000       124.273  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_8_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 51.127 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        115.340
--------------------------------------   -------
End-of-path arrival time( ns )           124.207

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.086       113.135  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R8C13B    B0_TO_F0_DELAY       0.450       113.585  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       117.188  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R5C12A    B1_TO_F1_DELAY       0.450       117.638  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.556       120.194  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R5C12C    A0_TO_F0_DELAY       0.450       120.644  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.086       123.730  1       
SLICE_4259/B1->SLICE_4259/F1              SLICE_R4C10D    B1_TO_F1_DELAY       0.477       124.207  1       
je/mult1_un59_sum[8]$n21                                  NET DELAY            0.000       124.207  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_6_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 51.127 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        115.340
--------------------------------------   -------
End-of-path arrival time( ns )           124.207

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.086       113.135  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R8C13B    B0_TO_F0_DELAY       0.450       113.585  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       117.188  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R5C12A    B1_TO_F1_DELAY       0.450       117.638  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.556       120.194  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R5C12C    A0_TO_F0_DELAY       0.450       120.644  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            3.086       123.730  1       
SLICE_4260/B1->SLICE_4260/F1              SLICE_R4C10C    B1_TO_F1_DELAY       0.477       124.207  1       
je/mult1_un59_sum[8]$n20                                  NET DELAY            0.000       124.207  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_8_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 51.445 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        115.022
--------------------------------------   -------
End-of-path arrival time( ns )           123.889

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.086       113.135  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R8C13B    B0_TO_F0_DELAY       0.450       113.585  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       117.188  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R5C12A    B1_TO_F1_DELAY       0.450       117.638  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.556       120.194  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R5C12C    A0_TO_F0_DELAY       0.450       120.644  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            2.768       123.412  1       
SLICE_4256/D1->SLICE_4256/F1              SLICE_R4C10B    D1_TO_F1_DELAY       0.477       123.889  1       
je/mult1_un59_sum[8]$n23                                  NET DELAY            0.000       123.889  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_4_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 51.657 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        114.810
--------------------------------------   -------
End-of-path arrival time( ns )           123.677

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.086       113.135  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R8C13B    B0_TO_F0_DELAY       0.450       113.585  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       117.188  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R5C12A    B1_TO_F1_DELAY       0.450       117.638  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.556       120.194  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R5C12C    A0_TO_F0_DELAY       0.450       120.644  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            2.556       123.200  1       
SLICE_3352/A1->SLICE_3352/F1              SLICE_R5C12B    A1_TO_F1_DELAY       0.477       123.677  1       
je/mult1_un59_sum[8]$n19                                  NET DELAY            0.000       123.677  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_12_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 49
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 53.881 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        112.586
--------------------------------------   -------
End-of-path arrival time( ns )           121.453

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.086       113.135  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI0KID761/Z
                                          SLICE_R8C13B    B0_TO_F0_DELAY       0.450       113.585  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       117.188  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIU240TA3.fa22_inst/S1
                                          SLICE_R5C12A    B1_TO_F1_DELAY       0.450       117.638  3       
je/mult1_un59_sum0[8]                                     NET DELAY            2.556       120.194  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0/Z
                                          SLICE_R5C12C    A0_TO_F0_DELAY       0.477       120.671  8       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIDV224H_0
                                                          NET DELAY            0.305       120.976  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI25IE9D2/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI25IE9D2/Z
                                          SLICE_R5C12C    C1_TO_F1_DELAY       0.477       121.453  1       
je/mult1_un59_sum[8]                                      NET DELAY            0.000       121.453  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_17_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 48
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 54.385 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        112.082
--------------------------------------   -------
End-of-path arrival time( ns )           120.949

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.146       105.546  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M/Z
                                          SLICE_R10C15B   C0_TO_F0_DELAY       0.450       105.996  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M
                                                          NET DELAY            3.603       109.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIF8DOO53.fa22_inst/S0
                                          SLICE_R8C16A    B0_TO_F0_DELAY       0.450       110.049  2       
je/mult1_un52_sum1[7]                                     NET DELAY            3.152       113.201  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761/Z
                                          SLICE_R8C13B    A1_TO_F1_DELAY       0.450       113.651  1       
je/mult1_un59_sum_1_axb_8                                 NET DELAY            3.603       117.254  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNI86CA1B1.fa22_inst/S1
                                          SLICE_R4C13A    B1_TO_F1_DELAY       0.450       117.704  9       
je/mult1_un59_sum1[8]                                     NET DELAY            2.768       120.472  1       
SLICE_705/D0->SLICE_705/F0                SLICE_R3C11A    D0_TO_F0_DELAY       0.477       120.949  1       
je/mult1_un59_sum1[8]/sig_065/FeedThruLUT
                                                          NET DELAY            0.000       120.949  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_416_Z[2].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 48
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 166.666 ns 
Path Slack       : 54.756 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#2)   166.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )               175.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        111.711
--------------------------------------   -------
End-of-path arrival time( ns )           120.578

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.139        13.185  1       
je/dctdu_ram_do_sbtinv[0]/C->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R5C14A    C1_TO_F1_DELAY       0.450        13.635  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            4.119        17.754  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R11C12A   B0_TO_COUT0_DELAY    0.358        18.112  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        18.112  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R11C12A   CIN1_TO_COUT1_DELAY  0.278        18.390  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.390  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R11C12B   CIN0_TO_COUT0_DELAY  0.278        18.668  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.668  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R11C12B   CIN1_TO_COUT1_DELAY  0.278        18.946  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.946  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R11C12C   CIN0_TO_COUT0_DELAY  0.278        19.224  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.224  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R11C12C   CIN1_TO_COUT1_DELAY  0.278        19.502  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.502  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R11C12D   CIN0_TO_COUT0_DELAY  0.278        19.780  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.780  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R11C12D   CIN1_TO_COUT1_DELAY  0.278        20.058  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.614  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R11C13A   CIN0_TO_COUT0_DELAY  0.278        20.892  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.892  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R11C13A   CIN1_TO_COUT1_DELAY  0.278        21.170  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        21.170  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R11C13B   CIN0_TO_COUT0_DELAY  0.278        21.448  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.448  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R11C13B   CIN1_TO_COUT1_DELAY  0.278        21.726  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.726  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R11C13C   CIN0_TO_COUT0_DELAY  0.278        22.004  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        22.004  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R11C13C   CIN1_TO_COUT1_DELAY  0.278        22.282  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.282  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R11C13D   CIN0_TO_COUT0_DELAY  0.278        22.560  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.560  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R11C13D   CIN1_TO_COUT1_DELAY  0.278        22.838  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.394  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R11C14A   CIN0_TO_COUT0_DELAY  0.278        23.672  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.334  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R11C14A   D1_TO_F1_DELAY       0.450        24.784  10      
je.un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0[17]
                                                          NET DELAY            3.603        28.387  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2_RNIEPL98_0/Z
                                          SLICE_R5C14A    B0_TO_F0_DELAY       0.450        28.837  4       
je/mult1_un3_sum_c2                                       NET DELAY            2.556        31.393  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_RNIJL7S8/Z
                                          SLICE_R5C14B    A0_TO_F0_DELAY       0.477        31.870  1       
je/mult1_un10_sum_0_axb_3                                 NET DELAY            0.305        32.175  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79/Z
                                          SLICE_R5C14B    C1_TO_F1_DELAY       0.477        32.652  1       
je/fdtbl_rom_data_2_0_dreg_ret_20_RNIUDR79
                                                          NET DELAY            4.649        37.301  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/CO0
                                          SLICE_R3C20C    B0_TO_COUT0_DELAY    0.358        37.659  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.CO0
                                                          NET DELAY            0.662        38.321  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNITRLAE1.fa22_inst/S1
                                          SLICE_R3C20C    D1_TO_F1_DELAY       0.450        38.771  3       
je/mult1_un10_sum0[4]                                     NET DELAY            4.344        43.115  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNISVLM44/Z
                                          SLICE_R4C14D    A0_TO_F0_DELAY       0.450        43.565  2       
je/mult1_un10_sum[4]                                      NET DELAY            3.152        46.717  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98/Z
                                          SLICE_R5C14C    A1_TO_F1_DELAY       0.450        47.167  1       
je/fdtbl_rom_data_2_0_dreg_ret_11_RNI3NVO98
                                                          NET DELAY            4.278        51.445  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO0
                                          SLICE_R2C19D    B0_TO_COUT0_DELAY    0.358        51.803  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.CO0
                                                          NET DELAY            0.000        51.803  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIF0R1MO1.fa22_inst/CO1
                                          SLICE_R2C19D    CIN1_TO_COUT1_DELAY  0.278        52.081  2       
je/mult1_un17_sum_1_cry_6                                 NET DELAY            0.556        52.637  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/CO0
                                          SLICE_R2C20A    CIN0_TO_COUT0_DELAY  0.278        52.915  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.CO0
                                                          NET DELAY            0.662        53.577  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNISOH9N62.fa22_inst/S1
                                          SLICE_R2C20A    D1_TO_F1_DELAY       0.450        54.027  13      
je/mult1_un17_sum1[8]                                     NET DELAY            4.344        58.371  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0/Z
                                          SLICE_R5C14D    A0_TO_F0_DELAY       0.450        58.821  34      
je/mult1_un17_sum[8]                                      NET DELAY            3.364        62.185  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY       0.450        62.635  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI7UFFGV2_0
                                                          NET DELAY            3.603        66.238  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBSI6I93.fa22_inst/S0
                                          SLICE_R2C18A    B0_TO_F0_DELAY       0.450        66.688  2       
je/mult1_un24_sum1[7]                                     NET DELAY            3.603        70.291  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNILREUPK3/Z
                                          SLICE_R6C19C    B1_TO_F1_DELAY       0.450        70.741  1       
je/mult1_un31_sum_1_axb_8                                 NET DELAY            3.603        74.344  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI2D1UBI1.fa22_inst/S1
                                          SLICE_R4C18A    B1_TO_F1_DELAY       0.450        74.794  14      
je/mult1_un31_sum1[8]                                     NET DELAY            3.603        78.397  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0/Z
                                          SLICE_R5C15A    B0_TO_F0_DELAY       0.450        78.847  36      
je/mult1_un31_sum[8]                                      NET DELAY            3.748        82.595  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2/Z
                                          SLICE_R6C19B    A1_TO_F1_DELAY       0.450        83.045  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNI5BOVLI2
                                                          NET DELAY            3.086        86.131  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIINFRKB.fa22_inst/S0
                                          SLICE_R8C19A    B0_TO_F0_DELAY       0.450        86.581  2       
je/mult1_un38_sum0[7]                                     NET DELAY            2.172        88.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIIU89A61/Z
                                          SLICE_R8C19B    D0_TO_F0_DELAY       0.450        89.203  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            3.682        92.885  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIBAPVQP3.fa22_inst/S1
                                          SLICE_R10C17A   B1_TO_F1_DELAY       0.450        93.335  12      
je/mult1_un45_sum0[8]                                     NET DELAY            4.993        98.328  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401/Z
                                          SLICE_R6C15D    D0_TO_F0_DELAY       0.450        98.778  2       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401
                                                          NET DELAY            2.172       100.950  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E/Z
                                          SLICE_R5C15C    D0_TO_F0_DELAY       0.450       101.400  24      
je/mult1_un45_sum[8]                                      NET DELAY            4.199       105.599  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0/Z
                                          SLICE_R10C15B   B1_TO_F1_DELAY       0.450       106.049  1       
je/fdtbl_rom_data_2_0_dreg_ret_18_RNIOPCJ6M_0
                                                          NET DELAY            2.490       108.539  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/CO0
                                          SLICE_R9C14A    B0_TO_COUT0_DELAY    0.358       108.897  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.CO0
                                                          NET DELAY            0.662       109.559  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNI5VR2EI1.fa22_inst/S1
                                          SLICE_R9C14A    D1_TO_F1_DELAY       0.450       110.009  6       
je/mult1_un52_sum0[8]                                     NET DELAY            5.377       115.386  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0/Z
                                          SLICE_R6C15A    A1_TO_F1_DELAY       0.450       115.836  7       
je/mult1_un52_sum[8]                                      NET DELAY            4.265       120.101  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIU32S8E_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIU32S8E_0/Z
                                          SLICE_R4C11D    A1_TO_F1_DELAY       0.477       120.578  1       
je/mult1_un59_sum[2]                                      NET DELAY            0.000       120.578  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] </A>
----------------------------------------------------------------------
227 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 41.6667 ns
Period margin    : 20.8367 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[7].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.7% (route), 15.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.561 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.906
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.416

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.298        23.416  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[6].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.7% (route), 15.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.561 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.906
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.416

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.298        23.416  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[22].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[21].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.6% (route), 15.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.641 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.826
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.336

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.218        23.336  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.6% (route), 15.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.641 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.826
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.336

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.218        23.336  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[12].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[11].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 84.6% (route), 15.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 23.641 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          17.826
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             23.336

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.218        23.336  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[9].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.5% (route), 17.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.826 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.641
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             21.151

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        5.033        21.151  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[28].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.078 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.389
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             20.899

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        4.781        20.899  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[25].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.078 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.389
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             20.899

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        4.781        20.899  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.078 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.389
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             20.899

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        4.781        20.899  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[18].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[17].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.078 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          15.389
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             20.899

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[0].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[0].ff_inst/Q
                                          SLICE_R15C25D   CLK_TO_Q1_DELAY  1.391         6.901  34      
u_OV7670_Controller/I2C/divider[0]                        NET DELAY        3.139        10.040  1       
u_OV7670_Controller/I2C/divider_RNIMHP71[5]/C->u_OV7670_Controller/I2C/divider_RNIMHP71[5]/Z
                                          SLICE_R16C24A   C0_TO_F0_DELAY   0.450        10.490  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_6
                                                          NET DELAY        2.556        13.046  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/A->u_OV7670_Controller/I2C/busy_sr_ess_RNIQ0N64[31]/Z
                                          SLICE_R15C24C   A1_TO_F1_DELAY   0.450        13.496  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        2.172        15.668  1       
u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/D->u_OV7670_Controller/I2C/busy_sr_ess_RNILH6Q7_0[31]/Z
                                          SLICE_R15C24B   D0_TO_F0_DELAY   0.450        16.118  16      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        4.781        20.899  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {pclk} -period 166.666666666667 [get_ports pclk]</A>
----------------------------------------------------------------------
2211 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/read_pointer_Z[8].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/RADDR8
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.106
-------------------------------------------   -------
End-of-path required time( ns )                 8.973

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/read_pointer_Z[7].ff_inst/CK   yty/yuv_fifo/read_pointer_Z[8].ff_inst/CK}->yty/yuv_fifo/read_pointer_Z[8].ff_inst/Q
                                          SLICE_R21C9A    CLK_TO_Q1_DELAY  1.391        10.258  2       
yty/yuv_fifo/read_pointer[8]                              NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : jedw/data_reg_Z[6].ff_inst/Q
Path End         : jed_fifo/fifo_fifo_0_0.ebr_inst/WDATA6
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{jedw/data_reg_Z[7].ff_inst/CK   jedw/data_reg_Z[6].ff_inst/CK}->jedw/data_reg_Z[6].ff_inst/Q
                                          SLICE_R19C9A    CLK_TO_Q1_DELAY  1.391        10.258  1       
jedw_data[6]                                              NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
Path End         : {je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[7].ff_inst/SP   je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[6].ff_inst/SP}
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.5% (route), 52.5% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.649 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.649
--------------------------------------   ------
End-of-path arrival time( ns )           11.516

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/CK->je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
                                          SLICE_R9C27B    CLK_TO_Q1_DELAY  1.391        10.258  32      
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en                   NET DELAY        1.258        11.516  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
Path End         : {je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[5].ff_inst/SP   je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[4].ff_inst/SP}
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.5% (route), 52.5% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.649 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.649
--------------------------------------   ------
End-of-path arrival time( ns )           11.516

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/CK->je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
                                          SLICE_R9C27B    CLK_TO_Q1_DELAY  1.391        10.258  32      
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en                   NET DELAY        1.258        11.516  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
Path End         : {je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[3].ff_inst/SP   je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[2].ff_inst/SP}
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.5% (route), 52.5% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.649 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.649
--------------------------------------   ------
End-of-path arrival time( ns )           11.516

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/CK->je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
                                          SLICE_R9C27B    CLK_TO_Q1_DELAY  1.391        10.258  32      
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en                   NET DELAY        1.258        11.516  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
Path End         : {je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[1].ff_inst/SP   je/ram_rom/acht_bb_rom_data_2_0_0_OLD_e_Z[0].ff_inst/SP}
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.5% (route), 52.5% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.649 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.649
--------------------------------------   ------
End-of-path arrival time( ns )           11.516

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/CK->je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
                                          SLICE_R9C27B    CLK_TO_Q1_DELAY  1.391        10.258  32      
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en                   NET DELAY        1.258        11.516  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
Path End         : je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[4].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/CK->je/ram_rom/acht_bb_rom_data_2_0_0_sr_en_Z.ff_inst/Q
                                          SLICE_R9C27B    CLK_TO_Q1_DELAY  1.391        10.258  32      
je/ram_rom/acht_bb_rom_data_2_0_0_sr_en                   NET DELAY        1.271        11.529  1       
je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[4]/D->je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[4]/Z
                                          SLICE_R8C26D    D1_TO_F1_DELAY   0.450        11.979  1       
je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[4]
                                                          NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : esp32_spi/data_to_send_buf_Z[2].ff_inst/Q
Path End         : esp32_spi/data_to_send_buf_Z[3].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{esp32_spi/data_to_send_buf_Z[3].ff_inst/CK   esp32_spi/data_to_send_buf_Z[2].ff_inst/CK}->esp32_spi/data_to_send_buf_Z[2].ff_inst/Q
                                          SLICE_R16C4B    CLK_TO_Q1_DELAY  1.391        10.258  1       
esp32_spi/data_to_send_buf[2]                             NET DELAY        1.271        11.529  1       
esp32_spi/data_to_send_buf_RNO[3]/D->esp32_spi/data_to_send_buf_RNO[3]/Z
                                          SLICE_R16C4B    D0_TO_F0_DELAY   0.450        11.979  1       
esp32_spi/data_to_send_buf_5[3]                           NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[3].ff_inst/Q
Path End         : je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[19].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[3].ff_inst/CK   je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[2].ff_inst/CK}->je/ram_rom/acht_bb_rom_data_2_0_2_OLD_e_Z[3].ff_inst/Q
                                          SLICE_R6C23D    CLK_TO_Q0_DELAY  1.391        10.258  1       
je/ram_rom/acht_bb_rom_data_2_0_2_OLD[3]                  NET DELAY        1.271        11.529  1       
je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[19]/D->je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[19]/Z
                                          SLICE_R6C22D    D1_TO_F1_DELAY   0.450        11.979  1       
je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[19]
                                                          NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[4].ff_inst/Q
Path End         : je/ram_rom/acht_bb_rom_data_2_0_dreg_Z[12].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 8.867

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         3.112
--------------------------------------   ------
End-of-path arrival time( ns )           11.979

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[5].ff_inst/CK   je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[4].ff_inst/CK}->je/ram_rom/acht_bb_rom_data_2_0_1_OLD_e_Z[4].ff_inst/Q
                                          SLICE_R6C26C    CLK_TO_Q1_DELAY  1.391        10.258  1       
je/ram_rom/acht_bb_rom_data_2_0_1_OLD[4]                  NET DELAY        1.271        11.529  1       
je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[12]/D->je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO_cZ[12]/Z
                                          SLICE_R6C25A    D1_TO_F1_DELAY   0.450        11.979  1       
je/ram_rom/acht_bb_rom_data_2_0_dreg_RNO[12]
                                                          NET DELAY        0.000        11.979  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  776     
pclk_c                                                    NET DELAY             8.357         8.867  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] </A>
----------------------------------------------------------------------
227 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[11].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[9].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/Q
                                          SLICE_R22C27D   CLK_TO_Q0_DELAY  1.391         6.901  2       
u_OV7670_Controller/I2C/busy_sr[10]                       NET DELAY        1.271         8.172  1       
SLICE_1692/D1->SLICE_1692/F1              SLICE_R22C28C   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[10]/sig_282/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[13].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/Q
                                          SLICE_R23C28D   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[14]                       NET DELAY        1.271         8.172  1       
SLICE_1688/D1->SLICE_1688/F1              SLICE_R23C28A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[14]/sig_278/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/Q
                                          SLICE_R22C28B   CLK_TO_Q1_DELAY  1.391         6.901  2       
u_OV7670_Controller/I2C/busy_sr[19]                       NET DELAY        1.271         8.172  1       
SLICE_1684/D0->SLICE_1684/F0              SLICE_R22C28B   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[19]/sig_273/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[28].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[28].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/Q
                                          SLICE_R23C28B   CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[27]                       NET DELAY        1.271         8.172  1       
SLICE_1676/D0->SLICE_1676/F0              SLICE_R23C28B   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[27]/sig_265/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[2].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[3].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[2].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[1].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[2].ff_inst/Q
                                          SLICE_R16C25D   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[2]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[3]/D->u_OV7670_Controller/I2C/data_sr_RNO[3]/Z
                                          SLICE_R16C25A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[3]                      NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[13].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[14].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[14].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[13].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[13].ff_inst/Q
                                          SLICE_R18C24D   CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[13]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[14]/D->u_OV7670_Controller/I2C/data_sr_RNO[14]/Z
                                          SLICE_R18C24D   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[14]                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[2].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[2].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[1].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[2].ff_inst/Q
                                          SLICE_R19C26D   CLK_TO_Q0_DELAY  1.391         6.901  3       
u_OV7670_Controller/I2C/busy_sr[2]                        NET DELAY        1.271         8.172  1       
SLICE_1700/D1->SLICE_1700/F1              SLICE_R19C26A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[2]/sig_290/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[1].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/divider_Z[3].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[2].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[1].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[1].ff_inst/Q
                                          SLICE_R15C22A   CLK_TO_Q1_DELAY  1.391         6.901  9       
u_OV7670_Controller/I2C/divider[1]                        NET DELAY        1.271         8.172  1       
SLICE_1637/D1->SLICE_1637/F1              SLICE_R15C22B   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/divider_RNO[3]                    NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/divider_Z[5].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[6].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[5].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[5].ff_inst/Q
                                          SLICE_R15C23A   CLK_TO_Q1_DELAY  1.391         6.901  4       
u_OV7670_Controller/I2C/divider[5]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/divider_RNO_cZ[5]/D->u_OV7670_Controller/I2C/divider_RNO_cZ[5]/Z
                                          SLICE_R15C23A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/divider_RNO[5]                    NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[1].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/divider_Z[1].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/divider_Z[2].ff_inst/CK   u_OV7670_Controller/I2C/divider_Z[1].ff_inst/CK}->u_OV7670_Controller/I2C/divider_Z[1].ff_inst/Q
                                          SLICE_R15C22A   CLK_TO_Q1_DELAY  1.391         6.901  9       
u_OV7670_Controller/I2C/divider[1]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/divider_RNO_cZ[1]/D->u_OV7670_Controller/I2C/divider_RNO_cZ[1]/Z
                                          SLICE_R15C22A   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/divider_RNO[1]                    NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  78      
clk_24m                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
