0.6
2017.1
Apr 14 2017
19:10:27
C:/Users/ianma/Documents/Simula/Full_Adder_4bits/Full_Adder_4bits.srcs/sources_1/new/Full_4bits.vhd,1493420834,vhdl,,,,full_4bits,,,,,,,,
C:/Users/ianma/Documents/Simula/Full_Adder_Subtractor/Full_Adder_Subtractor.srcs/sim_1/new/tb_Adder_Subtractor.vhd,1493427460,vhdl,,,,tb_adder_subtractor,,,,,,,,
C:/Users/ianma/Documents/Simula/Full_Adder_Subtractor/Full_Adder_Subtractor.srcs/sources_1/new/Adder_Subctrator.vhd,1493427829,vhdl,,,,adder_subctrator,,,,,,,,
C:/Users/ianma/Documents/Simula/Full_Subtractor/Full_Subtractor.srcs/sources_1/new/Subtractor.vhd,1493424077,vhdl,,,,subtractor,,,,,,,,
