{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13057, "design__instance__area": 140152, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 155, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.015003162436187267, "power__switching__total": 0.006007920950651169, "power__leakage__total": 1.596824148464293e-07, "power__total": 0.021011244505643845, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.284348969085728, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.317972407404344, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3436477866204577, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.780369346785832, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 59, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 155, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.30540612570012055, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3567463925244685, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.10364442930593629, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.503693212507018, "timing__hold__tns__corner:nom_ss_100C_1v60": -0.4780209696710376, "timing__setup__tns__corner:nom_ss_100C_1v60": -30.02554023731462, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.10364442930593629, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.503693212507018, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 12, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 155, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.27573985542009233, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3006295575350339, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11846368665775009, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.519761581819165, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 86, "design__max_fanout_violation__count": 155, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.2721283553299977, "clock__skew__worst_setup": 0.2954513106682777, "timing__hold__ws": -0.1798274913211088, "timing__setup__ws": -1.8123938418591619, "timing__hold__tns": -1.360711581924636, "timing__setup__tns": -38.132428072256424, "timing__hold__wns": -0.1798274913211088, "timing__setup__wns": -1.8123938418591619, "timing__hold_vio__count": 27, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13057, "design__instance__area__stdcell": 140152, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.745493, "design__instance__utilization__stdcell": 0.745493, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 8024, "design__instance__count__class:tap_cell": 2656, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 258019, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3384, "design__instance__count__class:clock_buffer": 190, "design__instance__count__class:clock_inverter": 126, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2396, "antenna__violating__nets": 14, "antenna__violating__pins": 19, "route__antenna_violation__count": 14, "antenna_diodes_count": 36, "design__instance__count__class:antenna_cell": 36, "route__net": 10257, "route__net__special": 2, "route__drc_errors__iter:1": 5553, "route__wirelength__iter:1": 319907, "route__drc_errors__iter:2": 1783, "route__wirelength__iter:2": 316554, "route__drc_errors__iter:3": 1552, "route__wirelength__iter:3": 315890, "route__drc_errors__iter:4": 93, "route__wirelength__iter:4": 315291, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 315273, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 315273, "route__drc_errors": 0, "route__wirelength": 315273, "route__vias": 72793, "route__vias__singlecut": 72793, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1126.97, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 155, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.280091929799708, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.31002520872471007, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3395284149933847, "timing__setup__ws__corner:min_tt_025C_1v80": 2.956071915364588, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 55, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 155, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2981179554265427, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.34317313850843084, "timing__hold__ws__corner:min_ss_100C_1v60": -0.024343860949447214, "timing__setup__ws__corner:min_ss_100C_1v60": -1.186002440936411, "timing__hold__tns__corner:min_ss_100C_1v60": -0.05967626561820162, "timing__setup__tns__corner:min_ss_100C_1v60": -21.475206221157098, "timing__hold__wns__corner:min_ss_100C_1v60": -0.024343860949447214, "timing__setup__wns__corner:min_ss_100C_1v60": -1.186002440936411, "timing__hold_vio__count__corner:min_ss_100C_1v60": 3, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 155, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2721283553299977, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2954513106682777, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11562040541127158, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.641697380062325, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 155, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.28955036410320234, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3280289188681187, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3482545461691254, "timing__setup__ws__corner:max_tt_025C_1v80": 2.601788635956639, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 86, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 155, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.30968226082270417, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3709967715823754, "timing__hold__ws__corner:max_ss_100C_1v60": -0.1798274913211088, "timing__setup__ws__corner:max_ss_100C_1v60": -1.8123938418591619, "timing__hold__tns__corner:max_ss_100C_1v60": -1.360711581924636, "timing__setup__tns__corner:max_ss_100C_1v60": -38.132428072256424, "timing__hold__wns__corner:max_ss_100C_1v60": -0.1798274913211088, "timing__setup__wns__corner:max_ss_100C_1v60": -1.8123938418591619, "timing__hold_vio__count__corner:max_ss_100C_1v60": 12, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 155, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2839187576515185, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3075013941626026, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12172296848332095, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.392620169710916, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 160, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79909, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000913257, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000832469, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.00024412, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000832469, "design_powergrid__voltage__worst": 0.000832469, "design_powergrid__voltage__worst__net:VPWR": 1.79909, "design_powergrid__drop__worst": 0.000913257, "design_powergrid__drop__worst__net:VPWR": 0.000913257, "design_powergrid__voltage__worst__net:VGND": 0.000832469, "design_powergrid__drop__worst__net:VGND": 0.000832469, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000246, "ir__drop__worst": 0.000913, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}