timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_45039047_X1_Y1_1679678943_1679678943 PMOS_S_45039047_X1_Y1_1679678943_1679678943_0 1 0 0 0 1 1512
use NMOS_S_42092372_X1_Y1_1679678942_1679678943 NMOS_S_42092372_X1_Y1_1679678942_1679678943_0 1 0 0 0 -1 1512
node "m1_140_1400#" 1 187.929 140 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "li_61_571#" 483 958.752 61 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_140_1400#" "li_61_571#" 22.6859
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_200_252#" 295.804
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/w_0_0#" "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#" 18.7641
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_200_252#" 3.08459
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_230_315#" "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#" 14.0589
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_230_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_200_252#" 19.4753
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_230_315#" 8.96454
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_230_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_200_252#" 67.571
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_200_252#" 546.542
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_230_315#" 1.1722
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/w_0_0#" 30.5211
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_200_252#" 6.19539
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/VSUBS" "VSUBS"
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_200_252#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_200_252#" -2547.07 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_200_252#" "li_61_571#"
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_230_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_230_315#" -205.731 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/a_230_315#" "m1_140_1400#"
