INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/axi4litesupporter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteSupporter
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/clk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/osc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module osc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/osc_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OscBank
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/osc_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module osc_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
WARNING: [VRFC 10-3676] redeclaration of ansi port 'M_OUT' is not allowed [/media/Second/workspace/Research/bus_test/selector.v:31]
WARNING: [VRFC 10-3028] 'M_OUT' was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'E_OUT' is not allowed [/media/Second/workspace/Research/bus_test/selector.v:32]
WARNING: [VRFC 10-3028] 'E_OUT' was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'N_OUT' is not allowed [/media/Second/workspace/Research/bus_test/selector.v:33]
WARNING: [VRFC 10-3028] 'N_OUT' was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/Second/workspace/Research/bus_test/rsa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponentiate
INFO: [VRFC 10-311] analyzing module modularMultiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol CLOCK, assumed default net type wire [/media/Second/workspace/Research/bus_test/top.v:137]
INFO: [VRFC 10-2458] undeclared symbol clk_count, assumed default net type wire [/media/Second/workspace/Research/bus_test/top.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/Second/workspace/Research/bus_test/bus_test.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
