AREA 2400 2400 ;

CORNER corner[1] SW s8iom0_corner_pad ;
CORNER corner[2] NW s8iom0_corner_pad ;
CORNER corner[3] NE s8iom0_corner_pad ;
CORNER corner[0] SE s8iom0_corner_pad ;
PAD dout1_8_pad S s8iom0_gpiov2_pad ;
PAD dout1_7_pad S s8iom0_gpiov2_pad ;
PAD dout1_31_pad S s8iom0_gpiov2_pad ;
PAD dout1_24_pad S s8iom0_gpiov2_pad ;
PAD dout1_23_pad S s8iom0_gpiov2_pad ;
PAD dout1_16_pad S s8iom0_gpiov2_pad ;
PAD dout1_15_pad S s8iom0_gpiov2_pad ;
PAD dout1_0_pad S s8iom0_gpiov2_pad ;
PAD addr1_pad[0] S s8iom0_gpiov2_pad ;
PAD clk1_pad S s8iom0_gpiov2_pad ;
PAD addr0_pad[7] W s8iom0_gpiov2_pad ;
PAD addr0_pad[6] W s8iom0_gpiov2_pad ;
PAD addr0_pad[5] W s8iom0_gpiov2_pad ;
PAD addr0_pad[4] W s8iom0_gpiov2_pad ;
PAD addr0_pad[3] W s8iom0_gpiov2_pad ;
PAD addr0_pad[2] W s8iom0_gpiov2_pad ;
PAD addr0_pad[1] W s8iom0_gpiov2_pad ;
PAD web0_pad W s8iom0_gpiov2_pad ;
PAD csb0_pad W s8iom0_gpiov2_pad ;
PAD csb1_pad E s8iom0_gpiov2_pad ;
PAD addr1_pad[1] E s8iom0_gpiov2_pad ;
PAD addr1_pad[2] E s8iom0_gpiov2_pad ;
PAD addr1_pad[3] E s8iom0_gpiov2_pad ;
PAD addr1_pad[4] E s8iom0_gpiov2_pad ;
PAD addr1_pad[5] E s8iom0_gpiov2_pad ;
PAD addr1_pad[6] E s8iom0_gpiov2_pad ;
PAD addr1_pad[7] E s8iom0_gpiov2_pad ;
PAD clk0_pad N s8iom0_gpiov2_pad ;
PAD addr0_pad[0] N s8iom0_gpiov2_pad ;
PAD wmask0_pad[3] N s8iom0_gpiov2_pad ;
PAD wmask0_pad[2] N s8iom0_gpiov2_pad ;
PAD wmask0_pad[1] N s8iom0_gpiov2_pad ;
PAD wmask0_pad[0] N s8iom0_gpiov2_pad ;
PAD din0_0_pad N s8iom0_gpiov2_pad ;
PAD dout0_0_pad N s8iom0_gpiov2_pad ;
PAD dout0_7_pad N s8iom0_gpiov2_pad ;
PAD din0_7_pad N s8iom0_gpiov2_pad ;
PAD dout0_8_pad N s8iom0_gpiov2_pad ;
PAD din0_8_pad N s8iom0_gpiov2_pad ;
PAD din0_15_pad N s8iom0_gpiov2_pad ;
PAD dout0_15_pad N s8iom0_gpiov2_pad ;
PAD din0_16_pad N s8iom0_gpiov2_pad ;
PAD dout0_16_pad N s8iom0_gpiov2_pad ;
PAD din0_23_pad N s8iom0_gpiov2_pad ;
PAD dout0_23_pad N s8iom0_gpiov2_pad ;
PAD din0_24_pad N s8iom0_gpiov2_pad ;
PAD dout0_24_pad N s8iom0_gpiov2_pad ;
PAD din0_31_pad N s8iom0_gpiov2_pad ;
PAD dout0_31_pad N s8iom0_gpiov2_pad ;
PAD vdd3v3lclamp[0] S s8iom0_vdda_lvc_pad ;
PAD vdd3v3hclamp[1] S s8iom0_vdda_hvc_pad ;
PAD vdd3v3hclamp[0] S s8iom0_vdda_hvc_pad ;
PAD vdd1v8lclamp[1] S s8iom0_vccd_lvc_pad ;
PAD vdd1v8lclamp[0] S s8iom0_vccd_lvc_pad ;
PAD vdd1v8hclamp[1] S s8iom0_vccd_hvc_pad ;
PAD vdd1v8hclamp[0] S s8iom0_vccd_hvc_pad ;
PAD vdd3v3lclamp[1] E s8iom0_vdda_lvc_pad ;
PAD vdd3v3lclamp[2] E s8iom0_vdda_lvc_pad ;
PAD vdd3v3lclamp[3] E s8iom0_vdda_lvc_pad ;
PAD vddiohclamp[0] E s8iom0_vddio_hvc_pad ;
PAD vddiohclamp[1] E s8iom0_vddio_hvc_pad ;
PAD vssalclamp E s8iom0_vssa_lvc_pad ;
PAD vssdlclamp E s8iom0_vssd_lvc_pad ;
PAD vsshclamp[0] W s8iom0_vssa_hvc_pad ;
PAD vsshclamp[1] W s8iom0_vssa_hvc_pad ;
PAD vsshclamp[2] W s8iom0_vssa_hvc_pad ;
PAD vsshclamp[3] W s8iom0_vssa_hvc_pad ;
PAD vssiolclamp W s8iom0_vssio_lvc_pad ;
