<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — transistor stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="circuit.html">circuit</a></span> (9)
<br/><span class="tag"><a href="level.html">level</a></span> (6)
<br/><span class="tag"><a href="model.html">model</a></span> (6)
<br/><span class="tag"><a href="base.html">base</a></span> (5)
<br/><span class="tag"><a href="design.html">design</a></span> (4)
</div>
<h2><span class="ttl">Stem</span> transistor$ (<a href="../words.html">all stems</a>)</h2>
<h3>32 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LuLJLHCL.html">DATE-2015-LuLJLHCL</a> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Simultaneous transistor pairing and placement for CMOS standard cells (<abbr title="Ang Lu">AL</abbr>, <abbr title="Hsueh-Ju Lu">HJL</abbr>, <abbr title="En-Jang Jang">EJJ</abbr>, <abbr title="Yu-Po Lin">YPL</abbr>, <abbr title="Chun-Hsiang Hung">CHH</abbr>, <abbr title="Chun-Chih Chuang">CCC</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>), pp. 1647–1652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SedighiPHNN.html">DATE-2015-SedighiPHNN</a></dt><dd>A CNN-inspired mixed signal processor based on tunnel transistors (<abbr title="Behnam Sedighi">BS</abbr>, <abbr title="Indranil Palit">IP</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1150–1155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChenCH.html">DATE-2014-ChenCH</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints (<abbr title="Yi-Hang Chen">YHC</abbr>, <abbr title="Jian-Yu Chen">JYC</abbr>, <abbr title="Juinn-Dar Huang">JDH</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LiuCHWCDN.html">DATE-2014-LiuCHWCDN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Width minimization in the Single-Electron Transistor array synthesis (<abbr title="Chian-Wei Liu">CWL</abbr>, <abbr title="Chang-En Chiang">CEC</abbr>, <abbr title="Ching-Yi Huang">CYH</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-PalitSHHNN.html">DATE-2014-PalitSHHNN</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span></dt><dd>Impact of steep-slope transistors on non-von Neumann architectures: CNN case study (<abbr title="Indranil Palit">IP</abbr>, <abbr title="Behnam Sedighi">BS</abbr>, <abbr title="András Horváth">AH</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Joseph Nahas">JN</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZschieschangRKTZLBRBXMK.html">DATE-2014-ZschieschangRKTZLBRBXMK</a></dt><dd>Low-voltage organic transistors for flexible electronics (<abbr title="Ute Zschieschang">UZ</abbr>, <abbr title="Reinhold Rodel">RR</abbr>, <abbr title="Ulrike Kraft">UK</abbr>, <abbr title="Kazuo Takimiya">KT</abbr>, <abbr title="Tarek Zaki">TZ</abbr>, <abbr title="Florian Letzkus">FL</abbr>, <abbr title="Joerg Butschke">JB</abbr>, <abbr title="Harald Richter">HR</abbr>, <abbr title="Joachim N. Burghartz">JNB</abbr>, <abbr title="Wei Xiong">WX</abbr>, <abbr title="Boris Murmann">BM</abbr>, <abbr title="Hagen Klauk">HK</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenRSIFC.html">DATE-2013-ChenRSIFC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation (<abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Artem Rogachev">AR</abbr>, <abbr title="Amit Sangai">AS</abbr>, <abbr title="Giuseppe Iannaccone">GI</abbr>, <abbr title="Gianluca Fiori">GF</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1789–1794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChiangTWHCDN.html">DATE-2013-ChiangTWHCDN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On reconfigurable single-electron transistor arrays synthesis using reordering techniques (<abbr title="Chang-En Chiang">CEC</abbr>, <abbr title="Li-Fu Tang">LFT</abbr>, <abbr title="Chun-Yao Wang">CYW</abbr>, <abbr title="Ching-Yi Huang">CYH</abbr>, <abbr title="Yung-Chih Chen">YCC</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 1807–1812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-RudolfTWW.html">DATE-2012-RudolfTWW</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Automated critical device identification for configurable analogue transistors (<abbr title="Robert Rudolf">RR</abbr>, <abbr title="Pouya Taatizadeh">PT</abbr>, <abbr title="Reuben Wilcock">RW</abbr>, <abbr title="Peter R. Wilson">PRW</abbr>), pp. 858–861.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-TangZBM.html">DATE-2012-TangZBM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Transistor-level gate model based statistical timing analysis considering correlations (<abbr title="Qin Tang">QT</abbr>, <abbr title="Amir Zjajo">AZ</abbr>, <abbr title="Michel Berkelaar">MB</abbr>, <abbr title="Nick van der Meijs">NvdM</abbr>), pp. 917–922.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-YangM.html">DATE-2011-YangM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust 6T Si tunneling transistor SRAM design (<abbr title="Xuebei Yang">XY</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HenryN.html">DATE-2010-HenryN</a></dt><dd>From transistors to MEMS: Throughput-aware power gating in CMOS circuits (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PanYZS.html">DATE-2010-PanYZS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits (<abbr title="Xiaoda Pan">XP</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Yangfeng Su">YS</abbr>), pp. 1673–1676.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-KhanK.html">DATE-2009-KhanK</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A self-adaptive system architecture to address transistor aging (<abbr title="Omer Khan">OK</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MitraZPW.html">DATE-2009-MitraZPW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Hai Wei">HW</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-PengC.html">DATE-2009-PengC</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel transistor level full-chip circuit simulation (<abbr title="He Peng">HP</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 304–307.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BacinschiMKG.html">DATE-2008-BacinschiMKG</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span></dt><dd>An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs (<abbr title="Petru Bogdan Bacinschi">PBB</abbr>, <abbr title="Tudor Murgan">TM</abbr>, <abbr title="Klaus Koch">KK</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BinkleyGGR.html">DATE-2008-BinkleyGGR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>From Transistor to PLL — Analogue Design and EDA Methods (<abbr title="David Binkley">DB</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>).</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ClineCBTS.html">DATE-2008-ClineCBTS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Transistor-Specific Delay Modeling for SSTA (<abbr title="Brian Cline">BC</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Andres Torres">AT</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PakbazniaP.html">DATE-2008-PakbazniaP</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting (<abbr title="Ehsan Pakbaznia">EP</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-AggarwalO.html">DATE-2007-AggarwalO</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Simulation-based reusable posynomial models for MOS transistor parameters (<abbr title="Varun Aggarwal">VA</abbr>, <abbr title="Una-May O'Reilly">UMO</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-ChenZLC.html">DATE-2007-ChenZLC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Fast statistical circuit analysis with finite-point based transistor model (<abbr title="Min Chen">MC</abbr>, <abbr title="Wei Zhao">WZ</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 1391–1396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SathanurCBMMP.html">DATE-2007-SathanurCBMMP</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing (<abbr title="Ashoka Visweswara Sathanur">AVS</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 1544–1549.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-GirardiB.html">DATE-2003-GirardiB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>LIT — An Automatic Layout Generation Tool for Trapezoidal Association of Transistors for Basic Analog Building Blocks (<abbr title="Alessandro Girardi">AG</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 11106–11107.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-WangZ.html">DATE-2003-WangZ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching (<abbr title="Zhong Wang">ZW</abbr>, <abbr title="Jianwen Zhu">JZ</abbr>), pp. 11026–11031.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DingM.html">DATE-2002-DingM</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimal Transistor Tapering for High-Speed CMOS Circuits (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-FrohlichGF.html">DATE-2000-FrohlichGF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level (<abbr title="Norbert Fröhlich">NF</abbr>, <abbr title="Volker Glöckel">VG</abbr>, <abbr title="Josef Fleischmann">JF</abbr>), pp. 679–684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SchollB.html">DATE-2000-SchollB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Generation of Multiplexer Circuits for Pass Transistor Logic (<abbr title="Christoph Scholl">CS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 372–378.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-ChoiB.html">DATE-1999-ChoiB</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>OTA Amplifiers Design on Digital Sea-of-Transistors Array (<abbr title="Jung Hyun Choi">JHC</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 776–777.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ChatzigeorgiouN.html">DATE-1998-ChatzigeorgiouN</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Collapsing the Transistor Chain to an Effective Single Equivalent Transistor (<abbr title="Alexander Chatzigeorgiou">AC</abbr>, <abbr title="Spiridon Nikolaidis">SN</abbr>), pp. 2–6.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-LinCHH.html">EDAC-1994-LinCHH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Cell Height Driven Transistor Sizing in a Cell Based Module Design (<abbr title="How-Rern Lin">HRL</abbr>, <abbr title="Ching-Lung Chou">CLC</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 425–429.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-Li.html">SAC-1994-Li</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the equivalence of pull-up transistor assignment in PLA folding and distribution graph (<abbr title="Wing Ning Li">WNL</abbr>), pp. 374–378.</dd> <div class="pagevis" style="width:4px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>