void F_1 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 ) {\r\nF_2 ( V_2 -> V_3 ) ;\r\nF_3 ( V_2 -> V_4 ) ;\r\nF_3 ( V_2 -> V_5 ) ;\r\nF_3 ( V_2 -> V_6 ) ;\r\nF_3 ( V_2 -> V_7 ) ;\r\nF_3 ( V_2 -> V_8 ) ;\r\nF_3 ( V_2 -> V_9 ) ;\r\nF_3 ( V_2 -> V_10 . V_11 ) ;\r\nF_4 ( V_2 -> V_10 . V_12 . V_13 ) ;\r\nF_3 ( V_2 ) ;\r\n}\r\n}\r\nstruct V_1 * F_5 ( const void * V_14 , T_1 V_15 )\r\n{\r\nstruct V_1 * V_2 ;\r\nstruct V_16 * V_17 ;\r\nstruct V_18 * V_19 ;\r\nlong V_20 ;\r\nV_20 = - V_21 ;\r\nV_2 = F_6 ( sizeof( struct V_1 ) , V_22 ) ;\r\nif ( ! V_2 )\r\ngoto V_23;\r\nV_2 -> V_3 = F_6 ( sizeof( struct V_24 ) , V_22 ) ;\r\nif ( ! V_2 -> V_3 )\r\ngoto V_25;\r\nV_17 = F_6 ( sizeof( struct V_16 ) , V_22 ) ;\r\nif ( ! V_17 )\r\ngoto V_25;\r\nV_17 -> V_2 = V_2 ;\r\nV_17 -> V_14 = ( unsigned long ) V_14 ;\r\nV_20 = F_7 ( & V_26 , V_17 , V_14 , V_15 ) ;\r\nif ( V_20 < 0 )\r\ngoto V_27;\r\nif ( V_17 -> V_28 ) {\r\nF_8 ( L_1 ,\r\nV_17 -> V_29 , V_17 -> V_29 , V_17 -> V_28 ) ;\r\nV_20 = F_7 ( & V_30 , V_17 ,\r\nV_17 -> V_28 , V_17 -> V_29 ) ;\r\nif ( V_20 < 0 ) {\r\nF_9 ( L_2 ) ;\r\ngoto V_27;\r\n}\r\n}\r\nV_20 = F_7 ( & V_31 , V_17 ,\r\nV_17 -> V_32 , V_17 -> V_33 ) ;\r\nif ( V_20 < 0 )\r\ngoto V_27;\r\nV_19 = F_10 ( V_2 -> V_34 ,\r\nV_2 -> V_35 ,\r\nV_2 -> V_36 ,\r\nV_2 -> V_37 ) ;\r\nif ( F_11 ( V_19 ) ) {\r\nV_20 = F_12 ( V_19 ) ;\r\ngoto V_27;\r\n}\r\nV_2 -> V_6 = V_19 ;\r\nF_3 ( V_17 ) ;\r\nreturn V_2 ;\r\nV_27:\r\nF_3 ( V_17 ) ;\r\nV_25:\r\nF_1 ( V_2 ) ;\r\nV_23:\r\nreturn F_13 ( V_20 ) ;\r\n}\r\nint F_14 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nV_17 -> V_43 = F_15 ( V_41 , V_42 ) ;\r\nif ( V_17 -> V_43 == V_44 ) {\r\nchar V_45 [ 50 ] ;\r\nF_16 ( V_41 , V_42 , V_45 , sizeof( V_45 ) ) ;\r\nF_17 ( L_3 ,\r\n( unsigned long ) V_41 - V_17 -> V_14 , V_45 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_18 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nF_17 ( L_4 ,\r\nV_39 , V_40 , ( unsigned long ) V_41 - V_17 -> V_14 , V_42 ) ;\r\nV_17 -> V_2 -> V_46 = V_41 - V_39 ;\r\nV_17 -> V_2 -> V_47 = V_42 + V_39 ;\r\nreturn 0 ;\r\n}\r\nint F_19 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nF_17 ( L_5 , V_17 -> V_43 ) ;\r\nswitch ( V_17 -> V_43 ) {\r\ncase V_48 :\r\ncase V_49 :\r\ndefault:\r\nreturn - V_50 ;\r\ncase V_51 :\r\nV_17 -> V_2 -> V_10 . V_52 = V_53 ;\r\nV_17 -> V_2 -> V_10 . V_54 = V_55 ;\r\nbreak;\r\ncase V_56 :\r\nV_17 -> V_2 -> V_10 . V_52 = V_57 ;\r\nV_17 -> V_2 -> V_10 . V_54 = V_55 ;\r\nbreak;\r\ncase V_58 :\r\nV_17 -> V_2 -> V_10 . V_52 = V_59 ;\r\nV_17 -> V_2 -> V_10 . V_54 = V_55 ;\r\nbreak;\r\ncase V_60 :\r\nV_17 -> V_2 -> V_10 . V_52 = V_61 ;\r\nV_17 -> V_2 -> V_10 . V_54 = V_55 ;\r\nbreak;\r\ncase V_62 :\r\nV_17 -> V_2 -> V_10 . V_52 = V_63 ;\r\nV_17 -> V_2 -> V_10 . V_54 = V_55 ;\r\nbreak;\r\ncase V_64 :\r\nV_17 -> V_2 -> V_10 . V_52 = V_65 ;\r\nV_17 -> V_2 -> V_10 . V_54 = V_55 ;\r\nbreak;\r\n}\r\nV_17 -> V_66 = V_17 -> V_43 ;\r\nreturn 0 ;\r\n}\r\nint F_20 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nF_17 ( L_6 , V_17 -> V_43 , V_42 ) ;\r\nif ( V_17 -> V_43 != V_17 -> V_66 ) {\r\nF_9 ( L_7 ,\r\nV_17 -> V_66 , V_17 -> V_43 ) ;\r\nreturn - V_67 ;\r\n}\r\nV_17 -> V_2 -> V_68 = V_41 ;\r\nV_17 -> V_2 -> V_69 = V_42 ;\r\nreturn 0 ;\r\n}\r\nint F_21 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nV_17 -> V_2 -> V_34 = V_41 ;\r\nV_17 -> V_2 -> V_35 = V_42 ;\r\nreturn 0 ;\r\n}\r\nint F_22 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nswitch ( V_17 -> V_43 ) {\r\ncase V_70 :\r\nV_17 -> V_71 = V_42 ;\r\nV_17 -> V_72 = ( unsigned long ) V_41 - V_17 -> V_14 ;\r\nbreak;\r\ncase V_73 :\r\nV_17 -> V_74 = V_42 ;\r\nV_17 -> V_75 = ( unsigned long ) V_41 - V_17 -> V_14 ;\r\nbreak;\r\ncase V_76 :\r\nV_17 -> V_77 = V_42 ;\r\nV_17 -> V_78 = ( unsigned long ) V_41 - V_17 -> V_14 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_23 ( struct V_16 * V_17 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nchar * * V_79 , T_1 V_42 )\r\n{\r\nconst void * V_80 , * V_14 = ( const void * ) V_17 -> V_14 ;\r\nT_1 V_81 ;\r\nchar * V_45 ;\r\nif ( * V_79 )\r\nreturn - V_67 ;\r\nif ( ! V_17 -> V_71 && ! V_17 -> V_74 && ! V_17 -> V_77 ) {\r\nV_45 = F_24 ( 1 , V_22 ) ;\r\nif ( ! V_45 )\r\nreturn - V_21 ;\r\nV_45 [ 0 ] = 0 ;\r\ngoto V_82;\r\n}\r\nif ( V_17 -> V_71 && V_17 -> V_74 ) {\r\nV_81 = V_17 -> V_71 ;\r\nV_80 = V_14 + V_17 -> V_72 ;\r\nif ( V_17 -> V_71 >= V_17 -> V_74 &&\r\nmemcmp ( V_14 + V_17 -> V_72 , V_14 + V_17 -> V_75 ,\r\nV_17 -> V_74 ) == 0 )\r\ngoto V_83;\r\nif ( V_17 -> V_71 >= 7 &&\r\nV_17 -> V_74 >= 7 &&\r\nmemcmp ( V_14 + V_17 -> V_72 , V_14 + V_17 -> V_75 , 7 ) == 0 )\r\ngoto V_83;\r\nV_45 = F_24 ( V_17 -> V_74 + 2 + V_17 -> V_71 + 1 ,\r\nV_22 ) ;\r\nif ( ! V_45 )\r\nreturn - V_21 ;\r\nmemcpy ( V_45 ,\r\nV_14 + V_17 -> V_75 , V_17 -> V_74 ) ;\r\nV_45 [ V_17 -> V_74 + 0 ] = ':' ;\r\nV_45 [ V_17 -> V_74 + 1 ] = ' ' ;\r\nmemcpy ( V_45 + V_17 -> V_74 + 2 ,\r\nV_14 + V_17 -> V_72 , V_17 -> V_71 ) ;\r\nV_45 [ V_17 -> V_74 + 2 + V_17 -> V_71 ] = 0 ;\r\ngoto V_82;\r\n} else if ( V_17 -> V_71 ) {\r\nV_81 = V_17 -> V_71 ;\r\nV_80 = V_14 + V_17 -> V_72 ;\r\n} else if ( V_17 -> V_74 ) {\r\nV_81 = V_17 -> V_74 ;\r\nV_80 = V_14 + V_17 -> V_75 ;\r\n} else {\r\nV_81 = V_17 -> V_77 ;\r\nV_80 = V_14 + V_17 -> V_78 ;\r\n}\r\nV_83:\r\nV_45 = F_24 ( V_81 + 1 , V_22 ) ;\r\nif ( ! V_45 )\r\nreturn - V_21 ;\r\nmemcpy ( V_45 , V_80 , V_81 ) ;\r\nV_45 [ V_81 ] = 0 ;\r\nV_82:\r\n* V_79 = V_45 ;\r\nV_17 -> V_71 = 0 ;\r\nV_17 -> V_74 = 0 ;\r\nV_17 -> V_77 = 0 ;\r\nreturn 0 ;\r\n}\r\nint F_25 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nV_17 -> V_2 -> V_36 = V_41 ;\r\nV_17 -> V_2 -> V_37 = V_42 ;\r\nreturn F_23 ( V_17 , V_39 , V_40 , & V_17 -> V_2 -> V_4 , V_42 ) ;\r\n}\r\nint F_26 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nV_17 -> V_2 -> V_84 = V_41 ;\r\nV_17 -> V_2 -> V_85 = V_42 ;\r\nreturn F_23 ( V_17 , V_39 , V_40 , & V_17 -> V_2 -> V_5 , V_42 ) ;\r\n}\r\nint F_27 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nif ( V_17 -> V_43 != V_86 )\r\nreturn - V_50 ;\r\nV_17 -> V_2 -> V_3 -> V_54 = V_55 ;\r\nV_17 -> V_32 = V_41 + 1 ;\r\nV_17 -> V_33 = V_42 - 1 ;\r\nreturn 0 ;\r\n}\r\nint F_28 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nT_2 V_87 ;\r\nif ( V_17 -> V_88 >= F_29 ( V_17 -> V_2 -> V_3 -> V_87 ) ) {\r\nF_30 ( L_8 ) ;\r\nreturn - V_89 ;\r\n}\r\nV_87 = F_31 ( V_41 , V_42 ) ;\r\nif ( ! V_87 )\r\nreturn - V_21 ;\r\nV_17 -> V_2 -> V_3 -> V_87 [ V_17 -> V_88 ++ ] = V_87 ;\r\nreturn 0 ;\r\n}\r\nint F_32 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nstruct V_18 * V_19 ;\r\nconst unsigned char * V_90 = V_41 ;\r\nF_17 ( L_9 , V_17 -> V_43 ) ;\r\nif ( V_17 -> V_43 == V_91 ) {\r\nif ( V_17 -> V_2 -> V_7 || V_42 < 3 )\r\nreturn - V_89 ;\r\nif ( V_90 [ 0 ] != V_92 || V_90 [ 1 ] != V_42 - 2 )\r\nreturn - V_89 ;\r\nV_90 += 2 ;\r\nV_42 -= 2 ;\r\nV_17 -> V_2 -> V_93 = V_42 ;\r\nV_17 -> V_2 -> V_94 = V_90 ;\r\nV_19 = F_10 ( V_90 , V_42 , L_10 , 0 ) ;\r\nif ( F_11 ( V_19 ) )\r\nreturn F_12 ( V_19 ) ;\r\nV_17 -> V_2 -> V_7 = V_19 ;\r\nF_17 ( L_11 , V_19 -> V_95 , V_19 -> V_14 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_17 -> V_43 == V_96 ) {\r\nV_17 -> V_28 = V_90 ;\r\nV_17 -> V_29 = V_42 ;\r\nreturn 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_33 ( T_3 * V_97 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst unsigned char * V_41 , T_1 V_42 )\r\n{\r\nstatic const unsigned char V_98 [] = { 31 , 29 , 31 , 30 , 31 , 30 ,\r\n31 , 31 , 30 , 31 , 30 , 31 } ;\r\nconst unsigned char * V_99 = V_41 ;\r\nunsigned V_100 , V_101 , V_102 , V_103 , V_104 , V_105 , V_106 ;\r\n#define F_34 ( T_4 ) ({ unsigned char x = (X) - '0'; if (x > 9) goto invalid_time; x; })\r\n#define F_35 ( T_5 ) ({ unsigned x = dec2bin(P[0]) * 10 + dec2bin(P[1]); P += 2; x; })\r\nif ( V_40 == V_107 ) {\r\nif ( V_42 != 13 )\r\ngoto V_108;\r\nV_100 = F_35 ( V_99 ) ;\r\nif ( V_100 >= 50 )\r\nV_100 += 1900 ;\r\nelse\r\nV_100 += 2000 ;\r\n} else if ( V_40 == V_109 ) {\r\nif ( V_42 != 15 )\r\ngoto V_108;\r\nV_100 = F_35 ( V_99 ) * 100 + F_35 ( V_99 ) ;\r\nif ( V_100 >= 1950 && V_100 <= 2049 )\r\ngoto V_110;\r\n} else {\r\ngoto V_108;\r\n}\r\nV_101 = F_35 ( V_99 ) ;\r\nV_102 = F_35 ( V_99 ) ;\r\nV_103 = F_35 ( V_99 ) ;\r\nV_104 = F_35 ( V_99 ) ;\r\nV_105 = F_35 ( V_99 ) ;\r\nif ( * V_99 != 'Z' )\r\ngoto V_108;\r\nif ( V_100 < 1970 ||\r\nV_101 < 1 || V_101 > 12 )\r\ngoto V_110;\r\nV_106 = V_98 [ V_101 - 1 ] ;\r\nif ( V_101 == 2 ) {\r\nif ( V_100 % 4 == 0 ) {\r\nV_106 = 29 ;\r\nif ( V_100 % 100 == 0 ) {\r\nV_100 /= 100 ;\r\nif ( V_100 % 4 != 0 )\r\nV_106 = 28 ;\r\n}\r\n}\r\n}\r\nif ( V_102 < 1 || V_102 > V_106 ||\r\nV_103 > 23 ||\r\nV_104 > 59 ||\r\nV_105 > 59 )\r\ngoto V_110;\r\n* V_97 = mktime64 ( V_100 , V_101 , V_102 , V_103 , V_104 , V_105 ) ;\r\nreturn 0 ;\r\nV_108:\r\nF_17 ( L_12 ,\r\nV_40 , ( int ) V_42 , V_41 ) ;\r\nreturn - V_89 ;\r\nV_110:\r\nF_17 ( L_13 ,\r\nV_40 , ( int ) V_42 , V_41 ) ;\r\nreturn - V_89 ;\r\n}\r\nint F_36 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nreturn F_33 ( & V_17 -> V_2 -> V_111 , V_39 , V_40 , V_41 , V_42 ) ;\r\n}\r\nint F_37 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nreturn F_33 ( & V_17 -> V_2 -> V_112 , V_39 , V_40 , V_41 , V_42 ) ;\r\n}\r\nint F_38 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nstruct V_18 * V_19 ;\r\nF_17 ( L_14 , ( int ) V_42 , V_41 ) ;\r\nif ( V_17 -> V_2 -> V_9 )\r\nreturn 0 ;\r\nV_19 = F_10 ( V_41 , V_42 , L_10 , 0 ) ;\r\nif ( F_11 ( V_19 ) )\r\nreturn F_12 ( V_19 ) ;\r\nF_17 ( L_15 , V_19 -> V_95 , V_19 -> V_14 ) ;\r\nV_17 -> V_2 -> V_9 = V_19 ;\r\nreturn 0 ;\r\n}\r\nint F_39 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nF_17 ( L_16 , ( int ) V_42 , V_41 ) ;\r\nV_17 -> V_113 = V_41 ;\r\nV_17 -> V_114 = V_42 ;\r\nreturn 0 ;\r\n}\r\nint F_40 ( void * V_38 , T_1 V_39 ,\r\nunsigned char V_40 ,\r\nconst void * V_41 , T_1 V_42 )\r\n{\r\nstruct V_16 * V_17 = V_38 ;\r\nstruct V_18 * V_19 ;\r\nF_17 ( L_17 , ( int ) V_42 , V_41 ) ;\r\nif ( ! V_17 -> V_113 || V_17 -> V_2 -> V_8 )\r\nreturn 0 ;\r\nV_19 = F_10 ( V_41 ,\r\nV_42 ,\r\nV_17 -> V_113 ,\r\nV_17 -> V_114 ) ;\r\nif ( F_11 ( V_19 ) )\r\nreturn F_12 ( V_19 ) ;\r\nF_17 ( L_15 , V_19 -> V_95 , V_19 -> V_14 ) ;\r\nV_17 -> V_2 -> V_8 = V_19 ;\r\nreturn 0 ;\r\n}
