{"Source Block": ["hdl/library/common/util_pulse_gen.v@56:66@HdlIdDef", "  reg     [31:0]               pulse_period_read = 32'b0;\n  reg     [31:0]               pulse_width_read = 32'b0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n  reg     [31:0]               pulse_width_d = 32'b0;\n\n  wire                         end_of_period_s;\n\n  // flop the desired period\n\n  always @(posedge clk) begin\n    if (rstn == 1'b0) begin\n"], "Clone Blocks": [["hdl/library/common/util_pulse_gen.v@54:64", "\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_read = 32'b0;\n  reg     [31:0]               pulse_width_read = 32'b0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n  reg     [31:0]               pulse_width_d = 32'b0;\n\n  wire                         end_of_period_s;\n\n  // flop the desired period\n\n"], ["hdl/library/common/util_pulse_gen.v@52:62", "\n  // internal registers\n\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_read = 32'b0;\n  reg     [31:0]               pulse_width_read = 32'b0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n  reg     [31:0]               pulse_width_d = 32'b0;\n\n  wire                         end_of_period_s;\n\n"], ["hdl/library/common/util_pulse_gen.v@50:60", "  output      [31:0]  pulse_counter\n);\n\n  // internal registers\n\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_read = 32'b0;\n  reg     [31:0]               pulse_width_read = 32'b0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n  reg     [31:0]               pulse_width_d = 32'b0;\n\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_1.v@54:64", "\n  // internal registers\n\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_read =  PULSE_PERIOD;\n  reg     [31:0]               pulse_width_read = PULSE_WIDTH;\n  reg     [31:0]               pulse_period_d = PULSE_PERIOD;\n  reg     [31:0]               pulse_width_d = PULSE_WIDTH;\n  reg                          phase_align_armed = 1'b1;\n\n  // internal wires\n"], ["hdl/library/common/util_pulse_gen.v@51:61", ");\n\n  // internal registers\n\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_read = 32'b0;\n  reg     [31:0]               pulse_width_read = 32'b0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n  reg     [31:0]               pulse_width_d = 32'b0;\n\n  wire                         end_of_period_s;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_1.v@55:65", "  // internal registers\n\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_read =  PULSE_PERIOD;\n  reg     [31:0]               pulse_width_read = PULSE_WIDTH;\n  reg     [31:0]               pulse_period_d = PULSE_PERIOD;\n  reg     [31:0]               pulse_width_d = PULSE_WIDTH;\n  reg                          phase_align_armed = 1'b1;\n\n  // internal wires\n\n"], ["hdl/library/common/util_pulse_gen.v@53:63", "  // internal registers\n\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_read = 32'b0;\n  reg     [31:0]               pulse_width_read = 32'b0;\n  reg     [31:0]               pulse_period_d = 32'b0;\n  reg     [31:0]               pulse_width_d = 32'b0;\n\n  wire                         end_of_period_s;\n\n  // flop the desired period\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen_1.v@53:63", ");\n\n  // internal registers\n\n  reg     [31:0]               pulse_period_cnt = 32'h0;\n  reg     [31:0]               pulse_period_read =  PULSE_PERIOD;\n  reg     [31:0]               pulse_width_read = PULSE_WIDTH;\n  reg     [31:0]               pulse_period_d = PULSE_PERIOD;\n  reg     [31:0]               pulse_width_d = PULSE_WIDTH;\n  reg                          phase_align_armed = 1'b1;\n\n"]], "Diff Content": {"Delete": [[61, "  wire                         end_of_period_s;\n"]], "Add": []}}