#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028f15b0 .scope module, "CPUTester" "CPUTester" 2 1;
 .timescale 0 0;
v00000000029712e0_0 .var "clk", 0 0;
v0000000002971060_0 .var "reset", 0 0;
S_00000000008cd6f0 .scope module, "CPU_Test1" "mipsCPUData1" 2 10, 3 1 0, S_00000000028f15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002955380_0 .net *"_s7", 3 0, L_0000000002978340;  1 drivers
v0000000002955f60_0 .net "aluCode", 2 0, v00000000028ee620_0;  1 drivers
v0000000002956140_0 .net "aluMuxOut", 31 0, v00000000028eeb20_0;  1 drivers
v0000000002956960_0 .net "aluOut", 31 0, v0000000002952c10_0;  1 drivers
v0000000002956780_0 .net "aluSource", 0 0, v00000000028ee760_0;  1 drivers
v0000000002955880_0 .net "andOut", 0 0, v00000000029563c0_0;  1 drivers
v0000000002956000_0 .net "branch", 0 0, v00000000028eeda0_0;  1 drivers
v00000000029556a0_0 .net "branchAddOut", 31 0, v0000000002954970_0;  1 drivers
v0000000002956aa0_0 .net "branchMuxOut", 31 0, v00000000028ee4e0_0;  1 drivers
v0000000002955b00_0 .net "clk", 0 0, v00000000029712e0_0;  1 drivers
v0000000002955920_0 .net "instruction", 31 0, L_0000000002977e40;  1 drivers
v0000000002955d80_0 .net "jump", 0 0, v00000000028eeee0_0;  1 drivers
v0000000002955ba0_0 .net "memRead", 0 0, v00000000028eef80_0;  1 drivers
v0000000002955560_0 .net "memWrite", 0 0, v00000000028ef2a0_0;  1 drivers
v0000000002955c40_0 .net "mem_to_reg", 0 0, v00000000028ef020_0;  1 drivers
v0000000002955e20_0 .net "next", 31 0, v0000000002953750_0;  1 drivers
v0000000002956c80_0 .net "pcAdd4", 31 0, L_00000000029787a0;  1 drivers
v0000000002955060_0 .net "pcOut", 31 0, v0000000002953570_0;  1 drivers
v0000000002956820_0 .net "ramMuxOut", 31 0, v0000000002953f70_0;  1 drivers
v00000000029568c0_0 .net "ramOut", 31 0, v00000000029561e0_0;  1 drivers
v0000000002956a00_0 .net "regMuxOut", 4 0, v0000000002954010_0;  1 drivers
v0000000002956d20_0 .net "regOutA", 31 0, v0000000002952fd0_0;  1 drivers
v0000000002956dc0_0 .net "regOutB", 31 0, v0000000002954830_0;  1 drivers
v0000000002959d40_0 .net "reg_dst", 0 0, v000000000287f790_0;  1 drivers
v00000000029586c0_0 .net "reg_write", 0 0, v000000000287fdd0_0;  1 drivers
v0000000002959200_0 .net "reset", 0 0, v0000000002971060_0;  1 drivers
v0000000002958d00_0 .net "shftLeft28Out", 27 0, v00000000029557e0_0;  1 drivers
v0000000002957fe0_0 .net "shftLeftOut", 31 0, v0000000002955100_0;  1 drivers
v0000000002958080_0 .net "signExtOut", 31 0, v00000000029560a0_0;  1 drivers
v0000000002959980_0 .net "unSign", 0 0, v00000000028b2940_0;  1 drivers
v0000000002959340_0 .net "zFlag", 0 0, v0000000002955240_0;  1 drivers
L_00000000029788e0 .part L_0000000002977e40, 26, 6;
L_00000000029782a0 .part L_0000000002977e40, 16, 5;
L_0000000002978ac0 .part L_0000000002977e40, 11, 5;
L_0000000002978340 .part L_00000000029787a0, 28, 4;
L_0000000002978c00 .concat [ 28 4 0 0], v00000000029557e0_0, L_0000000002978340;
L_0000000002978a20 .part L_0000000002977e40, 21, 5;
L_0000000002978700 .part L_0000000002977e40, 16, 5;
L_0000000002977ee0 .part L_0000000002977e40, 0, 6;
L_0000000002977f80 .part L_0000000002977e40, 0, 16;
L_0000000002978020 .part L_0000000002977e40, 0, 26;
S_000000000087f2e0 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028ed7c0_0 .net "one", 31 0, v00000000029560a0_0;  alias, 1 drivers
v00000000028eeb20_0 .var "result", 31 0;
v00000000028edae0_0 .net "s", 0 0, v00000000028ee760_0;  alias, 1 drivers
v00000000028ee580_0 .net "zero", 31 0, v0000000002954830_0;  alias, 1 drivers
E_00000000028bdab0 .event edge, v00000000028edae0_0, v00000000028ee580_0, v00000000028ed7c0_0;
S_000000000087f460 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028eed00_0 .net "one", 31 0, v0000000002954970_0;  alias, 1 drivers
v00000000028ee4e0_0 .var "result", 31 0;
v00000000028edb80_0 .net "s", 0 0, v00000000029563c0_0;  alias, 1 drivers
v00000000028edd60_0 .net "zero", 31 0, L_00000000029787a0;  alias, 1 drivers
E_00000000028be170 .event edge, v00000000028edb80_0, v00000000028edd60_0, v00000000028eed00_0;
S_0000000000874580 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000028ee620_0 .var "aluCode", 2 0;
v00000000028ee760_0 .var "alu_src", 0 0;
v00000000028eeda0_0 .var "branch", 0 0;
v00000000028eee40_0 .net "clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v00000000028eeee0_0 .var "jump", 0 0;
v00000000028eef80_0 .var "memRead", 0 0;
v00000000028ef2a0_0 .var "memWrite", 0 0;
v00000000028ef020_0 .var "mem_to_reg", 0 0;
v000000000287fb50_0 .net "opcode", 5 0, L_00000000029788e0;  1 drivers
v000000000287f790_0 .var "reg_dst", 0 0;
v000000000287fdd0_0 .var "reg_write", 0 0;
v0000000002880230_0 .net "reset", 0 0, v0000000002971060_0;  alias, 1 drivers
v00000000028b2940_0 .var "unSign", 0 0;
E_00000000028bdb70 .event edge, v0000000002880230_0, v000000000287fb50_0;
S_0000000000874700 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 255 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000028b3660_0 .net "Enable", 0 0, v00000000029712e0_0;  alias, 1 drivers
v00000000028b3a20_0 .net "Instruction", 31 0, L_0000000002977e40;  alias, 1 drivers
v000000000284ec90 .array "Mem", 511 0, 7 0;
v0000000002954a10_0 .net "PC", 31 0, v0000000002953570_0;  alias, 1 drivers
v0000000002953bb0_0 .net *"_s0", 7 0, L_0000000002975320;  1 drivers
v0000000002953c50_0 .net *"_s10", 32 0, L_0000000002976540;  1 drivers
v00000000029532f0_0 .net *"_s12", 7 0, L_00000000029765e0;  1 drivers
v0000000002954ab0_0 .net *"_s14", 32 0, L_0000000002978520;  1 drivers
L_000000000297b0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002953390_0 .net *"_s17", 0 0, L_000000000297b0f8;  1 drivers
L_000000000297b140 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002953250_0 .net/2u *"_s18", 32 0, L_000000000297b140;  1 drivers
v00000000029540b0_0 .net *"_s2", 7 0, L_0000000002976a40;  1 drivers
v00000000029536b0_0 .net *"_s20", 32 0, L_0000000002977b20;  1 drivers
v0000000002953430_0 .net *"_s22", 7 0, L_0000000002977da0;  1 drivers
v00000000029545b0_0 .net *"_s24", 32 0, L_0000000002978200;  1 drivers
L_000000000297b188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002953610_0 .net *"_s27", 0 0, L_000000000297b188;  1 drivers
L_000000000297b1d0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000029537f0_0 .net/2u *"_s28", 32 0, L_000000000297b1d0;  1 drivers
v0000000002952d50_0 .net *"_s30", 32 0, L_00000000029779e0;  1 drivers
v0000000002952f30_0 .net *"_s4", 32 0, L_0000000002975d20;  1 drivers
L_000000000297b068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029543d0_0 .net *"_s7", 0 0, L_000000000297b068;  1 drivers
L_000000000297b0b0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029534d0_0 .net/2u *"_s8", 32 0, L_000000000297b0b0;  1 drivers
L_0000000002975320 .array/port v000000000284ec90, v0000000002953570_0;
L_0000000002976a40 .array/port v000000000284ec90, L_0000000002976540;
L_0000000002975d20 .concat [ 32 1 0 0], v0000000002953570_0, L_000000000297b068;
L_0000000002976540 .arith/sum 33, L_0000000002975d20, L_000000000297b0b0;
L_00000000029765e0 .array/port v000000000284ec90, L_0000000002977b20;
L_0000000002978520 .concat [ 32 1 0 0], v0000000002953570_0, L_000000000297b0f8;
L_0000000002977b20 .arith/sum 33, L_0000000002978520, L_000000000297b140;
L_0000000002977da0 .array/port v000000000284ec90, L_00000000029779e0;
L_0000000002978200 .concat [ 32 1 0 0], v0000000002953570_0, L_000000000297b188;
L_00000000029779e0 .arith/sum 33, L_0000000002978200, L_000000000297b1d0;
L_0000000002977e40 .concat [ 8 8 8 8], L_0000000002977da0, L_00000000029765e0, L_0000000002976a40, L_0000000002975320;
S_0000000002954bd0 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002952df0_0 .net "one", 31 0, L_0000000002978c00;  1 drivers
v0000000002953750_0 .var "result", 31 0;
v0000000002954510_0 .net "s", 0 0, v00000000028eeee0_0;  alias, 1 drivers
v0000000002954470_0 .net "zero", 31 0, v00000000028ee4e0_0;  alias, 1 drivers
E_00000000028bfc70 .event edge, v00000000028eeee0_0, v00000000028ee4e0_0, v0000000002952df0_0;
S_0000000002954d50 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 354 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002954650_0 .net "Clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v00000000029546f0_0 .net "PCNext", 31 0, v0000000002953750_0;  alias, 1 drivers
v0000000002953570_0 .var "PCResult", 31 0;
v0000000002952cb0_0 .net "Reset", 0 0, v0000000002971060_0;  alias, 1 drivers
E_00000000028bfd70 .event posedge, v00000000028eee40_0;
S_00000000008c0520 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002953ed0_0 .net "one", 31 0, v0000000002952c10_0;  alias, 1 drivers
v0000000002953f70_0 .var "result", 31 0;
v0000000002954150_0 .net "s", 0 0, v00000000028ef020_0;  alias, 1 drivers
v0000000002953a70_0 .net "zero", 31 0, v00000000029561e0_0;  alias, 1 drivers
E_00000000028c26f0 .event edge, v00000000028ef020_0, v0000000002953a70_0, v0000000002953ed0_0;
S_00000000008c06a0 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002953890_0 .net "A_Address", 4 0, L_0000000002978a20;  1 drivers
v0000000002952fd0_0 .var "A_Data", 31 0;
v0000000002953cf0_0 .net "B_Address", 4 0, L_0000000002978700;  1 drivers
v0000000002954830_0 .var "B_Data", 31 0;
v0000000002953930_0 .net "C_Address", 4 0, v0000000002954010_0;  alias, 1 drivers
v00000000029539d0_0 .net "C_Data", 31 0, v0000000002953f70_0;  alias, 1 drivers
v0000000002954790_0 .net "Clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v0000000002953b10 .array "Registers", 31 0, 31 0;
v0000000002954330_0 .net "Write", 0 0, v00000000028ef020_0;  alias, 1 drivers
v0000000002953b10_0 .array/port v0000000002953b10, 0;
v0000000002953b10_1 .array/port v0000000002953b10, 1;
v0000000002953b10_2 .array/port v0000000002953b10, 2;
E_00000000028c27f0/0 .event edge, v0000000002953890_0, v0000000002953b10_0, v0000000002953b10_1, v0000000002953b10_2;
v0000000002953b10_3 .array/port v0000000002953b10, 3;
v0000000002953b10_4 .array/port v0000000002953b10, 4;
v0000000002953b10_5 .array/port v0000000002953b10, 5;
v0000000002953b10_6 .array/port v0000000002953b10, 6;
E_00000000028c27f0/1 .event edge, v0000000002953b10_3, v0000000002953b10_4, v0000000002953b10_5, v0000000002953b10_6;
v0000000002953b10_7 .array/port v0000000002953b10, 7;
v0000000002953b10_8 .array/port v0000000002953b10, 8;
v0000000002953b10_9 .array/port v0000000002953b10, 9;
v0000000002953b10_10 .array/port v0000000002953b10, 10;
E_00000000028c27f0/2 .event edge, v0000000002953b10_7, v0000000002953b10_8, v0000000002953b10_9, v0000000002953b10_10;
v0000000002953b10_11 .array/port v0000000002953b10, 11;
v0000000002953b10_12 .array/port v0000000002953b10, 12;
v0000000002953b10_13 .array/port v0000000002953b10, 13;
v0000000002953b10_14 .array/port v0000000002953b10, 14;
E_00000000028c27f0/3 .event edge, v0000000002953b10_11, v0000000002953b10_12, v0000000002953b10_13, v0000000002953b10_14;
v0000000002953b10_15 .array/port v0000000002953b10, 15;
v0000000002953b10_16 .array/port v0000000002953b10, 16;
v0000000002953b10_17 .array/port v0000000002953b10, 17;
v0000000002953b10_18 .array/port v0000000002953b10, 18;
E_00000000028c27f0/4 .event edge, v0000000002953b10_15, v0000000002953b10_16, v0000000002953b10_17, v0000000002953b10_18;
v0000000002953b10_19 .array/port v0000000002953b10, 19;
v0000000002953b10_20 .array/port v0000000002953b10, 20;
v0000000002953b10_21 .array/port v0000000002953b10, 21;
v0000000002953b10_22 .array/port v0000000002953b10, 22;
E_00000000028c27f0/5 .event edge, v0000000002953b10_19, v0000000002953b10_20, v0000000002953b10_21, v0000000002953b10_22;
v0000000002953b10_23 .array/port v0000000002953b10, 23;
v0000000002953b10_24 .array/port v0000000002953b10, 24;
v0000000002953b10_25 .array/port v0000000002953b10, 25;
v0000000002953b10_26 .array/port v0000000002953b10, 26;
E_00000000028c27f0/6 .event edge, v0000000002953b10_23, v0000000002953b10_24, v0000000002953b10_25, v0000000002953b10_26;
v0000000002953b10_27 .array/port v0000000002953b10, 27;
v0000000002953b10_28 .array/port v0000000002953b10, 28;
v0000000002953b10_29 .array/port v0000000002953b10, 29;
v0000000002953b10_30 .array/port v0000000002953b10, 30;
E_00000000028c27f0/7 .event edge, v0000000002953b10_27, v0000000002953b10_28, v0000000002953b10_29, v0000000002953b10_30;
v0000000002953b10_31 .array/port v0000000002953b10, 31;
E_00000000028c27f0/8 .event edge, v0000000002953b10_31, v0000000002953cf0_0;
E_00000000028c27f0 .event/or E_00000000028c27f0/0, E_00000000028c27f0/1, E_00000000028c27f0/2, E_00000000028c27f0/3, E_00000000028c27f0/4, E_00000000028c27f0/5, E_00000000028c27f0/6, E_00000000028c27f0/7, E_00000000028c27f0/8;
S_00000000008a3950 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029531b0_0 .net "one", 4 0, L_0000000002978ac0;  1 drivers
v0000000002954010_0 .var "result", 4 0;
v0000000002953d90_0 .net "s", 0 0, v000000000287f790_0;  alias, 1 drivers
v0000000002953e30_0 .net "zero", 4 0, L_00000000029782a0;  1 drivers
E_00000000028c1f30 .event edge, v000000000287f790_0, v0000000002953e30_0, v00000000029531b0_0;
S_00000000008e2400 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000297b218 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029541f0_0 .net/2u *"_s0", 31 0, L_000000000297b218;  1 drivers
v0000000002954290_0 .net "pc", 31 0, v0000000002953570_0;  alias, 1 drivers
v0000000002953070_0 .net "result", 31 0, L_00000000029787a0;  alias, 1 drivers
L_00000000029787a0 .arith/sum 32, v0000000002953570_0, L_000000000297b218;
S_00000000008e2580 .scope module, "adder" "adder" 3 94, 7 8 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029548d0_0 .net "entry0", 31 0, v0000000002955100_0;  alias, 1 drivers
v0000000002953110_0 .net "entry1", 31 0, L_00000000029787a0;  alias, 1 drivers
v0000000002954970_0 .var "result", 31 0;
E_00000000028c2870 .event edge, v00000000029548d0_0, v00000000028edd60_0;
S_00000000008e3810 .scope module, "alu" "ALU" 3 83, 8 1 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002952c10_0 .var "Result", 31 0;
v0000000002952e90_0 .net "a", 31 0, v0000000002952fd0_0;  alias, 1 drivers
v0000000002955a60_0 .net "aluCode", 2 0, v00000000028ee620_0;  alias, 1 drivers
v0000000002955600_0 .net "b", 31 0, v00000000028eeb20_0;  alias, 1 drivers
v0000000002955420_0 .var/i "counter", 31 0;
v00000000029552e0_0 .var/i "index", 31 0;
v0000000002956280_0 .net "operation", 5 0, L_0000000002977ee0;  1 drivers
v00000000029551a0_0 .var "tempVar", 31 0;
v0000000002956640_0 .var/i "var", 31 0;
v0000000002955240_0 .var "zeroFlag", 0 0;
E_00000000028c2430 .event edge, v0000000002956280_0, v00000000028eeb20_0, v0000000002952fd0_0;
S_00000000008e3990 .scope module, "ram" "RAM" 3 86, 9 1 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000008e3b10 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000008e3b48 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000008e3b80 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002956500_0 .net "address", 31 0, v0000000002952c10_0;  alias, 1 drivers
v0000000002954f20_0 .net "clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v0000000002956320_0 .net "dataIn", 31 0, v0000000002954830_0;  alias, 1 drivers
v0000000002955740 .array "mem", 31 0, 31 0;
v00000000029561e0_0 .var "output_destination", 31 0;
v0000000002956b40_0 .net "read", 0 0, v00000000028eef80_0;  alias, 1 drivers
v0000000002955ec0_0 .net "write", 0 0, v00000000028ef2a0_0;  alias, 1 drivers
S_00000000029570b0 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029566e0_0 .net "in", 25 0, L_0000000002978020;  1 drivers
v00000000029557e0_0 .var "result", 27 0;
E_00000000028c23f0 .event edge, v00000000029566e0_0;
S_0000000002957230 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002955ce0_0 .net "in", 31 0, v00000000029560a0_0;  alias, 1 drivers
v0000000002955100_0 .var "result", 31 0;
E_00000000028c24b0 .event edge, v00000000028ed7c0_0;
S_0000000002957cb0 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029565a0_0 .net "ins", 15 0, L_0000000002977f80;  1 drivers
v00000000029560a0_0 .var "result", 31 0;
v00000000029554c0_0 .var "tempOnes", 15 0;
v00000000029559c0_0 .var "tempZero", 15 0;
v0000000002954fc0_0 .net "unSign", 0 0, v00000000028b2940_0;  alias, 1 drivers
E_00000000028c26b0 .event edge, v00000000029565a0_0;
S_0000000002956f30 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_00000000008cd6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002956460_0 .net "Z_flag", 0 0, v0000000002955240_0;  alias, 1 drivers
v0000000002956be0_0 .net "branch", 0 0, v00000000028eeda0_0;  alias, 1 drivers
v00000000029563c0_0 .var "result", 0 0;
E_00000000028c2530 .event edge, v0000000002955240_0, v00000000028eeda0_0;
S_0000000002957b30 .scope module, "CPU_Test2" "mipsCPUData2" 2 11, 3 106 0, S_00000000028f15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000295fc40_0 .net *"_s7", 3 0, L_0000000002978d40;  1 drivers
v000000000295e840_0 .net "aluCode", 2 0, v0000000002958300_0;  1 drivers
v000000000295f4c0_0 .net "aluMuxOut", 31 0, v0000000002958e40_0;  1 drivers
v000000000295e520_0 .net "aluOut", 31 0, v000000000295aa90_0;  1 drivers
v000000000295e8e0_0 .net "aluSource", 0 0, v0000000002959020_0;  1 drivers
v000000000295e7a0_0 .net "andOut", 0 0, v000000000295f740_0;  1 drivers
v000000000295ea20_0 .net "branch", 0 0, v0000000002959160_0;  1 drivers
v000000000295e020_0 .net "branchAddOut", 31 0, v000000000295b670_0;  1 drivers
v000000000295e0c0_0 .net "branchMuxOut", 31 0, v0000000002959840_0;  1 drivers
v000000000295fa60_0 .net "clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v000000000295f7e0_0 .net "instruction", 31 0, L_0000000002978840;  1 drivers
v000000000295efc0_0 .net "jump", 0 0, v00000000029581c0_0;  1 drivers
v000000000295fb00_0 .net "memRead", 0 0, v00000000029592a0_0;  1 drivers
v000000000295fce0_0 .net "memWrite", 0 0, v0000000002958b20_0;  1 drivers
v000000000295fd80_0 .net "mem_to_reg", 0 0, v0000000002959c00_0;  1 drivers
v000000000295f100_0 .net "next", 31 0, v000000000295b3f0_0;  1 drivers
v000000000295e200_0 .net "pcAdd4", 31 0, L_00000000029e37d0;  1 drivers
v000000000295eac0_0 .net "pcOut", 31 0, v000000000295a590_0;  1 drivers
v000000000295f560_0 .net "ramMuxOut", 31 0, v000000000295abd0_0;  1 drivers
v000000000295fe20_0 .net "ramOut", 31 0, v000000000295bad0_0;  1 drivers
v000000000295f880_0 .net "regMuxOut", 4 0, v000000000295b2b0_0;  1 drivers
v000000000295ec00_0 .net "regOutA", 31 0, v000000000295a770_0;  1 drivers
v000000000295f920_0 .net "regOutB", 31 0, v000000000295a8b0_0;  1 drivers
v000000000295e2a0_0 .net "reg_dst", 0 0, v0000000002958800_0;  1 drivers
v000000000295eca0_0 .net "reg_write", 0 0, v00000000029583a0_0;  1 drivers
v000000000295f9c0_0 .net "reset", 0 0, v0000000002971060_0;  alias, 1 drivers
v000000000295fec0_0 .net "shftLeft28Out", 27 0, v000000000295a450_0;  1 drivers
v000000000295e3e0_0 .net "shftLeftOut", 31 0, v000000000295f6a0_0;  1 drivers
v000000000295e980_0 .net "signExtOut", 31 0, v000000000295e700_0;  1 drivers
v000000000295e5c0_0 .net "unSign", 0 0, v0000000002959660_0;  1 drivers
v000000000295f600_0 .net "zFlag", 0 0, v000000000295a090_0;  1 drivers
L_0000000002978980 .part L_0000000002978840, 26, 6;
L_0000000002978b60 .part L_0000000002978840, 16, 5;
L_0000000002978ca0 .part L_0000000002978840, 11, 5;
L_0000000002978d40 .part L_00000000029e37d0, 28, 4;
L_0000000002978e80 .concat [ 28 4 0 0], v000000000295a450_0, L_0000000002978d40;
L_0000000002977c60 .part L_0000000002978840, 21, 5;
L_0000000002978f20 .part L_0000000002978840, 16, 5;
L_0000000002978160 .part L_0000000002978840, 0, 6;
L_00000000029778a0 .part L_0000000002978840, 0, 16;
L_00000000029e3af0 .part L_0000000002978840, 0, 26;
S_00000000029573b0 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029590c0_0 .net "one", 31 0, v000000000295e700_0;  alias, 1 drivers
v0000000002958e40_0 .var "result", 31 0;
v00000000029597a0_0 .net "s", 0 0, v0000000002959020_0;  alias, 1 drivers
v0000000002958bc0_0 .net "zero", 31 0, v000000000295a8b0_0;  alias, 1 drivers
E_00000000028c2570 .event edge, v00000000029597a0_0, v0000000002958bc0_0, v00000000029590c0_0;
S_0000000002957530 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002958c60_0 .net "one", 31 0, v000000000295b670_0;  alias, 1 drivers
v0000000002959840_0 .var "result", 31 0;
v0000000002957f40_0 .net "s", 0 0, v000000000295f740_0;  alias, 1 drivers
v0000000002958440_0 .net "zero", 31 0, L_00000000029e37d0;  alias, 1 drivers
E_00000000028c28f0 .event edge, v0000000002957f40_0, v0000000002958440_0, v0000000002958c60_0;
S_00000000029579b0 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002958300_0 .var "aluCode", 2 0;
v0000000002959020_0 .var "alu_src", 0 0;
v0000000002959160_0 .var "branch", 0 0;
v00000000029588a0_0 .net "clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v00000000029581c0_0 .var "jump", 0 0;
v00000000029592a0_0 .var "memRead", 0 0;
v0000000002958b20_0 .var "memWrite", 0 0;
v0000000002959c00_0 .var "mem_to_reg", 0 0;
v00000000029593e0_0 .net "opcode", 5 0, L_0000000002978980;  1 drivers
v0000000002958800_0 .var "reg_dst", 0 0;
v00000000029583a0_0 .var "reg_write", 0 0;
v00000000029584e0_0 .net "reset", 0 0, v0000000002971060_0;  alias, 1 drivers
v0000000002959660_0 .var "unSign", 0 0;
E_00000000028c1ab0 .event edge, v0000000002880230_0, v00000000029593e0_0;
S_00000000029576b0 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 334 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002958760_0 .net "Enable", 0 0, v00000000029712e0_0;  alias, 1 drivers
v0000000002958580_0 .net "Instruction", 31 0, L_0000000002978840;  alias, 1 drivers
v0000000002958620 .array "Mem", 511 0, 7 0;
v0000000002959de0_0 .net "PC", 31 0, v000000000295a590_0;  alias, 1 drivers
v0000000002958da0_0 .net *"_s0", 7 0, L_0000000002977a80;  1 drivers
v0000000002959700_0 .net *"_s10", 32 0, L_00000000029785c0;  1 drivers
v0000000002959480_0 .net *"_s12", 7 0, L_0000000002977bc0;  1 drivers
v0000000002959520_0 .net *"_s14", 32 0, L_0000000002977d00;  1 drivers
L_000000000297b2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002958940_0 .net *"_s17", 0 0, L_000000000297b2f0;  1 drivers
L_000000000297b338 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002958a80_0 .net/2u *"_s18", 32 0, L_000000000297b338;  1 drivers
v0000000002959a20_0 .net *"_s2", 7 0, L_00000000029783e0;  1 drivers
v0000000002959b60_0 .net *"_s20", 32 0, L_0000000002978de0;  1 drivers
v0000000002958120_0 .net *"_s22", 7 0, L_00000000029780c0;  1 drivers
v00000000029598e0_0 .net *"_s24", 32 0, L_0000000002977940;  1 drivers
L_000000000297b380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029595c0_0 .net *"_s27", 0 0, L_000000000297b380;  1 drivers
L_000000000297b3c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000029589e0_0 .net/2u *"_s28", 32 0, L_000000000297b3c8;  1 drivers
v0000000002959ac0_0 .net *"_s30", 32 0, L_0000000002978660;  1 drivers
v0000000002959ca0_0 .net *"_s4", 32 0, L_0000000002978480;  1 drivers
L_000000000297b260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002958260_0 .net *"_s7", 0 0, L_000000000297b260;  1 drivers
L_000000000297b2a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002958ee0_0 .net/2u *"_s8", 32 0, L_000000000297b2a8;  1 drivers
L_0000000002977a80 .array/port v0000000002958620, v000000000295a590_0;
L_00000000029783e0 .array/port v0000000002958620, L_00000000029785c0;
L_0000000002978480 .concat [ 32 1 0 0], v000000000295a590_0, L_000000000297b260;
L_00000000029785c0 .arith/sum 33, L_0000000002978480, L_000000000297b2a8;
L_0000000002977bc0 .array/port v0000000002958620, L_0000000002978de0;
L_0000000002977d00 .concat [ 32 1 0 0], v000000000295a590_0, L_000000000297b2f0;
L_0000000002978de0 .arith/sum 33, L_0000000002977d00, L_000000000297b338;
L_00000000029780c0 .array/port v0000000002958620, L_0000000002978660;
L_0000000002977940 .concat [ 32 1 0 0], v000000000295a590_0, L_000000000297b380;
L_0000000002978660 .arith/sum 33, L_0000000002977940, L_000000000297b3c8;
L_0000000002978840 .concat [ 8 8 8 8], L_00000000029780c0, L_0000000002977bc0, L_00000000029783e0, L_0000000002977a80;
S_0000000002957830 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002958f80_0 .net "one", 31 0, L_0000000002978e80;  1 drivers
v000000000295b3f0_0 .var "result", 31 0;
v000000000295bb70_0 .net "s", 0 0, v00000000029581c0_0;  alias, 1 drivers
v000000000295b850_0 .net "zero", 31 0, v0000000002959840_0;  alias, 1 drivers
E_00000000028c1b70 .event edge, v00000000029581c0_0, v0000000002959840_0, v0000000002958f80_0;
S_000000000295c260 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 354 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v000000000295a130_0 .net "Clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v000000000295a3b0_0 .net "PCNext", 31 0, v000000000295b3f0_0;  alias, 1 drivers
v000000000295a590_0 .var "PCResult", 31 0;
v000000000295b710_0 .net "Reset", 0 0, v0000000002971060_0;  alias, 1 drivers
S_000000000295ce60 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295a630_0 .net "one", 31 0, v000000000295aa90_0;  alias, 1 drivers
v000000000295abd0_0 .var "result", 31 0;
v000000000295b170_0 .net "s", 0 0, v0000000002959c00_0;  alias, 1 drivers
v000000000295bd50_0 .net "zero", 31 0, v000000000295bad0_0;  alias, 1 drivers
E_00000000028c1bb0 .event edge, v0000000002959c00_0, v000000000295bd50_0, v000000000295a630_0;
S_000000000295c560 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000295a270_0 .net "A_Address", 4 0, L_0000000002977c60;  1 drivers
v000000000295a770_0 .var "A_Data", 31 0;
v000000000295a310_0 .net "B_Address", 4 0, L_0000000002978f20;  1 drivers
v000000000295a8b0_0 .var "B_Data", 31 0;
v000000000295a6d0_0 .net "C_Address", 4 0, v000000000295b2b0_0;  alias, 1 drivers
v000000000295a810_0 .net "C_Data", 31 0, v000000000295abd0_0;  alias, 1 drivers
v000000000295b0d0_0 .net "Clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v000000000295a950 .array "Registers", 31 0, 31 0;
v000000000295a9f0_0 .net "Write", 0 0, v0000000002959c00_0;  alias, 1 drivers
v000000000295a950_0 .array/port v000000000295a950, 0;
v000000000295a950_1 .array/port v000000000295a950, 1;
v000000000295a950_2 .array/port v000000000295a950, 2;
E_00000000028c32b0/0 .event edge, v000000000295a270_0, v000000000295a950_0, v000000000295a950_1, v000000000295a950_2;
v000000000295a950_3 .array/port v000000000295a950, 3;
v000000000295a950_4 .array/port v000000000295a950, 4;
v000000000295a950_5 .array/port v000000000295a950, 5;
v000000000295a950_6 .array/port v000000000295a950, 6;
E_00000000028c32b0/1 .event edge, v000000000295a950_3, v000000000295a950_4, v000000000295a950_5, v000000000295a950_6;
v000000000295a950_7 .array/port v000000000295a950, 7;
v000000000295a950_8 .array/port v000000000295a950, 8;
v000000000295a950_9 .array/port v000000000295a950, 9;
v000000000295a950_10 .array/port v000000000295a950, 10;
E_00000000028c32b0/2 .event edge, v000000000295a950_7, v000000000295a950_8, v000000000295a950_9, v000000000295a950_10;
v000000000295a950_11 .array/port v000000000295a950, 11;
v000000000295a950_12 .array/port v000000000295a950, 12;
v000000000295a950_13 .array/port v000000000295a950, 13;
v000000000295a950_14 .array/port v000000000295a950, 14;
E_00000000028c32b0/3 .event edge, v000000000295a950_11, v000000000295a950_12, v000000000295a950_13, v000000000295a950_14;
v000000000295a950_15 .array/port v000000000295a950, 15;
v000000000295a950_16 .array/port v000000000295a950, 16;
v000000000295a950_17 .array/port v000000000295a950, 17;
v000000000295a950_18 .array/port v000000000295a950, 18;
E_00000000028c32b0/4 .event edge, v000000000295a950_15, v000000000295a950_16, v000000000295a950_17, v000000000295a950_18;
v000000000295a950_19 .array/port v000000000295a950, 19;
v000000000295a950_20 .array/port v000000000295a950, 20;
v000000000295a950_21 .array/port v000000000295a950, 21;
v000000000295a950_22 .array/port v000000000295a950, 22;
E_00000000028c32b0/5 .event edge, v000000000295a950_19, v000000000295a950_20, v000000000295a950_21, v000000000295a950_22;
v000000000295a950_23 .array/port v000000000295a950, 23;
v000000000295a950_24 .array/port v000000000295a950, 24;
v000000000295a950_25 .array/port v000000000295a950, 25;
v000000000295a950_26 .array/port v000000000295a950, 26;
E_00000000028c32b0/6 .event edge, v000000000295a950_23, v000000000295a950_24, v000000000295a950_25, v000000000295a950_26;
v000000000295a950_27 .array/port v000000000295a950, 27;
v000000000295a950_28 .array/port v000000000295a950, 28;
v000000000295a950_29 .array/port v000000000295a950, 29;
v000000000295a950_30 .array/port v000000000295a950, 30;
E_00000000028c32b0/7 .event edge, v000000000295a950_27, v000000000295a950_28, v000000000295a950_29, v000000000295a950_30;
v000000000295a950_31 .array/port v000000000295a950, 31;
E_00000000028c32b0/8 .event edge, v000000000295a950_31, v000000000295a310_0;
E_00000000028c32b0 .event/or E_00000000028c32b0/0, E_00000000028c32b0/1, E_00000000028c32b0/2, E_00000000028c32b0/3, E_00000000028c32b0/4, E_00000000028c32b0/5, E_00000000028c32b0/6, E_00000000028c32b0/7, E_00000000028c32b0/8;
S_000000000295d8e0 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000295b210_0 .net "one", 4 0, L_0000000002978ca0;  1 drivers
v000000000295b2b0_0 .var "result", 4 0;
v000000000295b490_0 .net "s", 0 0, v0000000002958800_0;  alias, 1 drivers
v000000000295adb0_0 .net "zero", 4 0, L_0000000002978b60;  1 drivers
E_00000000028c36f0 .event edge, v0000000002958800_0, v000000000295adb0_0, v000000000295b210_0;
S_000000000295da60 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000297b410 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000295ac70_0 .net/2u *"_s0", 31 0, L_000000000297b410;  1 drivers
v000000000295ad10_0 .net "pc", 31 0, v000000000295a590_0;  alias, 1 drivers
v000000000295b990_0 .net "result", 31 0, L_00000000029e37d0;  alias, 1 drivers
L_00000000029e37d0 .arith/sum 32, v000000000295a590_0, L_000000000297b410;
S_000000000295bf60 .scope module, "adder" "adder" 3 199, 7 8 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000295b5d0_0 .net "entry0", 31 0, v000000000295f6a0_0;  alias, 1 drivers
v000000000295a1d0_0 .net "entry1", 31 0, L_00000000029e37d0;  alias, 1 drivers
v000000000295b670_0 .var "result", 31 0;
E_00000000028c2cb0 .event edge, v000000000295b5d0_0, v0000000002958440_0;
S_000000000295cb60 .scope module, "alu" "ALU" 3 188, 8 1 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v000000000295aa90_0 .var "Result", 31 0;
v000000000295a4f0_0 .net "a", 31 0, v000000000295a770_0;  alias, 1 drivers
v000000000295b350_0 .net "aluCode", 2 0, v0000000002958300_0;  alias, 1 drivers
v000000000295ab30_0 .net "b", 31 0, v0000000002958e40_0;  alias, 1 drivers
v000000000295ae50_0 .var/i "counter", 31 0;
v000000000295aef0_0 .var/i "index", 31 0;
v000000000295af90_0 .net "operation", 5 0, L_0000000002978160;  1 drivers
v000000000295bcb0_0 .var "tempVar", 31 0;
v000000000295b030_0 .var/i "var", 31 0;
v000000000295a090_0 .var "zeroFlag", 0 0;
E_00000000028c32f0 .event edge, v000000000295af90_0, v0000000002958e40_0, v000000000295a770_0;
S_000000000295c6e0 .scope module, "ram" "RAM" 3 191, 9 1 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_000000000295df20 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_000000000295df58 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_000000000295df90 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v000000000295b7b0_0 .net "address", 31 0, v000000000295aa90_0;  alias, 1 drivers
v000000000295b8f0_0 .net "clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v000000000295b530_0 .net "dataIn", 31 0, v000000000295a8b0_0;  alias, 1 drivers
v000000000295ba30 .array "mem", 31 0, 31 0;
v000000000295bad0_0 .var "output_destination", 31 0;
v000000000295bdf0_0 .net "read", 0 0, v00000000029592a0_0;  alias, 1 drivers
v000000000295bc10_0 .net "write", 0 0, v0000000002958b20_0;  alias, 1 drivers
S_000000000295d160 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002959f50_0 .net "in", 25 0, L_00000000029e3af0;  1 drivers
v000000000295a450_0 .var "result", 27 0;
E_00000000028c3270 .event edge, v0000000002959f50_0;
S_000000000295d760 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002959ff0_0 .net "in", 31 0, v000000000295e700_0;  alias, 1 drivers
v000000000295f6a0_0 .var "result", 31 0;
E_00000000028c35b0 .event edge, v00000000029590c0_0;
S_000000000295c0e0 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000295f060_0 .net "ins", 15 0, L_00000000029778a0;  1 drivers
v000000000295e700_0 .var "result", 31 0;
v000000000295e480_0 .var "tempOnes", 15 0;
v000000000295e160_0 .var "tempZero", 15 0;
v000000000295fba0_0 .net "unSign", 0 0, v0000000002959660_0;  alias, 1 drivers
E_00000000028c3870 .event edge, v000000000295f060_0;
S_000000000295c9e0 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_0000000002957b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v000000000295e340_0 .net "Z_flag", 0 0, v000000000295a090_0;  alias, 1 drivers
v000000000295eb60_0 .net "branch", 0 0, v0000000002959160_0;  alias, 1 drivers
v000000000295f740_0 .var "result", 0 0;
E_00000000028c3330 .event edge, v000000000295a090_0, v0000000002959160_0;
S_000000000295d2e0 .scope module, "CPU_Test3" "mipsCPUData2" 2 12, 3 106 0, S_00000000028f15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002963380_0 .net *"_s7", 3 0, L_00000000029e3eb0;  1 drivers
v0000000002963920_0 .net "aluCode", 2 0, v000000000295f2e0_0;  1 drivers
v0000000002963560_0 .net "aluMuxOut", 31 0, v000000000295e660_0;  1 drivers
v0000000002963060_0 .net "aluOut", 31 0, v00000000029602c0_0;  1 drivers
v0000000002962b60_0 .net "aluSource", 0 0, v000000000295f420_0;  1 drivers
v0000000002963100_0 .net "andOut", 0 0, v00000000029628e0_0;  1 drivers
v0000000002962c00_0 .net "branch", 0 0, v00000000029611c0_0;  1 drivers
v00000000029631a0_0 .net "branchAddOut", 31 0, v0000000002960220_0;  1 drivers
v0000000002962ca0_0 .net "branchMuxOut", 31 0, v000000000295f380_0;  1 drivers
v0000000002962d40_0 .net "clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v00000000029705c0_0 .net "instruction", 31 0, L_00000000029e55d0;  1 drivers
v0000000002970020_0 .net "jump", 0 0, v0000000002960680_0;  1 drivers
v0000000002970de0_0 .net "memRead", 0 0, v0000000002961e40_0;  1 drivers
v0000000002970ac0_0 .net "memWrite", 0 0, v0000000002960900_0;  1 drivers
v000000000296fee0_0 .net "mem_to_reg", 0 0, v0000000002961d00_0;  1 drivers
v000000000296f4e0_0 .net "next", 31 0, v0000000002960f40_0;  1 drivers
v0000000002970f20_0 .net "pcAdd4", 31 0, L_00000000029e39b0;  1 drivers
v000000000296f8a0_0 .net "pcOut", 31 0, v0000000002960fe0_0;  1 drivers
v000000000296f9e0_0 .net "ramMuxOut", 31 0, v0000000002961260_0;  1 drivers
v000000000296fbc0_0 .net "ramOut", 31 0, v0000000002963420_0;  1 drivers
v0000000002970700_0 .net "regMuxOut", 4 0, v00000000029618a0_0;  1 drivers
v000000000296f620_0 .net "regOutA", 31 0, v0000000002961620_0;  1 drivers
v000000000296f260_0 .net "regOutB", 31 0, v0000000002961c60_0;  1 drivers
v000000000296fa80_0 .net "reg_dst", 0 0, v0000000002961580_0;  1 drivers
v000000000296fda0_0 .net "reg_write", 0 0, v0000000002961940_0;  1 drivers
v000000000296f120_0 .net "reset", 0 0, v0000000002971060_0;  alias, 1 drivers
v0000000002971100_0 .net "shftLeft28Out", 27 0, v0000000002962e80_0;  1 drivers
v0000000002970fc0_0 .net "shftLeftOut", 31 0, v0000000002963ec0_0;  1 drivers
v0000000002970d40_0 .net "signExtOut", 31 0, v0000000002963c40_0;  1 drivers
v00000000029717e0_0 .net "unSign", 0 0, v0000000002962660_0;  1 drivers
v0000000002970660_0 .net "zFlag", 0 0, v0000000002963600_0;  1 drivers
L_00000000029e3690 .part L_00000000029e55d0, 26, 6;
L_00000000029e4310 .part L_00000000029e55d0, 16, 5;
L_00000000029e4e50 .part L_00000000029e55d0, 11, 5;
L_00000000029e3eb0 .part L_00000000029e39b0, 28, 4;
L_00000000029e3550 .concat [ 28 4 0 0], v0000000002962e80_0, L_00000000029e3eb0;
L_00000000029e3370 .part L_00000000029e55d0, 21, 5;
L_00000000029e5030 .part L_00000000029e55d0, 16, 5;
L_00000000029e46d0 .part L_00000000029e55d0, 0, 6;
L_00000000029e4590 .part L_00000000029e55d0, 0, 16;
L_00000000029e5850 .part L_00000000029e55d0, 0, 26;
S_000000000295d5e0 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295ed40_0 .net "one", 31 0, v0000000002963c40_0;  alias, 1 drivers
v000000000295e660_0 .var "result", 31 0;
v000000000295ede0_0 .net "s", 0 0, v000000000295f420_0;  alias, 1 drivers
v000000000295ee80_0 .net "zero", 31 0, v0000000002961c60_0;  alias, 1 drivers
E_00000000028c3130 .event edge, v000000000295ede0_0, v000000000295ee80_0, v000000000295ed40_0;
S_000000000295cce0 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000295ef20_0 .net "one", 31 0, v0000000002960220_0;  alias, 1 drivers
v000000000295f380_0 .var "result", 31 0;
v000000000295f1a0_0 .net "s", 0 0, v00000000029628e0_0;  alias, 1 drivers
v000000000295f240_0 .net "zero", 31 0, L_00000000029e39b0;  alias, 1 drivers
E_00000000028c3370 .event edge, v000000000295f1a0_0, v000000000295f240_0, v000000000295ef20_0;
S_000000000295c3e0 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v000000000295f2e0_0 .var "aluCode", 2 0;
v000000000295f420_0 .var "alu_src", 0 0;
v00000000029611c0_0 .var "branch", 0 0;
v0000000002960b80_0 .net "clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v0000000002960680_0 .var "jump", 0 0;
v0000000002961e40_0 .var "memRead", 0 0;
v0000000002960900_0 .var "memWrite", 0 0;
v0000000002961d00_0 .var "mem_to_reg", 0 0;
v0000000002960540_0 .net "opcode", 5 0, L_00000000029e3690;  1 drivers
v0000000002961580_0 .var "reg_dst", 0 0;
v0000000002961940_0 .var "reg_write", 0 0;
v00000000029614e0_0 .net "reset", 0 0, v0000000002971060_0;  alias, 1 drivers
v0000000002962660_0 .var "unSign", 0 0;
E_00000000028c3030 .event edge, v0000000002880230_0, v0000000002960540_0;
S_000000000295cfe0 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 334 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000029613a0_0 .net "Enable", 0 0, v00000000029712e0_0;  alias, 1 drivers
v0000000002960e00_0 .net "Instruction", 31 0, L_00000000029e55d0;  alias, 1 drivers
v0000000002960ae0 .array "Mem", 511 0, 7 0;
v0000000002961800_0 .net "PC", 31 0, v0000000002960fe0_0;  alias, 1 drivers
v00000000029604a0_0 .net *"_s0", 7 0, L_00000000029e4130;  1 drivers
v0000000002960c20_0 .net *"_s10", 32 0, L_00000000029e4630;  1 drivers
v0000000002960ea0_0 .net *"_s12", 7 0, L_00000000029e3e10;  1 drivers
v0000000002960a40_0 .net *"_s14", 32 0, L_00000000029e3410;  1 drivers
L_000000000297b4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002962340_0 .net *"_s17", 0 0, L_000000000297b4e8;  1 drivers
L_000000000297b530 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002960cc0_0 .net/2u *"_s18", 32 0, L_000000000297b530;  1 drivers
v0000000002961120_0 .net *"_s2", 7 0, L_00000000029e32d0;  1 drivers
v0000000002960860_0 .net *"_s20", 32 0, L_00000000029e4bd0;  1 drivers
v00000000029609a0_0 .net *"_s22", 7 0, L_00000000029e53f0;  1 drivers
v0000000002960360_0 .net *"_s24", 32 0, L_00000000029e3f50;  1 drivers
L_000000000297b578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002960d60_0 .net *"_s27", 0 0, L_000000000297b578;  1 drivers
L_000000000297b5c0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002962480_0 .net/2u *"_s28", 32 0, L_000000000297b5c0;  1 drivers
v0000000002961f80_0 .net *"_s30", 32 0, L_00000000029e4f90;  1 drivers
v0000000002962020_0 .net *"_s4", 32 0, L_00000000029e50d0;  1 drivers
L_000000000297b458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029627a0_0 .net *"_s7", 0 0, L_000000000297b458;  1 drivers
L_000000000297b4a0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029620c0_0 .net/2u *"_s8", 32 0, L_000000000297b4a0;  1 drivers
L_00000000029e4130 .array/port v0000000002960ae0, v0000000002960fe0_0;
L_00000000029e32d0 .array/port v0000000002960ae0, L_00000000029e4630;
L_00000000029e50d0 .concat [ 32 1 0 0], v0000000002960fe0_0, L_000000000297b458;
L_00000000029e4630 .arith/sum 33, L_00000000029e50d0, L_000000000297b4a0;
L_00000000029e3e10 .array/port v0000000002960ae0, L_00000000029e4bd0;
L_00000000029e3410 .concat [ 32 1 0 0], v0000000002960fe0_0, L_000000000297b4e8;
L_00000000029e4bd0 .arith/sum 33, L_00000000029e3410, L_000000000297b530;
L_00000000029e53f0 .array/port v0000000002960ae0, L_00000000029e4f90;
L_00000000029e3f50 .concat [ 32 1 0 0], v0000000002960fe0_0, L_000000000297b578;
L_00000000029e4f90 .arith/sum 33, L_00000000029e3f50, L_000000000297b5c0;
L_00000000029e55d0 .concat [ 8 8 8 8], L_00000000029e53f0, L_00000000029e3e10, L_00000000029e32d0, L_00000000029e4130;
S_000000000295dbe0 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002962160_0 .net "one", 31 0, L_00000000029e3550;  1 drivers
v0000000002960f40_0 .var "result", 31 0;
v0000000002961760_0 .net "s", 0 0, v0000000002960680_0;  alias, 1 drivers
v0000000002962700_0 .net "zero", 31 0, v000000000295f380_0;  alias, 1 drivers
E_00000000028c33b0 .event edge, v0000000002960680_0, v000000000295f380_0, v0000000002962160_0;
S_000000000295dd60 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 354 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002961bc0_0 .net "Clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v0000000002960040_0 .net "PCNext", 31 0, v0000000002960f40_0;  alias, 1 drivers
v0000000002960fe0_0 .var "PCResult", 31 0;
v0000000002961440_0 .net "Reset", 0 0, v0000000002971060_0;  alias, 1 drivers
S_000000000295d460 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029622a0_0 .net "one", 31 0, v00000000029602c0_0;  alias, 1 drivers
v0000000002961260_0 .var "result", 31 0;
v0000000002961300_0 .net "s", 0 0, v0000000002961d00_0;  alias, 1 drivers
v00000000029619e0_0 .net "zero", 31 0, v0000000002963420_0;  alias, 1 drivers
E_00000000028c2c30 .event edge, v0000000002961d00_0, v00000000029619e0_0, v00000000029622a0_0;
S_000000000295c860 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002961080_0 .net "A_Address", 4 0, L_00000000029e3370;  1 drivers
v0000000002961620_0 .var "A_Data", 31 0;
v00000000029607c0_0 .net "B_Address", 4 0, L_00000000029e5030;  1 drivers
v0000000002961c60_0 .var "B_Data", 31 0;
v0000000002961a80_0 .net "C_Address", 4 0, v00000000029618a0_0;  alias, 1 drivers
v00000000029600e0_0 .net "C_Data", 31 0, v0000000002961260_0;  alias, 1 drivers
v0000000002962200_0 .net "Clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v00000000029616c0 .array "Registers", 31 0, 31 0;
v00000000029605e0_0 .net "Write", 0 0, v0000000002961d00_0;  alias, 1 drivers
v00000000029616c0_0 .array/port v00000000029616c0, 0;
v00000000029616c0_1 .array/port v00000000029616c0, 1;
v00000000029616c0_2 .array/port v00000000029616c0, 2;
E_00000000028c2ff0/0 .event edge, v0000000002961080_0, v00000000029616c0_0, v00000000029616c0_1, v00000000029616c0_2;
v00000000029616c0_3 .array/port v00000000029616c0, 3;
v00000000029616c0_4 .array/port v00000000029616c0, 4;
v00000000029616c0_5 .array/port v00000000029616c0, 5;
v00000000029616c0_6 .array/port v00000000029616c0, 6;
E_00000000028c2ff0/1 .event edge, v00000000029616c0_3, v00000000029616c0_4, v00000000029616c0_5, v00000000029616c0_6;
v00000000029616c0_7 .array/port v00000000029616c0, 7;
v00000000029616c0_8 .array/port v00000000029616c0, 8;
v00000000029616c0_9 .array/port v00000000029616c0, 9;
v00000000029616c0_10 .array/port v00000000029616c0, 10;
E_00000000028c2ff0/2 .event edge, v00000000029616c0_7, v00000000029616c0_8, v00000000029616c0_9, v00000000029616c0_10;
v00000000029616c0_11 .array/port v00000000029616c0, 11;
v00000000029616c0_12 .array/port v00000000029616c0, 12;
v00000000029616c0_13 .array/port v00000000029616c0, 13;
v00000000029616c0_14 .array/port v00000000029616c0, 14;
E_00000000028c2ff0/3 .event edge, v00000000029616c0_11, v00000000029616c0_12, v00000000029616c0_13, v00000000029616c0_14;
v00000000029616c0_15 .array/port v00000000029616c0, 15;
v00000000029616c0_16 .array/port v00000000029616c0, 16;
v00000000029616c0_17 .array/port v00000000029616c0, 17;
v00000000029616c0_18 .array/port v00000000029616c0, 18;
E_00000000028c2ff0/4 .event edge, v00000000029616c0_15, v00000000029616c0_16, v00000000029616c0_17, v00000000029616c0_18;
v00000000029616c0_19 .array/port v00000000029616c0, 19;
v00000000029616c0_20 .array/port v00000000029616c0, 20;
v00000000029616c0_21 .array/port v00000000029616c0, 21;
v00000000029616c0_22 .array/port v00000000029616c0, 22;
E_00000000028c2ff0/5 .event edge, v00000000029616c0_19, v00000000029616c0_20, v00000000029616c0_21, v00000000029616c0_22;
v00000000029616c0_23 .array/port v00000000029616c0, 23;
v00000000029616c0_24 .array/port v00000000029616c0, 24;
v00000000029616c0_25 .array/port v00000000029616c0, 25;
v00000000029616c0_26 .array/port v00000000029616c0, 26;
E_00000000028c2ff0/6 .event edge, v00000000029616c0_23, v00000000029616c0_24, v00000000029616c0_25, v00000000029616c0_26;
v00000000029616c0_27 .array/port v00000000029616c0, 27;
v00000000029616c0_28 .array/port v00000000029616c0, 28;
v00000000029616c0_29 .array/port v00000000029616c0, 29;
v00000000029616c0_30 .array/port v00000000029616c0, 30;
E_00000000028c2ff0/7 .event edge, v00000000029616c0_27, v00000000029616c0_28, v00000000029616c0_29, v00000000029616c0_30;
v00000000029616c0_31 .array/port v00000000029616c0, 31;
E_00000000028c2ff0/8 .event edge, v00000000029616c0_31, v00000000029607c0_0;
E_00000000028c2ff0 .event/or E_00000000028c2ff0/0, E_00000000028c2ff0/1, E_00000000028c2ff0/2, E_00000000028c2ff0/3, E_00000000028c2ff0/4, E_00000000028c2ff0/5, E_00000000028c2ff0/6, E_00000000028c2ff0/7, E_00000000028c2ff0/8;
S_000000000296c350 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002960720_0 .net "one", 4 0, L_00000000029e4e50;  1 drivers
v00000000029618a0_0 .var "result", 4 0;
v0000000002961b20_0 .net "s", 0 0, v0000000002961580_0;  alias, 1 drivers
v0000000002960180_0 .net "zero", 4 0, L_00000000029e4310;  1 drivers
E_00000000028c3730 .event edge, v0000000002961580_0, v0000000002960180_0, v0000000002960720_0;
S_000000000296cc50 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000297b608 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002961da0_0 .net/2u *"_s0", 31 0, L_000000000297b608;  1 drivers
v00000000029623e0_0 .net "pc", 31 0, v0000000002960fe0_0;  alias, 1 drivers
v0000000002961ee0_0 .net "result", 31 0, L_00000000029e39b0;  alias, 1 drivers
L_00000000029e39b0 .arith/sum 32, v0000000002960fe0_0, L_000000000297b608;
S_000000000296d250 .scope module, "adder" "adder" 3 199, 7 8 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002962520_0 .net "entry0", 31 0, v0000000002963ec0_0;  alias, 1 drivers
v00000000029625c0_0 .net "entry1", 31 0, L_00000000029e39b0;  alias, 1 drivers
v0000000002960220_0 .var "result", 31 0;
E_00000000028c2bf0 .event edge, v0000000002962520_0, v000000000295f240_0;
S_000000000296cdd0 .scope module, "alu" "ALU" 3 188, 8 1 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v00000000029602c0_0 .var "Result", 31 0;
v0000000002960400_0 .net "a", 31 0, v0000000002961620_0;  alias, 1 drivers
v0000000002963ce0_0 .net "aluCode", 2 0, v000000000295f2e0_0;  alias, 1 drivers
v00000000029639c0_0 .net "b", 31 0, v000000000295e660_0;  alias, 1 drivers
v0000000002963880_0 .var/i "counter", 31 0;
v00000000029634c0_0 .var/i "index", 31 0;
v0000000002963a60_0 .net "operation", 5 0, L_00000000029e46d0;  1 drivers
v0000000002963240_0 .var "tempVar", 31 0;
v0000000002963e20_0 .var/i "var", 31 0;
v0000000002963600_0 .var "zeroFlag", 0 0;
E_00000000028c3070 .event edge, v0000000002963a60_0, v000000000295e660_0, v0000000002961620_0;
S_000000000296c7d0 .scope module, "ram" "RAM" 3 191, 9 1 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000008d3cd0 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000008d3d08 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000008d3d40 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000029636a0_0 .net "address", 31 0, v00000000029602c0_0;  alias, 1 drivers
v00000000029637e0_0 .net "clk", 0 0, v00000000029712e0_0;  alias, 1 drivers
v0000000002962840_0 .net "dataIn", 31 0, v0000000002961c60_0;  alias, 1 drivers
v0000000002962de0 .array "mem", 31 0, 31 0;
v0000000002963420_0 .var "output_destination", 31 0;
v0000000002963b00_0 .net "read", 0 0, v0000000002961e40_0;  alias, 1 drivers
v0000000002963d80_0 .net "write", 0 0, v0000000002960900_0;  alias, 1 drivers
S_000000000296db50 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002962a20_0 .net "in", 25 0, L_00000000029e5850;  1 drivers
v0000000002962e80_0 .var "result", 27 0;
E_00000000028c30f0 .event edge, v0000000002962a20_0;
S_000000000296cf50 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002962f20_0 .net "in", 31 0, v0000000002963c40_0;  alias, 1 drivers
v0000000002963ec0_0 .var "result", 31 0;
E_00000000028c29f0 .event edge, v000000000295ed40_0;
S_000000000296d6d0 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002963ba0_0 .net "ins", 15 0, L_00000000029e4590;  1 drivers
v0000000002963c40_0 .var "result", 31 0;
v0000000002962fc0_0 .var "tempOnes", 15 0;
v00000000029632e0_0 .var "tempZero", 15 0;
v0000000002962980_0 .net "unSign", 0 0, v0000000002962660_0;  alias, 1 drivers
E_00000000028c31f0 .event edge, v0000000002963ba0_0;
S_000000000296d3d0 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_000000000295d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002963740_0 .net "Z_flag", 0 0, v0000000002963600_0;  alias, 1 drivers
v0000000002962ac0_0 .net "branch", 0 0, v00000000029611c0_0;  alias, 1 drivers
v00000000029628e0_0 .var "result", 0 0;
E_00000000028c34f0 .event edge, v0000000002963600_0, v00000000029611c0_0;
S_00000000028f1730 .scope module, "mipsCPUData3" "mipsCPUData3" 3 211;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002975e60_0 .net *"_s7", 3 0, L_00000000029e4270;  1 drivers
v0000000002976860_0 .net "aluCode", 2 0, v0000000002971560_0;  1 drivers
v0000000002977760_0 .net "aluMuxOut", 31 0, v000000000296f1c0_0;  1 drivers
v0000000002975460_0 .net "aluOut", 31 0, v0000000002972280_0;  1 drivers
v0000000002976180_0 .net "aluSource", 0 0, v00000000029708e0_0;  1 drivers
v0000000002975780_0 .net "andOut", 0 0, v00000000029756e0_0;  1 drivers
v0000000002977080_0 .net "branch", 0 0, v000000000296f300_0;  1 drivers
v0000000002975f00_0 .net "branchAddOut", 31 0, v0000000002972f00_0;  1 drivers
v0000000002976220_0 .net "branchMuxOut", 31 0, v000000000296ff80_0;  1 drivers
o000000000290cec8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002976ea0_0 .net "clk", 0 0, o000000000290cec8;  0 drivers
v0000000002976f40_0 .net "instruction", 31 0, L_00000000029e3cd0;  1 drivers
v0000000002975fa0_0 .net "jump", 0 0, v0000000002970980_0;  1 drivers
v00000000029755a0_0 .net "memRead", 0 0, v0000000002970a20_0;  1 drivers
v00000000029753c0_0 .net "memWrite", 0 0, v00000000029700c0_0;  1 drivers
v0000000002977120_0 .net "mem_to_reg", 0 0, v00000000029711a0_0;  1 drivers
v0000000002976360_0 .net "next", 31 0, v00000000029726e0_0;  1 drivers
v00000000029773a0_0 .net "pcAdd4", 31 0, L_00000000029e4950;  1 drivers
v0000000002975c80_0 .net "pcOut", 31 0, v0000000002971920_0;  1 drivers
v0000000002975b40_0 .net "ramMuxOut", 31 0, v0000000002972820_0;  1 drivers
v0000000002977440_0 .net "ramOut", 31 0, v0000000002976b80_0;  1 drivers
v0000000002977800_0 .net "regMuxOut", 4 0, v0000000002972b40_0;  1 drivers
v00000000029771c0_0 .net "regOutA", 31 0, v0000000002971d80_0;  1 drivers
v0000000002976400_0 .net "regOutB", 31 0, v0000000002972a00_0;  1 drivers
v0000000002977260_0 .net "reg_dst", 0 0, v0000000002970160_0;  1 drivers
v00000000029769a0_0 .net "reg_write", 0 0, v0000000002970200_0;  1 drivers
o000000000290d048 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002977620_0 .net "reset", 0 0, o000000000290d048;  0 drivers
v0000000002977580_0 .net "shftLeft28Out", 27 0, v0000000002976ae0_0;  1 drivers
v00000000029764a0_0 .net "shftLeftOut", 31 0, v00000000029776c0_0;  1 drivers
v0000000002975640_0 .net "signExtOut", 31 0, v0000000002976cc0_0;  1 drivers
v0000000002975960_0 .net "unSign", 0 0, v0000000002971380_0;  1 drivers
v0000000002975a00_0 .net "zFlag", 0 0, v0000000002976680_0;  1 drivers
L_00000000029e4db0 .part L_00000000029e3cd0, 26, 6;
L_00000000029e43b0 .part L_00000000029e3cd0, 16, 5;
L_00000000029e5170 .part L_00000000029e3cd0, 11, 5;
L_00000000029e4270 .part L_00000000029e4950, 28, 4;
L_00000000029e52b0 .concat [ 28 4 0 0], v0000000002976ae0_0, L_00000000029e4270;
L_00000000029e5350 .part L_00000000029e3cd0, 21, 5;
L_00000000029e4a90 .part L_00000000029e3cd0, 16, 5;
L_00000000029e3d70 .part L_00000000029e3cd0, 0, 6;
L_00000000029e5490 .part L_00000000029e3cd0, 0, 16;
L_00000000029e3a50 .part L_00000000029e3cd0, 0, 26;
S_000000000296de50 .scope module, "ALU_Mux" "mux32" 3 284, 4 23 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029707a0_0 .net "one", 31 0, v0000000002976cc0_0;  alias, 1 drivers
v000000000296f1c0_0 .var "result", 31 0;
v0000000002970480_0 .net "s", 0 0, v00000000029708e0_0;  alias, 1 drivers
v000000000296f080_0 .net "zero", 31 0, v0000000002972a00_0;  alias, 1 drivers
E_00000000028c3430 .event edge, v0000000002970480_0, v000000000296f080_0, v00000000029707a0_0;
S_000000000296c1d0 .scope module, "Branch_Mux" "mux32" 3 286, 4 23 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296fe40_0 .net "one", 31 0, v0000000002972f00_0;  alias, 1 drivers
v000000000296ff80_0 .var "result", 31 0;
v0000000002970840_0 .net "s", 0 0, v00000000029756e0_0;  alias, 1 drivers
v000000000296fb20_0 .net "zero", 31 0, L_00000000029e4950;  alias, 1 drivers
E_00000000028c2930 .event edge, v0000000002970840_0, v000000000296fb20_0, v000000000296fe40_0;
S_000000000296d550 .scope module, "Control_Unit" "control" 3 277, 5 1 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002971560_0 .var "aluCode", 2 0;
v00000000029708e0_0 .var "alu_src", 0 0;
v000000000296f300_0 .var "branch", 0 0;
v000000000296f3a0_0 .net "clk", 0 0, o000000000290cec8;  alias, 0 drivers
v0000000002970980_0 .var "jump", 0 0;
v0000000002970a20_0 .var "memRead", 0 0;
v00000000029700c0_0 .var "memWrite", 0 0;
v00000000029711a0_0 .var "mem_to_reg", 0 0;
v0000000002970b60_0 .net "opcode", 5 0, L_00000000029e4db0;  1 drivers
v0000000002970160_0 .var "reg_dst", 0 0;
v0000000002970200_0 .var "reg_write", 0 0;
v000000000296f580_0 .net "reset", 0 0, o000000000290d048;  alias, 0 drivers
v0000000002971380_0 .var "unSign", 0 0;
E_00000000028c2cf0 .event edge, v000000000296f580_0, v0000000002970b60_0;
S_000000000296d0d0 .scope module, "Instruction_Memory" "instructMemTest3" 3 274, 5 344 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002971600_0 .net "Enable", 0 0, o000000000290cec8;  alias, 0 drivers
v00000000029702a0_0 .net "Instruction", 31 0, L_00000000029e3cd0;  alias, 1 drivers
v000000000296f6c0 .array "Mem", 511 0, 7 0;
v000000000296f940_0 .net "PC", 31 0, v0000000002971920_0;  alias, 1 drivers
v000000000296fc60_0 .net *"_s0", 7 0, L_00000000029e3730;  1 drivers
v0000000002971420_0 .net *"_s10", 32 0, L_00000000029e3b90;  1 drivers
v0000000002970340_0 .net *"_s12", 7 0, L_00000000029e4770;  1 drivers
v000000000296f440_0 .net *"_s14", 32 0, L_00000000029e35f0;  1 drivers
L_000000000297b6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002971240_0 .net *"_s17", 0 0, L_000000000297b6e0;  1 drivers
L_000000000297b728 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000029714c0_0 .net/2u *"_s18", 32 0, L_000000000297b728;  1 drivers
v000000000296fd00_0 .net *"_s2", 7 0, L_00000000029e34b0;  1 drivers
v00000000029703e0_0 .net *"_s20", 32 0, L_00000000029e5210;  1 drivers
v0000000002970520_0 .net *"_s22", 7 0, L_00000000029e3c30;  1 drivers
v0000000002970c00_0 .net *"_s24", 32 0, L_00000000029e4d10;  1 drivers
L_000000000297b770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002970e80_0 .net *"_s27", 0 0, L_000000000297b770;  1 drivers
L_000000000297b7b8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000296f760_0 .net/2u *"_s28", 32 0, L_000000000297b7b8;  1 drivers
v0000000002970ca0_0 .net *"_s30", 32 0, L_00000000029e3870;  1 drivers
v00000000029716a0_0 .net *"_s4", 32 0, L_00000000029e4c70;  1 drivers
L_000000000297b650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002971740_0 .net *"_s7", 0 0, L_000000000297b650;  1 drivers
L_000000000297b698 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000296f800_0 .net/2u *"_s8", 32 0, L_000000000297b698;  1 drivers
L_00000000029e3730 .array/port v000000000296f6c0, v0000000002971920_0;
L_00000000029e34b0 .array/port v000000000296f6c0, L_00000000029e3b90;
L_00000000029e4c70 .concat [ 32 1 0 0], v0000000002971920_0, L_000000000297b650;
L_00000000029e3b90 .arith/sum 33, L_00000000029e4c70, L_000000000297b698;
L_00000000029e4770 .array/port v000000000296f6c0, L_00000000029e5210;
L_00000000029e35f0 .concat [ 32 1 0 0], v0000000002971920_0, L_000000000297b6e0;
L_00000000029e5210 .arith/sum 33, L_00000000029e35f0, L_000000000297b728;
L_00000000029e3c30 .array/port v000000000296f6c0, L_00000000029e3870;
L_00000000029e4d10 .concat [ 32 1 0 0], v0000000002971920_0, L_000000000297b770;
L_00000000029e3870 .arith/sum 33, L_00000000029e4d10, L_000000000297b7b8;
L_00000000029e3cd0 .concat [ 8 8 8 8], L_00000000029e3c30, L_00000000029e4770, L_00000000029e34b0, L_00000000029e3730;
S_000000000296d850 .scope module, "Jump_Mux" "mux32" 3 287, 4 23 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002971ec0_0 .net "one", 31 0, L_00000000029e52b0;  1 drivers
v00000000029726e0_0 .var "result", 31 0;
v0000000002972c80_0 .net "s", 0 0, v0000000002970980_0;  alias, 1 drivers
v00000000029721e0_0 .net "zero", 31 0, v000000000296ff80_0;  alias, 1 drivers
E_00000000028c2eb0 .event edge, v0000000002970980_0, v000000000296ff80_0, v0000000002971ec0_0;
S_000000000296d9d0 .scope module, "Program_Counter" "ProgramCounter" 3 270, 5 354 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002972640_0 .net "Clk", 0 0, o000000000290cec8;  alias, 0 drivers
v0000000002971ba0_0 .net "PCNext", 31 0, v00000000029726e0_0;  alias, 1 drivers
v0000000002971920_0 .var "PCResult", 31 0;
v0000000002972780_0 .net "Reset", 0 0, o000000000290d048;  alias, 0 drivers
E_00000000028c2970 .event posedge, v000000000296f3a0_0;
S_000000000296c950 .scope module, "RAM_Mux" "mux32" 3 285, 4 23 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002972140_0 .net "one", 31 0, v0000000002972280_0;  alias, 1 drivers
v0000000002972820_0 .var "result", 31 0;
v0000000002972d20_0 .net "s", 0 0, v00000000029711a0_0;  alias, 1 drivers
v0000000002971f60_0 .net "zero", 31 0, v0000000002976b80_0;  alias, 1 drivers
E_00000000028c3530 .event edge, v00000000029711a0_0, v0000000002971f60_0, v0000000002972140_0;
S_000000000296dcd0 .scope module, "Register_File" "RegisterFile" 3 290, 6 1 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002971e20_0 .net "A_Address", 4 0, L_00000000029e5350;  1 drivers
v0000000002971d80_0 .var "A_Data", 31 0;
v0000000002972dc0_0 .net "B_Address", 4 0, L_00000000029e4a90;  1 drivers
v0000000002972a00_0 .var "B_Data", 31 0;
v00000000029728c0_0 .net "C_Address", 4 0, v0000000002972b40_0;  alias, 1 drivers
v0000000002972500_0 .net "C_Data", 31 0, v0000000002972820_0;  alias, 1 drivers
v0000000002972aa0_0 .net "Clk", 0 0, o000000000290cec8;  alias, 0 drivers
v0000000002971c40 .array "Registers", 31 0, 31 0;
v0000000002972960_0 .net "Write", 0 0, v00000000029711a0_0;  alias, 1 drivers
v0000000002971c40_0 .array/port v0000000002971c40, 0;
v0000000002971c40_1 .array/port v0000000002971c40, 1;
v0000000002971c40_2 .array/port v0000000002971c40, 2;
E_00000000028c3570/0 .event edge, v0000000002971e20_0, v0000000002971c40_0, v0000000002971c40_1, v0000000002971c40_2;
v0000000002971c40_3 .array/port v0000000002971c40, 3;
v0000000002971c40_4 .array/port v0000000002971c40, 4;
v0000000002971c40_5 .array/port v0000000002971c40, 5;
v0000000002971c40_6 .array/port v0000000002971c40, 6;
E_00000000028c3570/1 .event edge, v0000000002971c40_3, v0000000002971c40_4, v0000000002971c40_5, v0000000002971c40_6;
v0000000002971c40_7 .array/port v0000000002971c40, 7;
v0000000002971c40_8 .array/port v0000000002971c40, 8;
v0000000002971c40_9 .array/port v0000000002971c40, 9;
v0000000002971c40_10 .array/port v0000000002971c40, 10;
E_00000000028c3570/2 .event edge, v0000000002971c40_7, v0000000002971c40_8, v0000000002971c40_9, v0000000002971c40_10;
v0000000002971c40_11 .array/port v0000000002971c40, 11;
v0000000002971c40_12 .array/port v0000000002971c40, 12;
v0000000002971c40_13 .array/port v0000000002971c40, 13;
v0000000002971c40_14 .array/port v0000000002971c40, 14;
E_00000000028c3570/3 .event edge, v0000000002971c40_11, v0000000002971c40_12, v0000000002971c40_13, v0000000002971c40_14;
v0000000002971c40_15 .array/port v0000000002971c40, 15;
v0000000002971c40_16 .array/port v0000000002971c40, 16;
v0000000002971c40_17 .array/port v0000000002971c40, 17;
v0000000002971c40_18 .array/port v0000000002971c40, 18;
E_00000000028c3570/4 .event edge, v0000000002971c40_15, v0000000002971c40_16, v0000000002971c40_17, v0000000002971c40_18;
v0000000002971c40_19 .array/port v0000000002971c40, 19;
v0000000002971c40_20 .array/port v0000000002971c40, 20;
v0000000002971c40_21 .array/port v0000000002971c40, 21;
v0000000002971c40_22 .array/port v0000000002971c40, 22;
E_00000000028c3570/5 .event edge, v0000000002971c40_19, v0000000002971c40_20, v0000000002971c40_21, v0000000002971c40_22;
v0000000002971c40_23 .array/port v0000000002971c40, 23;
v0000000002971c40_24 .array/port v0000000002971c40, 24;
v0000000002971c40_25 .array/port v0000000002971c40, 25;
v0000000002971c40_26 .array/port v0000000002971c40, 26;
E_00000000028c3570/6 .event edge, v0000000002971c40_23, v0000000002971c40_24, v0000000002971c40_25, v0000000002971c40_26;
v0000000002971c40_27 .array/port v0000000002971c40, 27;
v0000000002971c40_28 .array/port v0000000002971c40, 28;
v0000000002971c40_29 .array/port v0000000002971c40, 29;
v0000000002971c40_30 .array/port v0000000002971c40, 30;
E_00000000028c3570/7 .event edge, v0000000002971c40_27, v0000000002971c40_28, v0000000002971c40_29, v0000000002971c40_30;
v0000000002971c40_31 .array/port v0000000002971c40, 31;
E_00000000028c3570/8 .event edge, v0000000002971c40_31, v0000000002972dc0_0;
E_00000000028c3570 .event/or E_00000000028c3570/0, E_00000000028c3570/1, E_00000000028c3570/2, E_00000000028c3570/3, E_00000000028c3570/4, E_00000000028c3570/5, E_00000000028c3570/6, E_00000000028c3570/7, E_00000000028c3570/8;
S_000000000296c050 .scope module, "Register_Mux" "mux4" 3 283, 4 13 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002971ce0_0 .net "one", 4 0, L_00000000029e5170;  1 drivers
v0000000002972b40_0 .var "result", 4 0;
v0000000002971880_0 .net "s", 0 0, v0000000002970160_0;  alias, 1 drivers
v00000000029723c0_0 .net "zero", 4 0, L_00000000029e43b0;  1 drivers
E_00000000028c2ef0 .event edge, v0000000002970160_0, v00000000029723c0_0, v0000000002971ce0_0;
S_000000000296c4d0 .scope module, "addFour" "addplus4" 3 303, 7 3 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000297b800 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029725a0_0 .net/2u *"_s0", 31 0, L_000000000297b800;  1 drivers
v0000000002972be0_0 .net "pc", 31 0, v0000000002971920_0;  alias, 1 drivers
v0000000002972000_0 .net "result", 31 0, L_00000000029e4950;  alias, 1 drivers
L_00000000029e4950 .arith/sum 32, v0000000002971920_0, L_000000000297b800;
S_000000000296c650 .scope module, "adder" "adder" 3 304, 7 8 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002972e60_0 .net "entry0", 31 0, v00000000029776c0_0;  alias, 1 drivers
v00000000029720a0_0 .net "entry1", 31 0, L_00000000029e4950;  alias, 1 drivers
v0000000002972f00_0 .var "result", 31 0;
E_00000000028c3770 .event edge, v0000000002972e60_0, v000000000296fb20_0;
S_000000000296cad0 .scope module, "alu" "ALU" 3 293, 8 1 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002972280_0 .var "Result", 31 0;
v0000000002972320_0 .net "a", 31 0, v0000000002971d80_0;  alias, 1 drivers
v0000000002972460_0 .net "aluCode", 2 0, v0000000002971560_0;  alias, 1 drivers
v00000000029719c0_0 .net "b", 31 0, v000000000296f1c0_0;  alias, 1 drivers
v0000000002971a60_0 .var/i "counter", 31 0;
v0000000002971b00_0 .var/i "index", 31 0;
v0000000002976c20_0 .net "operation", 5 0, L_00000000029e3d70;  1 drivers
v0000000002976fe0_0 .var "tempVar", 31 0;
v0000000002976d60_0 .var/i "var", 31 0;
v0000000002976680_0 .var "zeroFlag", 0 0;
E_00000000028c37b0 .event edge, v0000000002976c20_0, v000000000296f1c0_0, v0000000002971d80_0;
S_000000000297a2a0 .scope module, "ram" "RAM" 3 296, 9 1 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_00000000008e2700 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000008e2738 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000008e2770 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000029760e0_0 .net "address", 31 0, v0000000002972280_0;  alias, 1 drivers
v00000000029750a0_0 .net "clk", 0 0, o000000000290cec8;  alias, 0 drivers
v00000000029762c0_0 .net "dataIn", 31 0, v0000000002972a00_0;  alias, 1 drivers
v0000000002976900 .array "mem", 31 0, 31 0;
v0000000002976b80_0 .var "output_destination", 31 0;
v0000000002975140_0 .net "read", 0 0, v0000000002970a20_0;  alias, 1 drivers
v0000000002976720_0 .net "write", 0 0, v00000000029700c0_0;  alias, 1 drivers
S_000000000297a420 .scope module, "shftJump" "shftLeft28" 3 301, 7 20 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002975820_0 .net "in", 25 0, L_00000000029e3a50;  1 drivers
v0000000002976ae0_0 .var "result", 27 0;
E_00000000028c2f30 .event edge, v0000000002975820_0;
S_0000000002979e20 .scope module, "shftLeft" "shftLeft" 3 302, 7 42 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029767c0_0 .net "in", 31 0, v0000000002976cc0_0;  alias, 1 drivers
v00000000029776c0_0 .var "result", 31 0;
E_00000000028c2d70 .event edge, v00000000029707a0_0;
S_0000000002979820 .scope module, "signExt" "signExtender" 3 300, 7 27 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002975aa0_0 .net "ins", 15 0, L_00000000029e5490;  1 drivers
v0000000002976cc0_0 .var "result", 31 0;
v0000000002976e00_0 .var "tempOnes", 15 0;
v00000000029751e0_0 .var "tempZero", 15 0;
v0000000002975dc0_0 .net "unSign", 0 0, v0000000002971380_0;  alias, 1 drivers
E_00000000028c2e30 .event edge, v0000000002975aa0_0;
S_000000000297a8a0 .scope module, "simpleAND" "AND" 3 305, 7 14 0, S_00000000028f1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029758c0_0 .net "Z_flag", 0 0, v0000000002976680_0;  alias, 1 drivers
v0000000002977300_0 .net "branch", 0 0, v000000000296f300_0;  alias, 1 drivers
v00000000029756e0_0 .var "result", 0 0;
E_00000000028c2fb0 .event edge, v0000000002976680_0, v000000000296f300_0;
S_00000000008cd570 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o000000000290eba8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002976040_0 .net "one", 4 0, o000000000290eba8;  0 drivers
v0000000002975500_0 .var "result", 4 0;
o000000000290ec08 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000029774e0_0 .net "s", 1 0, o000000000290ec08;  0 drivers
o000000000290ec38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002975be0_0 .net "two", 4 0, o000000000290ec38;  0 drivers
o000000000290ec68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002975280_0 .net "zero", 4 0, o000000000290ec68;  0 drivers
E_00000000028c3630 .event edge, v00000000029774e0_0, v0000000002975280_0, v0000000002976040_0, v0000000002975be0_0;
    .scope S_0000000002954d50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002953570_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000002954d50;
T_1 ;
    %wait E_00000000028bfd70;
    %load/vec4 v0000000002952cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002953570_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000029546f0_0;
    %assign/vec4 v0000000002953570_0, 0;
T_1.1 ;
    %vpi_call 5 379 "$display", "PC=%d", v0000000002953570_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000874700;
T_2 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ec90, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000000000874580;
T_3 ;
    %wait E_00000000028bdb70;
    %load/vec4 v0000000002880230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000287fb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000287f790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000287fdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ee760_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000028ee620_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028ef2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028ef020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028eeda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b2940_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008a3950;
T_4 ;
    %wait E_00000000028c1f30;
    %load/vec4 v0000000002953d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000002953e30_0;
    %store/vec4 v0000000002954010_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000029531b0_0;
    %store/vec4 v0000000002954010_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000087f2e0;
T_5 ;
    %wait E_00000000028bdab0;
    %load/vec4 v00000000028edae0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000028ee580_0;
    %store/vec4 v00000000028eeb20_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028ed7c0_0;
    %store/vec4 v00000000028eeb20_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000008c0520;
T_6 ;
    %wait E_00000000028c26f0;
    %load/vec4 v0000000002954150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000000002953a70_0;
    %store/vec4 v0000000002953f70_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002953ed0_0;
    %store/vec4 v0000000002953f70_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000087f460;
T_7 ;
    %wait E_00000000028be170;
    %load/vec4 v00000000028edb80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000028edd60_0;
    %store/vec4 v00000000028ee4e0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000028eed00_0;
    %store/vec4 v00000000028ee4e0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002954bd0;
T_8 ;
    %wait E_00000000028bfc70;
    %load/vec4 v0000000002954510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002954470_0;
    %store/vec4 v0000000002953750_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002952df0_0;
    %store/vec4 v0000000002953750_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000008c06a0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
    %end;
    .thread T_9;
    .scope S_00000000008c06a0;
T_10 ;
    %wait E_00000000028bfd70;
    %load/vec4 v0000000002954330_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002953930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000029539d0_0;
    %load/vec4 v0000000002953930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002953b10, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000008c06a0;
T_11 ;
    %wait E_00000000028c27f0;
    %load/vec4 v0000000002953890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002953b10, 4;
    %assign/vec4 v0000000002952fd0_0, 0;
    %load/vec4 v0000000002953cf0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002953b10, 4;
    %assign/vec4 v0000000002954830_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000008e3810;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002955420_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_00000000008e3810;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002956640_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000008e3810;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955240_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000008e3810;
T_15 ;
    %wait E_00000000028c2430;
    %load/vec4 v0000000002955a60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %vpi_call 8 31 "$display", "Ran through comparator" {0 0 0};
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002955240_0, 0, 1;
    %vpi_call 8 35 "$display", "The values are equal!" {0 0 0};
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002955240_0, 0, 1;
    %vpi_call 8 40 "$display", "The values are not equal" {0 0 0};
T_15.9 ;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %load/vec4 v0000000002952c10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v0000000002955240_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0000000002955600_0;
    %load/vec4 v0000000002952e90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %load/vec4 v0000000002952c10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %store/vec4 v0000000002955240_0, 0, 1;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0000000002956280_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
T_15.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029552e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.21, 5;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v00000000029552e0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002956640_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
T_15.22 ;
    %load/vec4 v0000000002956640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v0000000002955420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002955420_0, 0, 32;
T_15.24 ;
    %load/vec4 v00000000029552e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v0000000002955420_0;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0000000002956280_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_15.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
T_15.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029552e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.29, 5;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v00000000029552e0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002956640_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
T_15.30 ;
    %load/vec4 v0000000002956640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v0000000002955420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002955420_0, 0, 32;
T_15.32 ;
    %load/vec4 v00000000029552e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v0000000002955420_0;
    %store/vec4 v0000000002952c10_0, 0, 32;
T_15.26 ;
T_15.19 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %add;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %add;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000000002956280_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.52, 6;
    %jmp T_15.53;
T_15.34 ;
    %load/vec4 v0000000002955600_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.54, 4;
    %load/vec4 v0000000002952e90_0;
    %store/vec4 v0000000002952c10_0, 0, 32;
T_15.54 ;
    %jmp T_15.53;
T_15.35 ;
    %load/vec4 v0000000002955600_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.56, 4;
    %load/vec4 v0000000002952e90_0;
    %store/vec4 v0000000002952c10_0, 0, 32;
T_15.56 ;
    %jmp T_15.53;
T_15.36 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %and;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.37 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %or;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.38 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %xor;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.39 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %or;
    %inv;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.40 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %add;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.41 ;
    %jmp T_15.53;
T_15.42 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %add;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %load/vec4 v0000000002952c10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v0000000002955240_0, 0, 1;
    %jmp T_15.53;
T_15.43 ;
    %load/vec4 v0000000002955600_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029551a0_0, 0, 32;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v00000000029551a0_0;
    %add;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %load/vec4 v0000000002952c10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.61, 8;
T_15.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.61, 8;
 ; End of false expr.
    %blend;
T_15.61;
    %store/vec4 v0000000002955240_0, 0, 1;
    %jmp T_15.53;
T_15.44 ;
    %load/vec4 v0000000002955600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.45 ;
    %load/vec4 v0000000002955600_0;
    %ix/getv 4, v0000000002952e90_0;
    %shiftl 4;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.46 ;
    %load/vec4 v0000000002955600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.47 ;
    %load/vec4 v0000000002955600_0;
    %ix/getv 4, v0000000002952e90_0;
    %shiftr 4;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.48 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.63;
T_15.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002952c10_0, 0, 32;
T_15.63 ;
    %jmp T_15.53;
T_15.49 ;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v0000000002955600_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.65;
T_15.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002952c10_0, 0, 32;
T_15.65 ;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
T_15.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029552e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.67, 5;
    %load/vec4 v0000000002952e90_0;
    %load/vec4 v00000000029552e0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002956640_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
T_15.68 ;
    %load/vec4 v0000000002956640_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.70, 4;
    %load/vec4 v0000000002955420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002955420_0, 0, 32;
T_15.70 ;
    %load/vec4 v00000000029552e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029552e0_0, 0, 32;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v0000000002955420_0;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.51 ;
    %load/vec4 v0000000002952e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.52 ;
    %load/vec4 v0000000002952e90_0;
    %ix/getv 4, v0000000002955600_0;
    %shiftr 4;
    %store/vec4 v0000000002952c10_0, 0, 32;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000008e3990;
T_16 ;
    %wait E_00000000028bfd70;
    %load/vec4 v0000000002956b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v0000000002956500_0;
    %load/vec4a v0000000002955740, 4;
    %assign/vec4 v00000000029561e0_0, 0;
T_16.0 ;
    %load/vec4 v0000000002955ec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0000000002956320_0;
    %ix/getv 3, v0000000002956500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002955740, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002957cb0;
T_17 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029554c0_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0000000002957cb0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029559c0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0000000002957cb0;
T_19 ;
    %wait E_00000000028c26b0;
    %load/vec4 v00000000029565a0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002954fc0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000000029559c0_0;
    %load/vec4 v00000000029565a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029560a0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000029554c0_0;
    %load/vec4 v00000000029565a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029560a0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000029570b0;
T_20 ;
    %wait E_00000000028c23f0;
    %load/vec4 v00000000029566e0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029557e0_0, 0, 28;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000002957230;
T_21 ;
    %wait E_00000000028c24b0;
    %load/vec4 v0000000002955ce0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002955100_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000008e2580;
T_22 ;
    %wait E_00000000028c2870;
    %load/vec4 v00000000029548d0_0;
    %load/vec4 v0000000002953110_0;
    %add;
    %store/vec4 v0000000002954970_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000002956f30;
T_23 ;
    %wait E_00000000028c2530;
    %load/vec4 v0000000002956be0_0;
    %load/vec4 v0000000002956460_0;
    %and;
    %store/vec4 v00000000029563c0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000000000295c260;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000295a590_0, 0;
    %end;
    .thread T_24;
    .scope S_000000000295c260;
T_25 ;
    %wait E_00000000028bfd70;
    %load/vec4 v000000000295b710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000295a590_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000000000295a3b0_0;
    %assign/vec4 v000000000295a590_0, 0;
T_25.1 ;
    %vpi_call 5 379 "$display", "PC=%d", v000000000295a590_0 {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_00000000029576b0;
T_26 ;
    %vpi_call 5 339 "$readmemb", "Input/testcode_mips2.txt", v0000000002958620 {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000000029579b0;
T_27 ;
    %wait E_00000000028c1ab0;
    %load/vec4 v00000000029584e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000029593e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029583a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959020_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002958300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029592a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002958b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002959c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029581c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002959660_0, 0, 1;
    %jmp T_27.17;
T_27.17 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000295d8e0;
T_28 ;
    %wait E_00000000028c36f0;
    %load/vec4 v000000000295b490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v000000000295adb0_0;
    %store/vec4 v000000000295b2b0_0, 0, 5;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000000000295b210_0;
    %store/vec4 v000000000295b2b0_0, 0, 5;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000000029573b0;
T_29 ;
    %wait E_00000000028c2570;
    %load/vec4 v00000000029597a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0000000002958bc0_0;
    %store/vec4 v0000000002958e40_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000000029590c0_0;
    %store/vec4 v0000000002958e40_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000295ce60;
T_30 ;
    %wait E_00000000028c1bb0;
    %load/vec4 v000000000295b170_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v000000000295bd50_0;
    %store/vec4 v000000000295abd0_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000000000295a630_0;
    %store/vec4 v000000000295abd0_0, 0, 32;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000000002957530;
T_31 ;
    %wait E_00000000028c28f0;
    %load/vec4 v0000000002957f40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0000000002958440_0;
    %store/vec4 v0000000002959840_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000002958c60_0;
    %store/vec4 v0000000002959840_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000002957830;
T_32 ;
    %wait E_00000000028c1b70;
    %load/vec4 v000000000295bb70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v000000000295b850_0;
    %store/vec4 v000000000295b3f0_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000002958f80_0;
    %store/vec4 v000000000295b3f0_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000000000295c560;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
    %end;
    .thread T_33;
    .scope S_000000000295c560;
T_34 ;
    %wait E_00000000028bfd70;
    %load/vec4 v000000000295a9f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000295a6d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000000000295a810_0;
    %load/vec4 v000000000295a6d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295a950, 0, 4;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000000000295c560;
T_35 ;
    %wait E_00000000028c32b0;
    %load/vec4 v000000000295a270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000295a950, 4;
    %assign/vec4 v000000000295a770_0, 0;
    %load/vec4 v000000000295a310_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000295a950, 4;
    %assign/vec4 v000000000295a8b0_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000000000295cb60;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295ae50_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_000000000295cb60;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295b030_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_000000000295cb60;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295a090_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_000000000295cb60;
T_39 ;
    %wait E_00000000028c32f0;
    %load/vec4 v000000000295b350_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %jmp T_39.7;
T_39.0 ;
    %vpi_call 8 31 "$display", "Ran through comparator" {0 0 0};
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %cmp/e;
    %jmp/0xz  T_39.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295a090_0, 0, 1;
    %vpi_call 8 35 "$display", "The values are equal!" {0 0 0};
    %jmp T_39.9;
T_39.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295a090_0, 0, 1;
    %vpi_call 8 40 "$display", "The values are not equal" {0 0 0};
T_39.9 ;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %load/vec4 v000000000295aa90_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %store/vec4 v000000000295a090_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v000000000295ab30_0;
    %load/vec4 v000000000295a4f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_39.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.15, 8;
T_39.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.15, 8;
 ; End of false expr.
    %blend;
T_39.15;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %load/vec4 v000000000295aa90_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.17, 8;
T_39.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.17, 8;
 ; End of false expr.
    %blend;
T_39.17;
    %store/vec4 v000000000295a090_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v000000000295af90_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_39.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
T_39.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295aef0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.21, 5;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295aef0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295b030_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
T_39.22 ;
    %load/vec4 v000000000295b030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.24, 4;
    %load/vec4 v000000000295ae50_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295ae50_0, 0, 32;
T_39.24 ;
    %load/vec4 v000000000295aef0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
    %jmp T_39.20;
T_39.21 ;
    %load/vec4 v000000000295ae50_0;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v000000000295af90_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_39.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
T_39.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295aef0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.29, 5;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295aef0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_39.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295b030_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
T_39.30 ;
    %load/vec4 v000000000295b030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.32, 4;
    %load/vec4 v000000000295ae50_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295ae50_0, 0, 32;
T_39.32 ;
    %load/vec4 v000000000295aef0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
    %jmp T_39.28;
T_39.29 ;
    %load/vec4 v000000000295ae50_0;
    %store/vec4 v000000000295aa90_0, 0, 32;
T_39.26 ;
T_39.19 ;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %add;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %add;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v000000000295af90_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_39.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_39.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_39.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_39.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_39.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_39.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_39.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_39.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_39.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_39.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_39.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_39.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_39.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_39.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_39.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_39.52, 6;
    %jmp T_39.53;
T_39.34 ;
    %load/vec4 v000000000295ab30_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.54, 4;
    %load/vec4 v000000000295a4f0_0;
    %store/vec4 v000000000295aa90_0, 0, 32;
T_39.54 ;
    %jmp T_39.53;
T_39.35 ;
    %load/vec4 v000000000295ab30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.56, 4;
    %load/vec4 v000000000295a4f0_0;
    %store/vec4 v000000000295aa90_0, 0, 32;
T_39.56 ;
    %jmp T_39.53;
T_39.36 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %and;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.37 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %or;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.38 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %xor;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.39 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %or;
    %inv;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.40 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %add;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.41 ;
    %jmp T_39.53;
T_39.42 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %add;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %load/vec4 v000000000295aa90_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.59, 8;
T_39.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.59, 8;
 ; End of false expr.
    %blend;
T_39.59;
    %store/vec4 v000000000295a090_0, 0, 1;
    %jmp T_39.53;
T_39.43 ;
    %load/vec4 v000000000295ab30_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000295bcb0_0, 0, 32;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295bcb0_0;
    %add;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %load/vec4 v000000000295aa90_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_39.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.61, 8;
T_39.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.61, 8;
 ; End of false expr.
    %blend;
T_39.61;
    %store/vec4 v000000000295a090_0, 0, 1;
    %jmp T_39.53;
T_39.44 ;
    %load/vec4 v000000000295ab30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.45 ;
    %load/vec4 v000000000295ab30_0;
    %ix/getv 4, v000000000295a4f0_0;
    %shiftl 4;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.46 ;
    %load/vec4 v000000000295ab30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.47 ;
    %load/vec4 v000000000295ab30_0;
    %ix/getv 4, v000000000295a4f0_0;
    %shiftr 4;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.48 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.63;
T_39.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295aa90_0, 0, 32;
T_39.63 ;
    %jmp T_39.53;
T_39.49 ;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295ab30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.65;
T_39.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000295aa90_0, 0, 32;
T_39.65 ;
    %jmp T_39.53;
T_39.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
T_39.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000295aef0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_39.67, 5;
    %load/vec4 v000000000295a4f0_0;
    %load/vec4 v000000000295aef0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_39.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000295b030_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
T_39.68 ;
    %load/vec4 v000000000295b030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.70, 4;
    %load/vec4 v000000000295ae50_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000295ae50_0, 0, 32;
T_39.70 ;
    %load/vec4 v000000000295aef0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000295aef0_0, 0, 32;
    %jmp T_39.66;
T_39.67 ;
    %load/vec4 v000000000295ae50_0;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.51 ;
    %load/vec4 v000000000295a4f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.52 ;
    %load/vec4 v000000000295a4f0_0;
    %ix/getv 4, v000000000295ab30_0;
    %shiftr 4;
    %store/vec4 v000000000295aa90_0, 0, 32;
    %jmp T_39.53;
T_39.53 ;
    %pop/vec4 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000000000295c6e0;
T_40 ;
    %wait E_00000000028bfd70;
    %load/vec4 v000000000295bdf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.0, 4;
    %ix/getv 4, v000000000295b7b0_0;
    %load/vec4a v000000000295ba30, 4;
    %assign/vec4 v000000000295bad0_0, 0;
T_40.0 ;
    %load/vec4 v000000000295bc10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.2, 4;
    %load/vec4 v000000000295b530_0;
    %ix/getv 3, v000000000295b7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000295ba30, 0, 4;
T_40.2 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000000000295c0e0;
T_41 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000295e480_0, 0, 16;
    %end;
    .thread T_41;
    .scope S_000000000295c0e0;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000295e160_0, 0, 16;
    %end;
    .thread T_42;
    .scope S_000000000295c0e0;
T_43 ;
    %wait E_00000000028c3870;
    %load/vec4 v000000000295f060_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000295fba0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v000000000295e160_0;
    %load/vec4 v000000000295f060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000295e700_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000000000295e480_0;
    %load/vec4 v000000000295f060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000295e700_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000000000295d160;
T_44 ;
    %wait E_00000000028c3270;
    %load/vec4 v0000000002959f50_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295a450_0, 0, 28;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000000000295d760;
T_45 ;
    %wait E_00000000028c35b0;
    %load/vec4 v0000000002959ff0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000295f6a0_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000000000295bf60;
T_46 ;
    %wait E_00000000028c2cb0;
    %load/vec4 v000000000295b5d0_0;
    %load/vec4 v000000000295a1d0_0;
    %add;
    %store/vec4 v000000000295b670_0, 0, 32;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000000000295c9e0;
T_47 ;
    %wait E_00000000028c3330;
    %load/vec4 v000000000295eb60_0;
    %load/vec4 v000000000295e340_0;
    %and;
    %store/vec4 v000000000295f740_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000000000295dd60;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002960fe0_0, 0;
    %end;
    .thread T_48;
    .scope S_000000000295dd60;
T_49 ;
    %wait E_00000000028bfd70;
    %load/vec4 v0000000002961440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002960fe0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000002960040_0;
    %assign/vec4 v0000000002960fe0_0, 0;
T_49.1 ;
    %vpi_call 5 379 "$display", "PC=%d", v0000000002960fe0_0 {0 0 0};
    %jmp T_49;
    .thread T_49;
    .scope S_000000000295cfe0;
T_50 ;
    %vpi_call 5 339 "$readmemb", "Input/testcode_mips2.txt", v0000000002960ae0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000000000295c3e0;
T_51 ;
    %wait E_00000000028c3030;
    %load/vec4 v00000000029614e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000000002960540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_51.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_51.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_51.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_51.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_51.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000295f420_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000295f2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002961e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002961d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002960680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029611c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002962660_0, 0, 1;
    %jmp T_51.17;
T_51.17 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000296c350;
T_52 ;
    %wait E_00000000028c3730;
    %load/vec4 v0000000002961b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0000000002960180_0;
    %store/vec4 v00000000029618a0_0, 0, 5;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000000002960720_0;
    %store/vec4 v00000000029618a0_0, 0, 5;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000000000295d5e0;
T_53 ;
    %wait E_00000000028c3130;
    %load/vec4 v000000000295ede0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v000000000295ee80_0;
    %store/vec4 v000000000295e660_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000000000295ed40_0;
    %store/vec4 v000000000295e660_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000000000295d460;
T_54 ;
    %wait E_00000000028c2c30;
    %load/vec4 v0000000002961300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v00000000029619e0_0;
    %store/vec4 v0000000002961260_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v00000000029622a0_0;
    %store/vec4 v0000000002961260_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000000000295cce0;
T_55 ;
    %wait E_00000000028c3370;
    %load/vec4 v000000000295f1a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v000000000295f240_0;
    %store/vec4 v000000000295f380_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000000000295ef20_0;
    %store/vec4 v000000000295f380_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_000000000295dbe0;
T_56 ;
    %wait E_00000000028c33b0;
    %load/vec4 v0000000002961760_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0000000002962700_0;
    %store/vec4 v0000000002960f40_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000000002962160_0;
    %store/vec4 v0000000002960f40_0, 0, 32;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000000000295c860;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
    %end;
    .thread T_57;
    .scope S_000000000295c860;
T_58 ;
    %wait E_00000000028bfd70;
    %load/vec4 v00000000029605e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002961a80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v00000000029600e0_0;
    %load/vec4 v0000000002961a80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029616c0, 0, 4;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000000000295c860;
T_59 ;
    %wait E_00000000028c2ff0;
    %load/vec4 v0000000002961080_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029616c0, 4;
    %assign/vec4 v0000000002961620_0, 0;
    %load/vec4 v00000000029607c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029616c0, 4;
    %assign/vec4 v0000000002961c60_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_000000000296cdd0;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002963880_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_000000000296cdd0;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002963e20_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_000000000296cdd0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963600_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_000000000296cdd0;
T_63 ;
    %wait E_00000000028c3070;
    %load/vec4 v0000000002963ce0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %jmp T_63.7;
T_63.0 ;
    %vpi_call 8 31 "$display", "Ran through comparator" {0 0 0};
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %cmp/e;
    %jmp/0xz  T_63.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002963600_0, 0, 1;
    %vpi_call 8 35 "$display", "The values are equal!" {0 0 0};
    %jmp T_63.9;
T_63.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002963600_0, 0, 1;
    %vpi_call 8 40 "$display", "The values are not equal" {0 0 0};
T_63.9 ;
    %jmp T_63.7;
T_63.1 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %load/vec4 v00000000029602c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %store/vec4 v0000000002963600_0, 0, 1;
    %jmp T_63.7;
T_63.2 ;
    %load/vec4 v00000000029639c0_0;
    %load/vec4 v0000000002960400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_63.15, 8;
T_63.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_63.15, 8;
 ; End of false expr.
    %blend;
T_63.15;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %load/vec4 v00000000029602c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.17, 8;
T_63.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.17, 8;
 ; End of false expr.
    %blend;
T_63.17;
    %store/vec4 v0000000002963600_0, 0, 1;
    %jmp T_63.7;
T_63.3 ;
    %load/vec4 v0000000002963a60_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_63.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
T_63.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029634c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.21, 5;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029634c0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002963e20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
T_63.22 ;
    %load/vec4 v0000000002963e20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.24, 4;
    %load/vec4 v0000000002963880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963880_0, 0, 32;
T_63.24 ;
    %load/vec4 v00000000029634c0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
    %jmp T_63.20;
T_63.21 ;
    %load/vec4 v0000000002963880_0;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.19;
T_63.18 ;
    %load/vec4 v0000000002963a60_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_63.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
T_63.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029634c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.29, 5;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029634c0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_63.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002963e20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
T_63.30 ;
    %load/vec4 v0000000002963e20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.32, 4;
    %load/vec4 v0000000002963880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963880_0, 0, 32;
T_63.32 ;
    %load/vec4 v00000000029634c0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
    %jmp T_63.28;
T_63.29 ;
    %load/vec4 v0000000002963880_0;
    %store/vec4 v00000000029602c0_0, 0, 32;
T_63.26 ;
T_63.19 ;
    %jmp T_63.7;
T_63.4 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %add;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.7;
T_63.5 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %add;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0000000002963a60_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_63.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_63.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_63.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_63.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_63.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_63.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_63.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_63.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_63.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_63.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_63.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_63.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_63.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_63.52, 6;
    %jmp T_63.53;
T_63.34 ;
    %load/vec4 v00000000029639c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_63.54, 4;
    %load/vec4 v0000000002960400_0;
    %store/vec4 v00000000029602c0_0, 0, 32;
T_63.54 ;
    %jmp T_63.53;
T_63.35 ;
    %load/vec4 v00000000029639c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.56, 4;
    %load/vec4 v0000000002960400_0;
    %store/vec4 v00000000029602c0_0, 0, 32;
T_63.56 ;
    %jmp T_63.53;
T_63.36 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %and;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.37 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %or;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.38 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %xor;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.39 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %or;
    %inv;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.40 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %add;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.41 ;
    %jmp T_63.53;
T_63.42 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %add;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %load/vec4 v00000000029602c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.59, 8;
T_63.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.59, 8;
 ; End of false expr.
    %blend;
T_63.59;
    %store/vec4 v0000000002963600_0, 0, 1;
    %jmp T_63.53;
T_63.43 ;
    %load/vec4 v00000000029639c0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963240_0, 0, 32;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v0000000002963240_0;
    %add;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %load/vec4 v00000000029602c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_63.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.61, 8;
T_63.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.61, 8;
 ; End of false expr.
    %blend;
T_63.61;
    %store/vec4 v0000000002963600_0, 0, 1;
    %jmp T_63.53;
T_63.44 ;
    %load/vec4 v00000000029639c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.45 ;
    %load/vec4 v00000000029639c0_0;
    %ix/getv 4, v0000000002960400_0;
    %shiftl 4;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.46 ;
    %load/vec4 v00000000029639c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.47 ;
    %load/vec4 v00000000029639c0_0;
    %ix/getv 4, v0000000002960400_0;
    %shiftr 4;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.48 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.63;
T_63.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029602c0_0, 0, 32;
T_63.63 ;
    %jmp T_63.53;
T_63.49 ;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029639c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.65;
T_63.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029602c0_0, 0, 32;
T_63.65 ;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
T_63.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029634c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_63.67, 5;
    %load/vec4 v0000000002960400_0;
    %load/vec4 v00000000029634c0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_63.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002963e20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
T_63.68 ;
    %load/vec4 v0000000002963e20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.70, 4;
    %load/vec4 v0000000002963880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002963880_0, 0, 32;
T_63.70 ;
    %load/vec4 v00000000029634c0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029634c0_0, 0, 32;
    %jmp T_63.66;
T_63.67 ;
    %load/vec4 v0000000002963880_0;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.51 ;
    %load/vec4 v0000000002960400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.52 ;
    %load/vec4 v0000000002960400_0;
    %ix/getv 4, v00000000029639c0_0;
    %shiftr 4;
    %store/vec4 v00000000029602c0_0, 0, 32;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
    %jmp T_63.7;
T_63.7 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000000000296c7d0;
T_64 ;
    %wait E_00000000028bfd70;
    %load/vec4 v0000000002963b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_64.0, 4;
    %ix/getv 4, v00000000029636a0_0;
    %load/vec4a v0000000002962de0, 4;
    %assign/vec4 v0000000002963420_0, 0;
T_64.0 ;
    %load/vec4 v0000000002963d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_64.2, 4;
    %load/vec4 v0000000002962840_0;
    %ix/getv 3, v00000000029636a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002962de0, 0, 4;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000000000296d6d0;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002962fc0_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_000000000296d6d0;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029632e0_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_000000000296d6d0;
T_67 ;
    %wait E_00000000028c31f0;
    %load/vec4 v0000000002963ba0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002962980_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v00000000029632e0_0;
    %load/vec4 v0000000002963ba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002963c40_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000000002962fc0_0;
    %load/vec4 v0000000002963ba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002963c40_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000000000296db50;
T_68 ;
    %wait E_00000000028c30f0;
    %load/vec4 v0000000002962a20_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002962e80_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_000000000296cf50;
T_69 ;
    %wait E_00000000028c29f0;
    %load/vec4 v0000000002962f20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002963ec0_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000000000296d250;
T_70 ;
    %wait E_00000000028c2bf0;
    %load/vec4 v0000000002962520_0;
    %load/vec4 v00000000029625c0_0;
    %add;
    %store/vec4 v0000000002960220_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000000000296d3d0;
T_71 ;
    %wait E_00000000028c34f0;
    %load/vec4 v0000000002962ac0_0;
    %load/vec4 v0000000002963740_0;
    %and;
    %store/vec4 v00000000029628e0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000028f15b0;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971060_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_00000000028f15b0;
T_73 ;
    %vpi_call 2 18 "$dumpfile", "results/CPUFileTest.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000029712e0_0, v0000000002971060_0, S_0000000002954d50, S_000000000295c260, S_000000000295dd60, S_0000000000874700, S_00000000029576b0, S_000000000295cfe0, S_0000000000874580, S_00000000029579b0, S_000000000295c3e0, S_00000000008e3810, S_000000000295cb60, S_000000000296cdd0, S_00000000008c06a0, S_000000000295c560, S_000000000295c860, S_00000000008e3990, S_000000000295c6e0, S_000000000296c7d0, S_00000000008e2400, S_00000000008e2580, S_000000000295da60, S_000000000295bf60, S_000000000296cc50, S_000000000296d250, S_0000000002957cb0, S_00000000029570b0, S_0000000002957230, S_0000000002956f30, S_000000000295c0e0, S_000000000295d160, S_000000000295d760, S_000000000295c9e0, S_000000000296d6d0, S_000000000296db50, S_000000000296cf50, S_000000000296d3d0, S_0000000002954bd0, S_000000000087f2e0, S_00000000008a3950, S_00000000008c0520, S_000000000087f460, S_0000000002957830, S_00000000029573b0, S_000000000295d8e0, S_000000000295ce60, S_0000000002957530, S_000000000295dbe0, S_000000000295d5e0, S_000000000296c350, S_000000000295d460, S_000000000295cce0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %vpi_call 2 98 "$display", "Current Instruction: %b", v00000000028b3a20_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029712e0_0, 0, 1;
    %delay 5, 0;
    %end;
    .thread T_73;
    .scope S_000000000296d9d0;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002971920_0, 0;
    %end;
    .thread T_74;
    .scope S_000000000296d9d0;
T_75 ;
    %wait E_00000000028c2970;
    %load/vec4 v0000000002972780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002971920_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0000000002971ba0_0;
    %assign/vec4 v0000000002971920_0, 0;
T_75.1 ;
    %vpi_call 5 379 "$display", "PC=%d", v0000000002971920_0 {0 0 0};
    %jmp T_75;
    .thread T_75;
    .scope S_000000000296d0d0;
T_76 ;
    %vpi_call 5 349 "$readmemb", "Input/testcode_mips3.txt", v000000000296f6c0 {0 0 0};
    %end;
    .thread T_76;
    .scope S_000000000296d550;
T_77 ;
    %wait E_00000000028c2cf0;
    %load/vec4 v000000000296f580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_77.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000000002970b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_77.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_77.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_77.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_77.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_77.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_77.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_77.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002970200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029708e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002971560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029700c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002970980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002971380_0, 0, 1;
    %jmp T_77.17;
T_77.17 ;
    %pop/vec4 1;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_000000000296c050;
T_78 ;
    %wait E_00000000028c2ef0;
    %load/vec4 v0000000002971880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_78.0, 4;
    %load/vec4 v00000000029723c0_0;
    %store/vec4 v0000000002972b40_0, 0, 5;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000000002971ce0_0;
    %store/vec4 v0000000002972b40_0, 0, 5;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_000000000296de50;
T_79 ;
    %wait E_00000000028c3430;
    %load/vec4 v0000000002970480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_79.0, 4;
    %load/vec4 v000000000296f080_0;
    %store/vec4 v000000000296f1c0_0, 0, 32;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v00000000029707a0_0;
    %store/vec4 v000000000296f1c0_0, 0, 32;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_000000000296c950;
T_80 ;
    %wait E_00000000028c3530;
    %load/vec4 v0000000002972d20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0000000002971f60_0;
    %store/vec4 v0000000002972820_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000000002972140_0;
    %store/vec4 v0000000002972820_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_000000000296c1d0;
T_81 ;
    %wait E_00000000028c2930;
    %load/vec4 v0000000002970840_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v000000000296fb20_0;
    %store/vec4 v000000000296ff80_0, 0, 32;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v000000000296fe40_0;
    %store/vec4 v000000000296ff80_0, 0, 32;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000000000296d850;
T_82 ;
    %wait E_00000000028c2eb0;
    %load/vec4 v0000000002972c80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v00000000029721e0_0;
    %store/vec4 v00000000029726e0_0, 0, 32;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000000002971ec0_0;
    %store/vec4 v00000000029726e0_0, 0, 32;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_000000000296dcd0;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
    %end;
    .thread T_83;
    .scope S_000000000296dcd0;
T_84 ;
    %wait E_00000000028c2970;
    %load/vec4 v0000000002972960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029728c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0000000002972500_0;
    %load/vec4 v00000000029728c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002971c40, 0, 4;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000000000296dcd0;
T_85 ;
    %wait E_00000000028c3570;
    %load/vec4 v0000000002971e20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002971c40, 4;
    %assign/vec4 v0000000002971d80_0, 0;
    %load/vec4 v0000000002972dc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002971c40, 4;
    %assign/vec4 v0000000002972a00_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_000000000296cad0;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002971a60_0, 0, 32;
    %end;
    .thread T_86;
    .scope S_000000000296cad0;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002976d60_0, 0, 32;
    %end;
    .thread T_87;
    .scope S_000000000296cad0;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976680_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_000000000296cad0;
T_89 ;
    %wait E_00000000028c37b0;
    %load/vec4 v0000000002972460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_89.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_89.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_89.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_89.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_89.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_89.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_89.6, 6;
    %jmp T_89.7;
T_89.0 ;
    %vpi_call 8 31 "$display", "Ran through comparator" {0 0 0};
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %cmp/e;
    %jmp/0xz  T_89.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002976680_0, 0, 1;
    %vpi_call 8 35 "$display", "The values are equal!" {0 0 0};
    %jmp T_89.9;
T_89.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002976680_0, 0, 1;
    %vpi_call 8 40 "$display", "The values are not equal" {0 0 0};
T_89.9 ;
    %jmp T_89.7;
T_89.1 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_89.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_89.11, 8;
T_89.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_89.11, 8;
 ; End of false expr.
    %blend;
T_89.11;
    %store/vec4 v0000000002972280_0, 0, 32;
    %load/vec4 v0000000002972280_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.13, 8;
T_89.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.13, 8;
 ; End of false expr.
    %blend;
T_89.13;
    %store/vec4 v0000000002976680_0, 0, 1;
    %jmp T_89.7;
T_89.2 ;
    %load/vec4 v00000000029719c0_0;
    %load/vec4 v0000000002972320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_89.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_89.15, 8;
T_89.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_89.15, 8;
 ; End of false expr.
    %blend;
T_89.15;
    %store/vec4 v0000000002972280_0, 0, 32;
    %load/vec4 v0000000002972280_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.17, 8;
T_89.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.17, 8;
 ; End of false expr.
    %blend;
T_89.17;
    %store/vec4 v0000000002976680_0, 0, 1;
    %jmp T_89.7;
T_89.3 ;
    %load/vec4 v0000000002976c20_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_89.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
T_89.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002971b00_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.21, 5;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v0000000002971b00_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_89.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002976d60_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
T_89.22 ;
    %load/vec4 v0000000002976d60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.24, 4;
    %load/vec4 v0000000002971a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002971a60_0, 0, 32;
T_89.24 ;
    %load/vec4 v0000000002971b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
    %jmp T_89.20;
T_89.21 ;
    %load/vec4 v0000000002971a60_0;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.19;
T_89.18 ;
    %load/vec4 v0000000002976c20_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_89.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
T_89.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002971b00_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.29, 5;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v0000000002971b00_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_89.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002976d60_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
T_89.30 ;
    %load/vec4 v0000000002976d60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.32, 4;
    %load/vec4 v0000000002971a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002971a60_0, 0, 32;
T_89.32 ;
    %load/vec4 v0000000002971b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
    %jmp T_89.28;
T_89.29 ;
    %load/vec4 v0000000002971a60_0;
    %store/vec4 v0000000002972280_0, 0, 32;
T_89.26 ;
T_89.19 ;
    %jmp T_89.7;
T_89.4 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %add;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.7;
T_89.5 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %add;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.7;
T_89.6 ;
    %load/vec4 v0000000002976c20_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_89.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_89.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_89.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_89.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_89.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_89.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_89.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_89.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_89.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_89.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_89.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_89.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_89.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_89.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_89.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_89.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_89.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_89.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_89.52, 6;
    %jmp T_89.53;
T_89.34 ;
    %load/vec4 v00000000029719c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_89.54, 4;
    %load/vec4 v0000000002972320_0;
    %store/vec4 v0000000002972280_0, 0, 32;
T_89.54 ;
    %jmp T_89.53;
T_89.35 ;
    %load/vec4 v00000000029719c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.56, 4;
    %load/vec4 v0000000002972320_0;
    %store/vec4 v0000000002972280_0, 0, 32;
T_89.56 ;
    %jmp T_89.53;
T_89.36 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %and;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.37 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %or;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.38 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %xor;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.39 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %or;
    %inv;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.40 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %add;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.41 ;
    %jmp T_89.53;
T_89.42 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %add;
    %store/vec4 v0000000002972280_0, 0, 32;
    %load/vec4 v0000000002972280_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.59, 8;
T_89.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.59, 8;
 ; End of false expr.
    %blend;
T_89.59;
    %store/vec4 v0000000002976680_0, 0, 1;
    %jmp T_89.53;
T_89.43 ;
    %load/vec4 v00000000029719c0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002976fe0_0, 0, 32;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v0000000002976fe0_0;
    %add;
    %store/vec4 v0000000002972280_0, 0, 32;
    %load/vec4 v0000000002972280_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_89.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_89.61, 8;
T_89.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_89.61, 8;
 ; End of false expr.
    %blend;
T_89.61;
    %store/vec4 v0000000002976680_0, 0, 1;
    %jmp T_89.53;
T_89.44 ;
    %load/vec4 v00000000029719c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.45 ;
    %load/vec4 v00000000029719c0_0;
    %ix/getv 4, v0000000002972320_0;
    %shiftl 4;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.46 ;
    %load/vec4 v00000000029719c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.47 ;
    %load/vec4 v00000000029719c0_0;
    %ix/getv 4, v0000000002972320_0;
    %shiftr 4;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.48 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.63;
T_89.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002972280_0, 0, 32;
T_89.63 ;
    %jmp T_89.53;
T_89.49 ;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v00000000029719c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.65;
T_89.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002972280_0, 0, 32;
T_89.65 ;
    %jmp T_89.53;
T_89.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
T_89.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002971b00_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_89.67, 5;
    %load/vec4 v0000000002972320_0;
    %load/vec4 v0000000002971b00_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_89.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002976d60_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
T_89.68 ;
    %load/vec4 v0000000002976d60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.70, 4;
    %load/vec4 v0000000002971a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002971a60_0, 0, 32;
T_89.70 ;
    %load/vec4 v0000000002971b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002971b00_0, 0, 32;
    %jmp T_89.66;
T_89.67 ;
    %load/vec4 v0000000002971a60_0;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.51 ;
    %load/vec4 v0000000002972320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.52 ;
    %load/vec4 v0000000002972320_0;
    %ix/getv 4, v00000000029719c0_0;
    %shiftr 4;
    %store/vec4 v0000000002972280_0, 0, 32;
    %jmp T_89.53;
T_89.53 ;
    %pop/vec4 1;
    %jmp T_89.7;
T_89.7 ;
    %pop/vec4 1;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_000000000297a2a0;
T_90 ;
    %wait E_00000000028c2970;
    %load/vec4 v0000000002975140_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_90.0, 4;
    %ix/getv 4, v00000000029760e0_0;
    %load/vec4a v0000000002976900, 4;
    %assign/vec4 v0000000002976b80_0, 0;
T_90.0 ;
    %load/vec4 v0000000002976720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_90.2, 4;
    %load/vec4 v00000000029762c0_0;
    %ix/getv 3, v00000000029760e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002976900, 0, 4;
T_90.2 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000000002979820;
T_91 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002976e00_0, 0, 16;
    %end;
    .thread T_91;
    .scope S_0000000002979820;
T_92 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029751e0_0, 0, 16;
    %end;
    .thread T_92;
    .scope S_0000000002979820;
T_93 ;
    %wait E_00000000028c2e30;
    %load/vec4 v0000000002975aa0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002975dc0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_93.0, 4;
    %load/vec4 v00000000029751e0_0;
    %load/vec4 v0000000002975aa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002976cc0_0, 0, 32;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0000000002976e00_0;
    %load/vec4 v0000000002975aa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002976cc0_0, 0, 32;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_000000000297a420;
T_94 ;
    %wait E_00000000028c2f30;
    %load/vec4 v0000000002975820_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002976ae0_0, 0, 28;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0000000002979e20;
T_95 ;
    %wait E_00000000028c2d70;
    %load/vec4 v00000000029767c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029776c0_0, 0, 32;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_000000000296c650;
T_96 ;
    %wait E_00000000028c3770;
    %load/vec4 v0000000002972e60_0;
    %load/vec4 v00000000029720a0_0;
    %add;
    %store/vec4 v0000000002972f00_0, 0, 32;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_000000000297a8a0;
T_97 ;
    %wait E_00000000028c2fb0;
    %load/vec4 v0000000002977300_0;
    %load/vec4 v00000000029758c0_0;
    %and;
    %store/vec4 v00000000029756e0_0, 0, 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_00000000008cd570;
T_98 ;
    %wait E_00000000028c3630;
    %load/vec4 v00000000029774e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %load/vec4 v0000000002975280_0;
    %store/vec4 v0000000002975500_0, 0, 5;
    %jmp T_98.4;
T_98.0 ;
    %load/vec4 v0000000002975280_0;
    %store/vec4 v0000000002975500_0, 0, 5;
    %jmp T_98.4;
T_98.1 ;
    %load/vec4 v0000000002976040_0;
    %store/vec4 v0000000002975500_0, 0, 5;
    %jmp T_98.4;
T_98.2 ;
    %load/vec4 v0000000002975be0_0;
    %store/vec4 v0000000002975500_0, 0, 5;
    %jmp T_98.4;
T_98.4 ;
    %pop/vec4 1;
    %jmp T_98;
    .thread T_98, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "CPUTest.vl";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
    "RamModules.v";
