#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 23 01:10:32 2018
# Process ID: 10688
# Current directory: C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.runs/synth_1
# Command line: vivado.exe -log Reaction_Time_Averager_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Reaction_Time_Averager_wrapper.tcl
# Log file: C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.runs/synth_1/Reaction_Time_Averager_wrapper.vds
# Journal file: C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Reaction_Time_Averager_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 286.520 ; gain = 41.133
Command: synth_design -top Reaction_Time_Averager_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 395.648 ; gain = 100.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_wrapper' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/hdl/Reaction_Time_Averager_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/synth/Reaction_Time_Averager.v:13]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_Accumuator_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_Accumuator_0_0/synth/Reaction_Time_Averager_Accumuator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Accumuator' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/Accumuator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Accumuator' (1#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/Accumuator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_Accumuator_0_0' (2#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_Accumuator_0_0/synth/Reaction_Time_Averager_Accumuator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_BCD_TO_BINARY_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_BCD_TO_BINARY_0_0/synth/Reaction_Time_Averager_BCD_TO_BINARY_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'BCD_TO_BINARY' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/BCD_TO_BINARY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_TO_BINARY' (3#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/BCD_TO_BINARY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_BCD_TO_BINARY_0_0' (4#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_BCD_TO_BINARY_0_0/synth/Reaction_Time_Averager_BCD_TO_BINARY_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_BINARY_TO_BCD_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_BINARY_TO_BCD_0_0/synth/Reaction_Time_Averager_BINARY_TO_BCD_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'BINARY_TO_BCD' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/BINARY_TO_BCD.v:23]
	Parameter INPUT_WIDTH bound to: 14 - type: integer 
	Parameter DECIMAL_DIGITS bound to: 4 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_SHIFT bound to: 3'b001 
	Parameter s_CHECK_SHIFT_INDEX bound to: 3'b010 
	Parameter s_ADD bound to: 3'b011 
	Parameter s_CHECK_DIGIT_INDEX bound to: 3'b100 
	Parameter s_BCD_DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'BINARY_TO_BCD' (5#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/BINARY_TO_BCD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_BINARY_TO_BCD_0_0' (6#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_BINARY_TO_BCD_0_0/synth/Reaction_Time_Averager_BINARY_TO_BCD_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_Divider_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_Divider_0_0/synth/Reaction_Time_Averager_Divider_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Divider' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/Divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Divider' (7#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/Divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_Divider_0_0' (8#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_Divider_0_0/synth/Reaction_Time_Averager_Divider_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_EXTRA_THICC_MUX_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_EXTRA_THICC_MUX_0_0/synth/Reaction_Time_Averager_EXTRA_THICC_MUX_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'EXTRA_THICC_MUX' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/EXTRA_THICC_MUX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'EXTRA_THICC_MUX' (9#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/EXTRA_THICC_MUX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_EXTRA_THICC_MUX_0_0' (10#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_EXTRA_THICC_MUX_0_0/synth/Reaction_Time_Averager_EXTRA_THICC_MUX_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_HZ_Counter_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_HZ_Counter_0_0/synth/Reaction_Time_Averager_HZ_Counter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'HZ_Counter' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/HZ_Counter.v:23]
	Parameter c_NUM bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HZ_Counter' (11#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/HZ_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_HZ_Counter_0_0' (12#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_HZ_Counter_0_0/synth/Reaction_Time_Averager_HZ_Counter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_LSFR_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_LSFR_0_0/synth/Reaction_Time_Averager_LSFR_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'LSFR' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/LSFR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LSFR' (13#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/LSFR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_LSFR_0_0' (14#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_LSFR_0_0/synth/Reaction_Time_Averager_LSFR_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_RTM_FSM_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_RTM_FSM_0_0/synth/Reaction_Time_Averager_RTM_FSM_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RTM_FSM' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/RTM_FSM.v:23]
	Parameter s_GET_COUNTER bound to: 3'b000 
	Parameter s_COUNTDOWN bound to: 3'b001 
	Parameter s_SW_RUNNING bound to: 3'b010 
	Parameter s_SW_STOPPED bound to: 3'b011 
	Parameter s_COLLECTION_COMPLETE bound to: 3'b100 
WARNING: [Synth 8-5788] Register r_ACC_EN_reg in module RTM_FSM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/RTM_FSM.v:72]
INFO: [Synth 8-6155] done synthesizing module 'RTM_FSM' (15#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/new/RTM_FSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_RTM_FSM_0_0' (16#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_RTM_FSM_0_0/synth/Reaction_Time_Averager_RTM_FSM_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Reaction_Time_Averager_proc_sys_reset_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_proc_sys_reset_0_0/synth/Reaction_Time_Averager_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_proc_sys_reset_0_0/synth/Reaction_Time_Averager_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (17#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (18#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (19#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (20#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (21#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (22#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'Reaction_Time_Averager_proc_sys_reset_0_0' (23#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_proc_sys_reset_0_0/synth/Reaction_Time_Averager_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'Reaction_Time_Averager_proc_sys_reset_0_0' requires 10 connections, but only 6 given [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/synth/Reaction_Time_Averager.v:140]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_ssd_dec_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_ssd_dec_0_0/synth/Reaction_Time_Averager_ssd_dec_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ssd_dec' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/ssd_dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssd_dec' (24#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/ssd_dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_ssd_dec_0_0' (25#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_ssd_dec_0_0/synth/Reaction_Time_Averager_ssd_dec_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_ssd_mux_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_ssd_mux_0_0/synth/Reaction_Time_Averager_ssd_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ssd_mux' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/ssd_mux.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/ssd_mux.v:56]
INFO: [Synth 8-6155] done synthesizing module 'ssd_mux' (26#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/ssd_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_ssd_mux_0_0' (27#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_ssd_mux_0_0/synth/Reaction_Time_Averager_ssd_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_stopwatch_ssd_driver_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_stopwatch_ssd_driver_0_0/synth/Reaction_Time_Averager_stopwatch_ssd_driver_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_ssd_driver' [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/stopwatch_ssd_driver.v:23]
	Parameter c_HEX_DEC bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_ssd_driver' (28#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Parts/stopwatch_ssd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_stopwatch_ssd_driver_0_0' (29#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_stopwatch_ssd_driver_0_0/synth/Reaction_Time_Averager_stopwatch_ssd_driver_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_xlslice_0_0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_0/synth/Reaction_Time_Averager_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (30#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_xlslice_0_0' (31#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_0/synth/Reaction_Time_Averager_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_xlslice_0_1' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_1/synth/Reaction_Time_Averager_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (31#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_xlslice_0_1' (32#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_1/synth/Reaction_Time_Averager_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_xlslice_0_2' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_2/synth/Reaction_Time_Averager_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (32#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_xlslice_0_2' (33#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_2/synth/Reaction_Time_Averager_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'Reaction_Time_Averager_xlslice_0_3' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_3/synth/Reaction_Time_Averager_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (33#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_xlslice_0_3' (34#1) [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_3/synth/Reaction_Time_Averager_xlslice_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager' (35#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/synth/Reaction_Time_Averager.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Reaction_Time_Averager_wrapper' (36#1) [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/hdl/Reaction_Time_Averager_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 451.703 ; gain = 156.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 451.703 ; gain = 156.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 451.703 ; gain = 156.996
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_proc_sys_reset_0_0/Reaction_Time_Averager_proc_sys_reset_0_0_board.xdc] for cell 'Reaction_Time_Averager_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_proc_sys_reset_0_0/Reaction_Time_Averager_proc_sys_reset_0_0_board.xdc] for cell 'Reaction_Time_Averager_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_proc_sys_reset_0_0/Reaction_Time_Averager_proc_sys_reset_0_0.xdc] for cell 'Reaction_Time_Averager_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_proc_sys_reset_0_0/Reaction_Time_Averager_proc_sys_reset_0_0.xdc] for cell 'Reaction_Time_Averager_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/constrs_1/new/RTM_cons.xdc]
Finished Parsing XDC File [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/constrs_1/new/RTM_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/constrs_1/new/RTM_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Reaction_Time_Averager_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Reaction_Time_Averager_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Reaction_Time_Averager_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Reaction_Time_Averager_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 790.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 790.223 ; gain = 495.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 790.223 ; gain = 495.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/LSFR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/HZ_Counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/RTM_FSM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/stopwatch_ssd_driver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/ssd_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/ssd_dec_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/Accumuator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/BCD_TO_BINARY_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/BINARY_TO_BCD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/EXTRA_THICC_MUX_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/Divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Reaction_Time_Averager_i/proc_sys_reset_0/U0. (constraint file  C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.runs/synth_1/dont_touch.xdc, line 58).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 790.223 ; gain = 495.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r_CURRENT_STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r_CURRENT_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_CURRENT_STATE_reg' in module 'BINARY_TO_BCD'
INFO: [Synth 8-5545] ROM "r_Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'r_CURRENT_STATE_reg' in module 'RTM_FSM'
INFO: [Synth 8-5544] ROM "r_TRIAL_COUNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SWEN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_COUNTER" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_DONE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_NEXT_STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.srcs/sources_1/bd/Reaction_Time_Averager/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           s_GET_COUNTER |                            00001 |                              000
             s_COUNTDOWN |                            00010 |                              001
            s_SW_RUNNING |                            00100 |                              010
            s_SW_STOPPED |                            01000 |                              011
   s_COLLECTION_COMPLETE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_CURRENT_STATE_reg' using encoding 'one-hot' in module 'RTM_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 790.223 ; gain = 495.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   7 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BCD_TO_BINARY 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module BINARY_TO_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Divider 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
Module EXTRA_THICC_MUX 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module HZ_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LSFR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module RTM_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module ssd_dec 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module ssd_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module stopwatch_ssd_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/r_CURRENT_STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst/r_Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/o_Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[15]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[14]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[13]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[12]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[11]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[10]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[9]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[8]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[7]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[6]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[5]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_3 has unconnected port Din[4]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[15]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[14]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[13]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[12]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[11]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[10]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[9]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[8]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[3]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[2]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[1]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_2 has unconnected port Din[0]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[15]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[14]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[13]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[12]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[7]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[6]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[5]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[4]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[11]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[10]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[9]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[8]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[7]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design Reaction_Time_Averager_xlslice_0_0 has unconnected port Din[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/RTM_FSM_0/inst/r_SWEN_reg__0' (FDS) to 'Reaction_Time_Averager_i/RTM_FSM_0/inst/r_Ready_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/stopwatch_ssd_driver_0/inst/r_HEX_DEC_reg[0]' (FD) to 'Reaction_Time_Averager_i/stopwatch_ssd_driver_0/inst/r_HEX_DEC_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/stopwatch_ssd_driver_0/inst/r_HEX_DEC_reg[1]' (FD) to 'Reaction_Time_Averager_i/stopwatch_ssd_driver_0/inst/r_HEX_DEC_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Reaction_Time_Averager_i/stopwatch_ssd_driver_0/\inst/r_HEX_DEC_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Reaction_Time_Averager_i/stopwatch_ssd_driver_0/\inst/r_HEX_DEC_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/r_HEX_DEC_reg[3]) is unused and will be removed from module Reaction_Time_Averager_stopwatch_ssd_driver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/r_HEX_DEC_reg[2]) is unused and will be removed from module Reaction_Time_Averager_stopwatch_ssd_driver_0_0.
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/BINARY_TO_BCD_0/inst/r_Digit_Index_reg[1]__0' (FDE) to 'Reaction_Time_Averager_i/BINARY_TO_BCD_0/inst/r_Digit_Index_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/BINARY_TO_BCD_0/inst/r_Digit_Index_reg[0]' (FDE) to 'Reaction_Time_Averager_i/BINARY_TO_BCD_0/inst/r_Digit_Index_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/BINARY_TO_BCD_0/inst/r_Digit_Index_reg[2]' (FDE) to 'Reaction_Time_Averager_i/BINARY_TO_BCD_0/inst/r_Digit_Index_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'Reaction_Time_Averager_i/BINARY_TO_BCD_0/inst/r_Digit_Index_reg[3]' (FDE) to 'Reaction_Time_Averager_i/BINARY_TO_BCD_0/inst/r_Digit_Index_reg[3]__0'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 790.223 ; gain = 495.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 790.223 ; gain = 495.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 790.918 ; gain = 496.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/r_Digit_Index_reg[2]__0) is unused and will be removed from module Reaction_Time_Averager_BINARY_TO_BCD_0_0.
INFO: [Synth 8-3332] Sequential element (inst/r_Digit_Index_reg[3]__0) is unused and will be removed from module Reaction_Time_Averager_BINARY_TO_BCD_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 801.383 ; gain = 506.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 801.383 ; gain = 506.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 801.383 ; gain = 506.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 801.383 ; gain = 506.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 801.383 ; gain = 506.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 801.383 ; gain = 506.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 801.383 ; gain = 506.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |    17|
|4     |LUT2   |    56|
|5     |LUT3   |    44|
|6     |LUT4   |    47|
|7     |LUT5   |    75|
|8     |LUT6   |    37|
|9     |MUXF7  |    11|
|10    |SRL16  |     1|
|11    |FDCE   |    82|
|12    |FDPE   |     2|
|13    |FDR    |     8|
|14    |FDRE   |   155|
|15    |FDSE   |     8|
|16    |IBUF   |     5|
|17    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+------------------------------------------------+------+
|      |Instance                              |Module                                          |Cells |
+------+--------------------------------------+------------------------------------------------+------+
|1     |top                                   |                                                |   604|
|2     |  Reaction_Time_Averager_i            |Reaction_Time_Averager                          |   582|
|3     |    Accumuator_0                      |Reaction_Time_Averager_Accumuator_0_0           |    32|
|4     |      inst                            |Accumuator                                      |    32|
|5     |    BCD_TO_BINARY_0                   |Reaction_Time_Averager_BCD_TO_BINARY_0_0        |    65|
|6     |      inst                            |BCD_TO_BINARY                                   |    65|
|7     |    BINARY_TO_BCD_0                   |Reaction_Time_Averager_BINARY_TO_BCD_0_0        |   105|
|8     |      inst                            |BINARY_TO_BCD                                   |   105|
|9     |    Divider_0                         |Reaction_Time_Averager_Divider_0_0              |    50|
|10    |      inst                            |Divider                                         |    50|
|11    |    EXTRA_THICC_MUX_0                 |Reaction_Time_Averager_EXTRA_THICC_MUX_0_0      |    32|
|12    |      inst                            |EXTRA_THICC_MUX                                 |    32|
|13    |    HZ_Counter_0                      |Reaction_Time_Averager_HZ_Counter_0_0           |    82|
|14    |      inst                            |HZ_Counter                                      |    82|
|15    |    LSFR_0                            |Reaction_Time_Averager_LSFR_0_0                 |    14|
|16    |      inst                            |LSFR                                            |    14|
|17    |    RTM_FSM_0                         |Reaction_Time_Averager_RTM_FSM_0_0              |    51|
|18    |      inst                            |RTM_FSM                                         |    51|
|19    |    proc_sys_reset_0                  |Reaction_Time_Averager_proc_sys_reset_0_0       |    66|
|20    |      U0                              |proc_sys_reset                                  |    66|
|21    |        EXT_LPF                       |lpf                                             |    23|
|22    |          \ACTIVE_LOW_AUX.ACT_LO_AUX  |cdc_sync                                        |     6|
|23    |          \ACTIVE_LOW_EXT.ACT_LO_EXT  |cdc_sync_0                                      |     6|
|24    |        SEQ                           |sequence_psr                                    |    38|
|25    |          SEQ_COUNTER                 |upcnt_n                                         |    13|
|26    |    ssd_dec_0                         |Reaction_Time_Averager_ssd_dec_0_0              |    14|
|27    |      inst                            |ssd_dec                                         |    14|
|28    |    ssd_mux_0                         |Reaction_Time_Averager_ssd_mux_0_0              |    32|
|29    |      inst                            |ssd_mux                                         |    32|
|30    |    stopwatch_ssd_driver_0            |Reaction_Time_Averager_stopwatch_ssd_driver_0_0 |    39|
|31    |      inst                            |stopwatch_ssd_driver                            |    39|
|32    |    xlslice_0                         |Reaction_Time_Averager_xlslice_0_0              |     0|
|33    |    xlslice_1                         |Reaction_Time_Averager_xlslice_0_1              |     0|
|34    |    xlslice_2                         |Reaction_Time_Averager_xlslice_0_2              |     0|
|35    |    xlslice_3                         |Reaction_Time_Averager_xlslice_0_3              |     0|
+------+--------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 801.383 ; gain = 506.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 801.383 ; gain = 168.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 801.383 ; gain = 506.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 802.660 ; gain = 516.141
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_12/Module_12.runs/synth_1/Reaction_Time_Averager_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Reaction_Time_Averager_wrapper_utilization_synth.rpt -pb Reaction_Time_Averager_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 802.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 23 01:11:35 2018...
