#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("force_x_0_address0", 6, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("force_x_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("force_x_0_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("force_x_0_d0", 128, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("force_x_0_q0", 128, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("force_x_0_address1", 6, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("force_x_0_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("force_x_0_we1", 1, hls_out, 0, "ap_memory", "MemPortWE2", 1),
	Port_Property("force_x_0_d1", 128, hls_out, 0, "ap_memory", "MemPortDIN2", 1),
	Port_Property("force_x_0_q1", 128, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("force_x_1_address0", 6, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("force_x_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("force_x_1_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("force_x_1_d0", 128, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("force_x_1_q0", 128, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("force_x_1_address1", 6, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("force_x_1_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("force_x_1_we1", 1, hls_out, 1, "ap_memory", "MemPortWE2", 1),
	Port_Property("force_x_1_d1", 128, hls_out, 1, "ap_memory", "MemPortDIN2", 1),
	Port_Property("force_x_1_q1", 128, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("force_y_0_address0", 6, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("force_y_0_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("force_y_0_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("force_y_0_d0", 128, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("force_y_0_q0", 128, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("force_y_0_address1", 6, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("force_y_0_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("force_y_0_we1", 1, hls_out, 2, "ap_memory", "MemPortWE2", 1),
	Port_Property("force_y_0_d1", 128, hls_out, 2, "ap_memory", "MemPortDIN2", 1),
	Port_Property("force_y_0_q1", 128, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("force_y_1_address0", 6, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("force_y_1_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("force_y_1_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("force_y_1_d0", 128, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("force_y_1_q0", 128, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("force_y_1_address1", 6, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("force_y_1_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("force_y_1_we1", 1, hls_out, 3, "ap_memory", "MemPortWE2", 1),
	Port_Property("force_y_1_d1", 128, hls_out, 3, "ap_memory", "MemPortDIN2", 1),
	Port_Property("force_y_1_q1", 128, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("force_z_0_address0", 6, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("force_z_0_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("force_z_0_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("force_z_0_d0", 128, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("force_z_0_q0", 128, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("force_z_0_address1", 6, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("force_z_0_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("force_z_0_we1", 1, hls_out, 4, "ap_memory", "MemPortWE2", 1),
	Port_Property("force_z_0_d1", 128, hls_out, 4, "ap_memory", "MemPortDIN2", 1),
	Port_Property("force_z_0_q1", 128, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("force_z_1_address0", 6, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("force_z_1_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("force_z_1_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("force_z_1_d0", 128, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("force_z_1_q0", 128, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("force_z_1_address1", 6, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("force_z_1_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("force_z_1_we1", 1, hls_out, 5, "ap_memory", "MemPortWE2", 1),
	Port_Property("force_z_1_d1", 128, hls_out, 5, "ap_memory", "MemPortDIN2", 1),
	Port_Property("force_z_1_q1", 128, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("position_x_0_address0", 6, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("position_x_0_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("position_x_0_q0", 128, hls_in, 6, "ap_memory", "in_data", 1),
	Port_Property("position_x_0_address1", 6, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("position_x_0_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("position_x_0_q1", 128, hls_in, 6, "ap_memory", "in_data", 1),
	Port_Property("position_x_1_address0", 6, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("position_x_1_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("position_x_1_q0", 128, hls_in, 7, "ap_memory", "in_data", 1),
	Port_Property("position_x_1_address1", 6, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("position_x_1_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("position_x_1_q1", 128, hls_in, 7, "ap_memory", "in_data", 1),
	Port_Property("position_y_0_address0", 6, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("position_y_0_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("position_y_0_q0", 128, hls_in, 8, "ap_memory", "in_data", 1),
	Port_Property("position_y_0_address1", 6, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("position_y_0_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("position_y_0_q1", 128, hls_in, 8, "ap_memory", "in_data", 1),
	Port_Property("position_y_1_address0", 6, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("position_y_1_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("position_y_1_q0", 128, hls_in, 9, "ap_memory", "in_data", 1),
	Port_Property("position_y_1_address1", 6, hls_out, 9, "ap_memory", "MemPortADDR2", 1),
	Port_Property("position_y_1_ce1", 1, hls_out, 9, "ap_memory", "MemPortCE2", 1),
	Port_Property("position_y_1_q1", 128, hls_in, 9, "ap_memory", "in_data", 1),
	Port_Property("position_z_0_address0", 6, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("position_z_0_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("position_z_0_q0", 128, hls_in, 10, "ap_memory", "in_data", 1),
	Port_Property("position_z_0_address1", 6, hls_out, 10, "ap_memory", "MemPortADDR2", 1),
	Port_Property("position_z_0_ce1", 1, hls_out, 10, "ap_memory", "MemPortCE2", 1),
	Port_Property("position_z_0_q1", 128, hls_in, 10, "ap_memory", "in_data", 1),
	Port_Property("position_z_1_address0", 6, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("position_z_1_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("position_z_1_q0", 128, hls_in, 11, "ap_memory", "in_data", 1),
	Port_Property("position_z_1_address1", 6, hls_out, 11, "ap_memory", "MemPortADDR2", 1),
	Port_Property("position_z_1_ce1", 1, hls_out, 11, "ap_memory", "MemPortCE2", 1),
	Port_Property("position_z_1_q1", 128, hls_in, 11, "ap_memory", "in_data", 1),
	Port_Property("NL_0_address0", 10, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("NL_0_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("NL_0_q0", 64, hls_in, 12, "ap_memory", "in_data", 1),
	Port_Property("NL_0_address1", 10, hls_out, 12, "ap_memory", "MemPortADDR2", 1),
	Port_Property("NL_0_ce1", 1, hls_out, 12, "ap_memory", "MemPortCE2", 1),
	Port_Property("NL_0_q1", 64, hls_in, 12, "ap_memory", "in_data", 1),
	Port_Property("NL_1_address0", 10, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("NL_1_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("NL_1_q0", 64, hls_in, 13, "ap_memory", "in_data", 1),
	Port_Property("NL_1_address1", 10, hls_out, 13, "ap_memory", "MemPortADDR2", 1),
	Port_Property("NL_1_ce1", 1, hls_out, 13, "ap_memory", "MemPortCE2", 1),
	Port_Property("NL_1_q1", 64, hls_in, 13, "ap_memory", "in_data", 1),
};
const char* HLS_Design_Meta::dut_name = "md_kernel";
