package verilog;


public enum Direction{
	INPUT,
	OUTPUT,
	INOUT,
	UNDEFINED
}
