[
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "Anantha P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1J"
    ],
    "container-title": [
      "IEEE J.S.S.C"
    ],
    "date": [
      "1992-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "473–484,"
    ],
    "title": [
      "Low-Power CMOS Digital Design\""
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Sklansky",
        "given": "J."
      }
    ],
    "citation-number": [
      "2J"
    ],
    "container-title": [
      ", IRE Trans. on Electro nic Computers"
    ],
    "date": [
      "1960-06"
    ],
    "pages": [
      "226–231"
    ],
    "title": [
      "Conditional-Sum Addition Logic"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Abu-Khater",
        "given": "L.S."
      },
      {
        "family": "Yan",
        "given": "R.H."
      },
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M.L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      ", 1994 IEEE Symposium onLow Power Electronics"
    ],
    "date": [
      "Oct 10-12, 1994"
    ],
    "location": [
      "San Diego"
    ],
    "pages": [
      "66–67"
    ],
    "title": [
      "A 1-V Low-Power High-Performance 32-Bit Conditional Sum Adder"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yano",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J . Solid-State Circuits"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "388–394,"
    ],
    "title": [
      "A 3.8-ns CMOS 16x16 Multiplier Using Complementary Pass-Transistor Logic\""
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Suzuki",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1993-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1145–1151,"
    ],
    "title": [
      "A 1.5-ns 32-b CMOS ALU in Double Pass-Transistor Logic\""
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Callaway",
        "given": "T.K."
      },
      {
        "family": "Swartzkander",
        "given": "E.E."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "11th IEEE Symposium on Computer Arithmetics"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "210–216"
    ],
    "title": [
      "Estimating the Power Consumption of CMOS Adders\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nagendra",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "1994-09"
    ],
    "pages": [
      "3,",
      "377–381"
    ],
    "title": [
      "Power-Delay Characteristics of CMOS Adders\""
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "H92",
        "given": "H.S.P.I.C.E.Version"
      },
      {
        "given": "Meta-Software"
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Inc"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Nomura"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Journal of Solid State Cir cuit s"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "290–297"
    ],
    "title": [
      " A 300-MHz 16-b 0.5 p m BiCMOS Digital Signal Processor Cor e LSI\""
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1979"
    ],
    "publisher": [
      "John Wil ey and Sons"
    ],
    "title": [
      " Computer Arithmeti c: Principles, Architecture, and Design\""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cavanagh",
        "given": "J.J.F."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1984"
    ],
    "publisher": [
      "McGraw-Hill Book Co"
    ],
    "title": [
      " Computer Science Series: Digital Computer Arithmatic\""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ahmad",
        "given": "R."
      },
      {
        "given": "Fridi"
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      ", ECE729 Course Project , Department of Electrical and Comput er Eng ineerin g, Univ ersity of Waterloo"
    ],
    "date": [
      "1994-04"
    ],
    "title": [
      " Part ial Multiplication; A Low-Power Approach for Parallel Multiplier"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "West",
        "given": "NoHE"
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "P rinciples of CMOS VLSI Design : A systems Perspective\" , Add ison-Wesley Publishing Com pany , 2nd ED"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Eshr aghian"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Jolly",
        "given": "Richard D."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1991-10"
    ],
    "title": [
      " A 9-ns, 1.4-Gigabytefs, 17-Ported CMOS Register File\""
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Embabi",
        "given": "S.H.K."
      },
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1"
    ],
    "note": [
      "Elmasry, \"BiCMOS Digital Integrated Circuit Design\" , Kluwer Academics Pub. , MA, 1993."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ishibashi",
        "given": "K.and"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits, Apr"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers\""
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Seki",
        "given": "T.and"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits, Apr"
    ],
    "date": [
      "1993"
    ],
    "title": [
      " A 6-ns 1MB CMOS SRAM with Latched Sense Amplifier\""
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Seno",
        "given": "K.and"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1993-11"
    ],
    "title": [
      "A 9-ns 16-Mb CMOS SRAM with Offset- Compensated Current Sense Amplifier\""
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Eshraghian",
        "given": "K."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1993"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "Principles of CMOS VLSI Design: A systems Perspective\""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Alvarez",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "InBiCMOS Integrat ed Circuit Design: with A nalog, Digital , and Smart Power Applications"
    ],
    "date": [
      "1994"
    ],
    "editor": [
      {
        "literal": "Ed."
      }
    ],
    "location": [
      "Elmasry"
    ],
    "pages": [
      "15–18"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      " BiCMOS - Has The Promise Been Fulfilled?"
    ],
    "type": "chapter",
    "volume": [
      "M. 1"
    ]
  },
  {
    "author": [
      {
        "family": "Eldin",
        "given": "A.G."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "BiCMOS Int egrated Circuit Design: with Analog , Digital, and Smart Pow er Applications"
    ],
    "date": [
      "1994"
    ],
    "editor": [
      {
        "literal": "Ed."
      }
    ],
    "location": [
      "Elmasry"
    ],
    "pages": [
      "257–267"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "An Overvi ew of BiCMOS St ate-of-the-Art St atic and Dynamic Memory Applications"
    ],
    "type": "chapter",
    "volume": [
      "M. 1"
    ]
  },
  {
    "author": [
      {
        "family": "annagan",
        "given": "S.Fl"
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "InDigital MOS Integrated Circuits II: with applications to Processors and Memory Design"
    ],
    "date": [
      "1992"
    ],
    "editor": [
      {
        "literal": "Ed."
      }
    ],
    "location": [
      "Elmasry"
    ],
    "pages": [
      "319–322"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      " Future Technology Trends for St atic RAM s"
    ],
    "type": "chapter",
    "volume": [
      "M. 1"
    ]
  },
  {
    "author": [
      {
        "family": "Takada",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J. of Solid-State Cir"
    ],
    "date": [
      "1990"
    ],
    "location": [],
    "pages": [
      "1057–1062"
    ],
    "title": [
      " A 5-ns 1-Mb ECL BiCMOS SRAM"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "g",
        "given": "D.D.Tan"
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J . Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "660–663"
    ],
    "publisher": [
      ""
    ],
    "title": [
      " High-Speed Low-Power AC-Coupled Complem entary Push-Pull ECL Cir cuit"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuit s"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "1207–1210,"
    ],
    "title": [
      " High-Speed Low-Pow er ECL Circuit With AC-Coupled Self-Biased Dynamic Current Source and Active-Pull-Down Emitter-Follower Stage"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Wilhelm",
        "given": "W."
      },
      {
        "family": "Weger",
        "given": "P."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "ISSCC Tech. Dig. ,"
    ],
    "pages": [
      "94–95,"
    ],
    "title": [
      " 2V Low-Power Bipolar Logic"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "H."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "523–528"
    ],
    "publisher": [
      ""
    ],
    "title": [
      " A Self-Biased Feedback-Controlled Pull-Down Emitter Follower for High-Speed Low-Power Bipolar Logic Cir cuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Elrabaa",
        "given": "M.S."
      },
      {
        "given": "M."
      },
      {
        "family": "Elmasry"
      },
      {
        "family": "Malhi",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "9",
      "1."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1997-04"
    ],
    "title": [
      " Low-Power BiCMOS Circuits For High-Speed In ter-Chip Communication"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Yoshimoto",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "ISSCC Tech. Dig"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "250–251,"
    ],
    "title": [
      " A 64Kb CMOS RAM with Divided Word Line Structure"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hirose",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "ISSCC Tech. Dig"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "132–133,"
    ],
    "title": [
      " A 20nS 4Mb CMOS RAM with Hiirarchical Word Decoding Archit ecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chappell",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE J . Solid-State Circuits"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "1577–1585,"
    ],
    "title": [
      " A 2-nS Cycle, 3.8-ns Access 512-kb CMOS ECL SRAM with a Fully Pipelined Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "literal": "M. S. Elrabaa, M. S. Obrecht, and M. 1. Elmasry"
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE J . Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "86–94,"
    ],
    "title": [
      "Novel Low-Voltage Low-Power Full-Swing BiCMOS Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Yano",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE J . of Solid-State Cir"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "373–381,"
    ],
    "title": [
      "3 .3-V BiCMOS Circuit Techniques for 250-MHz RISC Arithmet ic Modules"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Hedenstierna",
        "given": "N."
      },
      {
        "family": "Jeppson",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "pages": [
      "270–281,1987"
    ],
    "title": [
      " CMOS Circuit Speed and Buffer Optimization"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-6"
    ]
  },
  {
    "author": [
      {
        "family": "Embabi",
        "given": "S.H."
      },
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1993"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      " Digital BiCMOS Integrated Circuits Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nishio",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "ISSCC Tech. Dig.,"
    ],
    "pages": [
      "116–117,"
    ],
    "title": [
      "A BiCMOS Logic Gate with Positive Feedback"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hara",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "genre": [
      "ISSCC Tech. Dig.,"
    ],
    "pages": [
      "148–149,1991"
    ],
    "title": [
      "0.5 pm 2M-Transistor BipnMOS Channelless Gate Array"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "H."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. of Solid-State Cir"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "863–865,"
    ],
    "title": [
      "Performance Comparison of Driver Configurations and Full-Swing Techniques for BiCMOS Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Embabi",
        "given": "S.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE J. of Solid-State Cir"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "150–153,"
    ],
    "title": [
      "New Full-Voltage-Swing BiCMOS Buffers"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Hiraki",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "ISSCC Tech. Dig"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "48–49,"
    ],
    "title": [
      "A 1.5V Full-Swing BiCMOS Logic Circuit"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Elrabaa",
        "given": "M.S."
      },
      {
        "family": "Obrecht",
        "given": "M.S."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE J . Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "86–94,"
    ],
    "title": [
      "Novel Low-Voltage · Low-Power Full-Swing BiCMOS Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Manual",
        "given": "H.S.P.I.C.E.User's"
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Campbell, CA"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Meta-Software"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Arnborg",
        "given": "T."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE J. of Solid-State Cir"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "754–760,"
    ],
    "title": [
      "Performance Predictions of Scaled BiCMOS Gates Using Physical Simulation"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Obrecht",
        "given": "M.S."
      },
      {
        "given": "M."
      },
      {
        "family": "Elmasry"
      },
      {
        "family": "Hesselle",
        "given": "E.L."
      }
    ],
    "citation-number": [
      "12",
      "1."
    ],
    "container-title": [
      "IEEE Trans. on CAD"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "14"
    ],
    "pages": [
      "447–458,"
    ],
    "title": [
      "TRASIM: Compact and Efficient Two-Dimensional Transient Simulator for Arbitrary Planar Semiconductor Devices"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Obrecht",
        "given": "M.S."
      },
      {
        "literal": "M. S. Obrecht, and J. M. Teven, \"BISIM -"
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Solid-State Electronics, Software Survey Section",
      "Solid-State Electronics, Software Survey Section"
    ],
    "date": [
      "1989",
      "1991"
    ],
    "pages": [
      "141"
    ],
    "title": [
      "SIMOS - Two-Dimensional Steady-State Simulator for MOS Devices",
      "A program for Steady-State Two-Dimensional Modeling of Various Bipolar Devices"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Momose",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "iEDM Tech. Dig"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "231–234,"
    ],
    "title": [
      "Characterization of Speed and Stability of BiNMOS Gates With A Bipolar and PMOSFET Merged Structure"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "literal": "M. S. Elrabaa and M. 1. Elmasry"
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE J. of Solid-State Cir"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "792–801,"
    ],
    "title": [
      " Design and Optimization of Buffer Chains and Logic Circuits in a BiCMOS Environment"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "literal": "M. S. Elrabaa and M. 1. Elmasry"
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proc, of the 35th Midwest Sym. on CAS"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "571–574,"
    ],
    "title": [
      "Optimization of Digital BiCMOS Circuits, An Overview"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hadaway",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE BCTM Proc"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "159–166,"
    ],
    "title": [
      "BiCMOS Technology for Telecommunications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Quigley",
        "given": "John H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Int. ASIC Conf. and Exhibit Proc"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "452–455,"
    ],
    "title": [
      "Current Mode Transceiver Logic (CMTL) for Reduced Swing CMOS, Chip to Chip Communication"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pedersen",
        "given": "M."
      },
      {
        "family": "Metz",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "ISSCC Tech. Dig"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "226–227,"
    ],
    "title": [
      "A CMOS to lOOK ECL Interface Circuit"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gabara",
        "given": "T.J."
      },
      {
        "family": "Knauer",
        "given": "S."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Int. ASIC Conf. and Exhibit Proc"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "456–459,"
    ],
    "title": [
      " Digital Transistor Sizing Techniques Applied to lOOK ECL CMOS Output Buffers"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Gunning",
        "given": "Bill"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "ISSCC Tech. Dig.,"
    ],
    "pages": [
      "58–59,"
    ],
    "title": [
      "A CMOS Low-Voltage-Swing Transmission-Line Transceiver"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "family": "Tang",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J . Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "660–663,"
    ],
    "title": [
      "High-Speed Low-Power AC-Coupled Complementary Push-Pull ECL Circuit"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Chuang",
        "given": "C.T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "1207–1210,"
    ],
    "title": [
      "High-Speed Low-Power ECL Circuit With AC-Coupled Self-Biased Dynamic Current Source and Active-Pull-Down Emitter-Follower Stage"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Wilhelm",
        "given": "W."
      },
      {
        "family": "Weger",
        "given": "P."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "ISSCC Tech. Dig.,"
    ],
    "pages": [
      "94–95,"
    ],
    "title": [
      "2V Low-Power Bipolar Logic"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "H."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE J . Solid-State Circuits"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "523–528,"
    ],
    "title": [
      " A Self-Biased Feedback-Controlled Pull-Down Emitter Follower for High-Speed Low-Power Bipolar Logic Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  }
]
