#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 28 21:41:27 2019
# Process ID: 19984
# Current directory: K:/sola/isa_test_0828
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19756 K:\sola\isa_test_0828\project_1.xpr
# Log file: K:/sola/isa_test_0828/vivado.log
# Journal file: K:/sola/isa_test_0828\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/sola/isa_test_0828/project_1.xpr
INFO: [Project 1-313] Project file moved from 'K:/sola/isa_test_20190815/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'K:/isa_controller_0812_tb'; using path 'K:/sola/isa_controller_0812_tb' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/sola/isa_controller_0812_tb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Xilinx_201802/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 852.219 ; gain = 134.512
update_compile_order -fileset sources_1
open_bd_design {K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:user:axi_isa_v1_0:1.0 - axi_isa_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_isa_v1_0_0/clk_16m_i(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_nets axi_isa_v1_0_0_dir_isa_in] [get_bd_nets axi_isa_v1_0_0_isa_sa] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets axi_isa_v1_0_0_dir_isa_sd1] [get_bd_nets axi_isa_v1_0_0_dir_isa_sa1] [get_bd_nets axi_isa_v1_0_0_isa_ior] [get_bd_nets axi_isa_v1_0_0_isa_aen] [get_bd_nets axi_isa_v1_0_0_isa_tri_en] [get_bd_nets axi_isa_v1_0_0_oe_isa_sd1] [get_bd_nets axi_isa_v1_0_0_oe_isa_sa1] [get_bd_nets axi_isa_v1_0_0_oe_isa_in] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets axi_isa_v1_0_0_dir_isa_sa2] [get_bd_nets axi_isa_v1_0_0_dir_isa_out] [get_bd_nets isa_sd_in_0_1] [get_bd_nets iocs16_0_1] [get_bd_nets axi_isa_v1_0_0_oe_isa_out] [get_bd_nets axi_isa_v1_0_0_dir_isa_sd2] [get_bd_nets axi_isa_v1_0_0_isa_iow] [get_bd_nets axi_isa_v1_0_0_isa_rst_drv] [get_bd_nets axi_isa_v1_0_0_isa_sd_out] [get_bd_nets axi_isa_v1_0_0_oe_isa_sd2] [get_bd_nets axi_isa_v1_0_0_oe_isa_sa2] [get_bd_cells axi_isa_v1_0_0]
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_target all [get_files  K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  K:/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_isa:1.0 axi_isa_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_isa_0/clk_16m_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_isa_0/clk_16m_i(undef)
connect_bd_net [get_bd_pins axi_isa_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_ports irq5] [get_bd_pins axi_isa_0/irq5]
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_isa_0/s00_axi} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_isa_0/s00_axi]
</axi_isa_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property location {377 220} [get_bd_ports iocs16]
undo
INFO: [Common 17-17] undo 'set_property location {377 220} [get_bd_ports iocs16]'
delete_bd_objs [get_bd_ports oe_isa_sd2] [get_bd_ports isa_iow] [get_bd_ports isa_rst_drv] [get_bd_ports oe_isa_sa1] [get_bd_ports oe_isa_in] [get_bd_ports isa_sd_out] [get_bd_ports isa_sa] [get_bd_ports dir_isa_sd2] [get_bd_ports isa_aen] [get_bd_ports dir_isa_sd1] [get_bd_ports dir_isa_sa2] [get_bd_ports isa_ior] [get_bd_ports dir_isa_in] [get_bd_ports dir_isa_sa1] [get_bd_ports oe_isa_out] [get_bd_ports isa_tri_en] [get_bd_ports dir_isa_out] [get_bd_ports oe_isa_sa2] [get_bd_ports oe_isa_sd1]
delete_bd_objs [get_bd_ports isa_sd_in] [get_bd_ports iocs16]
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
make_bd_pins_external  [get_bd_cells axi_isa_0]
make_bd_intf_pins_external  [get_bd_cells axi_isa_0]
endgroup
startgroup
delete_bd_objs [get_bd_nets axi_isa_0_irq]
delete_bd_objs [get_bd_ports irq_0]
endgroup
disconnect_bd_net /irq5_0_1 [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_isa_0/irq] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name iocs16 [get_bd_ports iocs16_0]
set_property name isa_sd_in [get_bd_ports isa_sd_in_0]
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property name oe_isa_sd1 [get_bd_ports oe_isa_sd1_0]
set_property name oe_isa_sd2 [get_bd_ports oe_isa_sd2_0]
set_property name oe_isa_sa1 [get_bd_ports oe_isa_sa1_0]
set_property name oe_isa_sa2 [get_bd_ports oe_isa_sa2_0]
set_property name oe_isa_in [get_bd_ports oe_isa_in_0]
set_property name oe_isa_out [get_bd_ports oe_isa_out_0]
set_property name dir_isa_sd1 [get_bd_ports dir_isa_sd1_0]
set_property name dir_isa_sd2 [get_bd_ports dir_isa_sd2_0]
set_property name dir_isa_sa1 [get_bd_ports dir_isa_sa1_0]
set_property name dir_isa_sa2 [get_bd_ports dir_isa_sa2_0]
set_property name dir_isa_in [get_bd_ports dir_isa_in_0]
set_property name dir_isa_out [get_bd_ports dir_isa_out_0]
set_property name isa_sa [get_bd_ports isa_sa_0]
set_property name isa_iow [get_bd_ports isa_iow_0]
set_property name isa_ior [get_bd_ports isa_ior_0]
set_property name isa_rst_drv [get_bd_ports isa_rst_drv_0]
set_property name isa_aen [get_bd_ports isa_aen_0]
set_property name isa_sd_out [get_bd_ports isa_sd_out_0]
set_property name isa_tri_en [get_bd_ports isa_tri_en_0]
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { irq5_0_1 } ]
endgroup
save_bd_design
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_isa_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'k:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1127.254 ; gain = 162.602
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = c69398ec71704f09; cache size = 46.650 MB.
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 09b44473bb3f2320; cache size = 46.650 MB.
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_0, cache-ID = 046a0daaee0f8ed4; cache size = 46.650 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_isa_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fffa1550103c7c13; cache size = 46.650 MB.
export_ip_user_files -of_objects [get_files K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_axi_isa_0_0_synth_1
[Wed Aug 28 21:53:36 2019] Launched design_1_axi_isa_0_0_synth_1...
Run output will be captured here: K:/sola/isa_test_0828/project_1.runs/design_1_axi_isa_0_0_synth_1/runme.log
export_simulation -of_objects [get_files K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory K:/sola/isa_test_0828/project_1.ip_user_files/sim_scripts -ip_user_files_dir K:/sola/isa_test_0828/project_1.ip_user_files -ipstatic_source_dir K:/sola/isa_test_0828/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/sola/isa_test_0828/project_1.cache/compile_simlib/modelsim} {questa=K:/sola/isa_test_0828/project_1.cache/compile_simlib/questa} {riviera=K:/sola/isa_test_0828/project_1.cache/compile_simlib/riviera} {activehdl=K:/sola/isa_test_0828/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/sola/isa_controller_0828_timeout/isa_controller_0828_timeout.srcs'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:axi_isa:1.0 [get_ips  design_1_axi_isa_0_0] -log ip_upgrade.log
Upgrading 'K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory K:/sola/isa_test_0828/project_1.runs/design_1_axi_isa_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_axi_isa_0_0 (axi_isa_v1_0 1.0) from revision 2 to revision 3
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_isa_0_upgraded_ipi/clk_16m_i(undef)
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'K:/sola/isa_test_0828/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axi_isa_0_0] -no_script -sync -force -quiet
generate_target all [get_files  K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_isa_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'k:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_axi_isa_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fffa1550103c7c13; cache size = 46.650 MB.
export_ip_user_files -of_objects [get_files K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_axi_isa_0_0_synth_1
[Wed Aug 28 21:59:58 2019] Launched design_1_axi_isa_0_0_synth_1...
Run output will be captured here: K:/sola/isa_test_0828/project_1.runs/design_1_axi_isa_0_0_synth_1/runme.log
export_simulation -of_objects [get_files K:/sola/isa_test_0828/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory K:/sola/isa_test_0828/project_1.ip_user_files/sim_scripts -ip_user_files_dir K:/sola/isa_test_0828/project_1.ip_user_files -ipstatic_source_dir K:/sola/isa_test_0828/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/sola/isa_test_0828/project_1.cache/compile_simlib/modelsim} {questa=K:/sola/isa_test_0828/project_1.cache/compile_simlib/questa} {riviera=K:/sola/isa_test_0828/project_1.cache/compile_simlib/riviera} {activehdl=K:/sola/isa_test_0828/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 28 22:02:03 2019...
