<root><simulation><result_generated_time />2023-05-13 00:31:10<layer><layer_spec />{'B': 1, 'K': 320, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />15052800<total_data_size_element />{'W': 307200, 'I': 47040, 'O': 15680}<total_data_reuse />{'W': 49, 'I': 320.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [8, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7)], [('K', 3), ('C', 120)], []]<I />[[('OX', 7), ('OY', 7), ('K', 3)], [('C', 120)], []]<O />[[], [('OX', 7), ('OY', 7), ('K', 3), ('C', 120)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [128.0, 3.0, 1.0, 1.0], 'O': [8.0, 1, 120, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2949120, 2949120], 'I': [392, 376320, 376320], 'O': [8, 150528, 150528], 'O_partial': [8, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.02, 0.09, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.1, 0.0], 'I': [0.77, 0.1, 0.0], 'O': [0.02, 0.1, 0.0]}<effective_mem_size_bit />{'W': [8, 983040, 2949120], 'I': [392, 3136, 376320], 'O': [8, 150528, 150528], 'O_partial': [8, 150528, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [8, 8, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[307200, 307200], [307200, 307200], [307200, 0]]<I />[[141120, 47040], [47040, 47040], [47040, 0]]<O />[[(1865920, 1881600), (1881600, 1865920)], [(1865920, 1881600), (15680, 0)], [(0, 15680), (0, 0)]]<O_partial />[[(1865920, 1881600), (1881600, 1865920)], [(1865920, 1881600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15680, 0)], [(0, 15680), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[38400, 38400], [4800, 4800], [1200, 0]]<I />[[17640, 5880], [735, 735], [184, 0]]<O />[[(233240, 235200), (235200, 233240)], [(29155, 29400), (245, 0)], [(0, 61), (0, 0)]]<O_partial />[([233240, 235200], [235200, 233240]), ([29155, 29400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [245, 0]), ([0, 61], [0, 0])]</mem_access_count_word><mac_count><active />15052800<idle />0</mac_count></basic_info><energy><total_energy />32914632.2<mem_energy_breakdown><W />[26.9, 951.3, 1598.2]<I />[8.1, 145.7, 244.7]<O />[328.2, 5826.7, 81.6]</mem_energy_breakdown><MAC_energy><active_MAC />32905420.8<idle_MAC />0.0<total />32905420.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3657<utilization_without_data_loading />0.4226<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.3657<mac_utilize_temporal_without_data_loading />0.4226</mac_array_utilization><latency><latency_cycle_with_data_loading />48240<latency_cycle_without_data_loading />41738<ideal_computing_cycle />17640<data_loading><load_cycle_total />6502<load_cycle_individual />{'W': [16, 5760, 0], 'I': [7, 735, 0]}<load_cycle_combined />{'W': 5760, 'I': 735}</data_loading><mem_stalling><mem_stall_cycle_total />24098<mem_stall_cycle_individual />{'W': [[-17639], [-17591, -11847], [-17640, -17640]], 'I': [[-17639], [-5117, -5117], [-17640, -17640]], 'O': [[-17640], [-17640, 17640], [-17346, -17566]]}<mem_stall_cycle_shared />{'W': [[-17639], [-17591, 24098], [0, 0]], 'I': [[-17639], [-5117, 24098], [0, 0]], 'O': [[-17640], [-17640, 17640], [-17346, -17566]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2949120, 2949120], 'I': [392, 376320, 376320], 'O': [8, 150528, 150528], 'O_partial': [8, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [8192, 2949120, 2949120], 'I': [3136, 376320, 376320], 'O': [1024, 150528, 150528]}<loop_cycles_each_level />{'W': [49, 17640, 17640], 'I': [147, 17640, 17640], 'O': [1, 17640, 17640]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [3, 1, 1], 'O': [1, 120, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 2.7], [21.3, 21.3], [21.3, 21.3]], 'O': [[8.0, 8.0], [1024.0, 8.5], [8.5, 8.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [64.0, 21.3], [21.3, 21.3]], 'O': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 8.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [64.0, 21.3], [21.3, 0]], 'O': [[8.0, 8.0], [1024.0, 8.5], [8.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [1263.7, 1212.5], [188.5, 8.5]], 'I': [[8.0, 8.0], [1263.7, 1212.5], [188.5, 8.5]], 'O': [[8.0, 8.0], [1263.7, 1212.5], [188.5, 8.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 17640], [49, 49, 360], [17640, 17640, 1]], 'I': [[1, 1, 17640], [49, 147, 120], [17640, 17640, 1]], 'O': [[1, 1, 17640], [1, 1, 17640], [17640, 17640, 1]]}<trans_time_real />{'W': [[0, 1, 17640], [[0, 49, 360], [16, 49, 360]], [[5760, 17640, 1], [1440, 17640, 1]]], 'I': [[0, 1, 17640], [[6, 147, 120], [6, 147, 120]], [[735, 17640, 1], [184, 17640, 1]]], 'O': [[0, 1, 17640], [[0, 1, 17640], [2, 1, 17640]], [[294, 17640, 1], [74, 17640, 1]]]}<single_stall_cycle />{'W': [[-1], [-49, -33], [-11880, -16200]], 'I': [[-1], [-43, -43], [-16905, -17456]], 'O': [[-1], [-1, 1], [-17346, -17566]]}<single_stall_count />{'W': [17639, 359, 0], 'I': [17639, 119, 0], 'O': [17640, 17640, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}, 1: {'W': [5744, 0], 'I': [714, 0], 'O': [17640, 294]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-17640, -17640], [-17346, -17640]], 1: [[6458, -17640], [0, -17346]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>