

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Tue Nov 10 10:06:15 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Pipeline_unroll
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.954|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9411|  9411|  9411|  9411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7488|  7488|       117|          -|          -|    64|    no    |
        | + Loop 1.1  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Loop 1.2  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Loop 1.3  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Loop 1.4  |    21|    21|        19|          1|          1|     4|    yes   |
        |- Loop 2     |  1920|  1920|         5|          4|          1|   480|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19
  * Pipeline-1: initiation interval (II) = 1, depth = 19
  * Pipeline-2: initiation interval (II) = 1, depth = 19
  * Pipeline-3: initiation interval (II) = 1, depth = 19
  * Pipeline-4: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 112
* Pipeline : 5
  Pipeline-0 : II = 1, D = 19, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
  Pipeline-1 : II = 1, D = 19, States = { 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
  Pipeline-2 : II = 1, D = 19, States = { 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
  Pipeline-3 : II = 1, D = 19, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-4 : II = 4, D = 5, States = { 107 108 109 110 111 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 107 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 28 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 9 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 54 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 35 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 80 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 61 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 106 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 87 
106 --> 2 
107 --> 112 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 107 
112 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Real_r) nounwind, !map !7"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Imag) nounwind, !map !13"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 115 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:7]   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Real_r, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Imag, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:10]   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Real_r, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:13]   --->   Operation 119 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Imag, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:14]   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 121 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%c_0_0 = phi i11 [ 0, %meminst35.preheader ], [ %add_ln41, %hls_label_0_end ]" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 122 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 124 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %.preheader.preheader, label %hls_label_0_begin" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%empty_19 = trunc i11 %c_0_0 to i10" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 126 'trunc' 'empty_19' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln43 = or i10 %empty_19, 1" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 127 'or' 'or_ln43' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i11 %c_0_0 to i64" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 128 'zext' 'zext_ln47' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln47" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 129 'getelementptr' 'Real_addr' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 130 'load' 'Real_load' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %or_ln43 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 131 'zext' 'zext_ln49' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 132 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 133 'getelementptr' 'Imag_addr' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 134 'load' 'RE_vec_128_c_1' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 135 'br' <Predicate = (tmp_37)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln44 = or i10 %empty_19, 2" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 136 'or' 'or_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln45 = or i10 %empty_19, 3" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 137 'or' 'or_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 138 'load' 'Real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i10 %or_ln44 to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 139 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 140 'getelementptr' 'Real_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 141 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 142 'load' 'RE_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %or_ln45 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 143 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 144 'getelementptr' 'Real_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 145 'getelementptr' 'Imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 146 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 147 [1/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 147 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 148 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 148 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 149 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln47" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 150 'getelementptr' 'Imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 151 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 152 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 153 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 153 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 154 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 155 'getelementptr' 'Imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 156 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 157 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 157 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 158 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 159 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 159 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 160 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 160 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 161 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 161 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 162 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 162 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 163 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 163 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 164 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 164 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 165 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 166 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 167 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 167 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 168 [1/1] (1.76ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 168 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.66>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%c_aux_0_0 = phi i3 [ 0, %hls_label_0_begin ], [ %add_ln65, %hls_label_1 ]" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 169 'phi' 'c_aux_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.13ns)   --->   "%icmp_ln65 = icmp eq i3 %c_aux_0_0, -4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 170 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (1.65ns)   --->   "%add_ln65 = add i3 %c_aux_0_0, 1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 172 'add' 'add_ln65' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %hls_label_0, label %hls_label_1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i3 %c_aux_0_0 to i2" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 174 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (1.95ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln74) nounwind" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 175 'mux' 'tmp_4' <Predicate = (!icmp_ln65)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i3 %c_aux_0_0 to i1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 176 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.69ns)   --->   "%select_ln75 = select i1 %trunc_ln75, float %RE_vec_128_d_1, float %RE_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 177 'select' 'select_ln75' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln75" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 178 'fmul' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.69ns)   --->   "%select_ln81 = select i1 %trunc_ln75, float %IM_vec_128_d_1, float %IM_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 179 'select' 'select_ln81' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 180 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln81" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 180 'fmul' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 181 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln75" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 181 'fmul' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln81" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 182 'fmul' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 183 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln75" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 183 'fmul' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln81" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 184 'fmul' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 185 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln75" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 185 'fmul' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln81" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 186 'fmul' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.95>
ST_13 : Operation 187 [4/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 187 'fmul' 'tmp5' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.69ns)   --->   "%select_ln75_1 = select i1 %trunc_ln75, float %RE_vec_128_c_1, float %RE_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 188 'select' 'select_ln75_1' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 189 [5/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 189 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [4/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 190 'fmul' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.69ns)   --->   "%select_ln81_1 = select i1 %trunc_ln75, float %IM_vec_128_c_1, float %IM_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 191 'select' 'select_ln81_1' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 192 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 193 [3/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 193 'fmul' 'tmp5' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [4/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 194 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 195 'fmul' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 196 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 197 [2/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 197 'fmul' 'tmp5' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [3/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 198 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 199 'fmul' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 200 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 201 [1/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 201 'fmul' 'tmp5' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [2/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 202 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 203 'fmul' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 204 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 205 [5/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 205 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 206 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 207 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 208 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.66>
ST_18 : Operation 209 [4/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 209 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (1.95ns)   --->   "%tmp_14 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln74) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 210 'mux' 'tmp_14' <Predicate = (!icmp_ln65)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [4/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 211 'fmul' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 212 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (1.95ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln74) nounwind" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 213 'mux' 'tmp_20' <Predicate = (!icmp_ln65)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 214 'fmul' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 215 [3/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 215 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [3/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 216 'fmul' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 217 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 218 'fmul' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 219 [2/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 219 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [2/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 220 'fmul' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 221 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 222 'fmul' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 223 [1/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 223 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [1/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 224 'fmul' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 225 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 226 'fmul' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 227 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 227 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [5/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 228 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 229 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 229 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [4/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 230 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 231 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 231 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [3/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 232 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 233 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 233 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [2/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 234 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 235 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 235 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [1/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 236 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 237 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 238 'specpipeline' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %c_0_0, i32 3, i32 10)" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 239 'partselect' 'tmp_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%add_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_23, i3 %c_aux_0_0)" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 240 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i11 %add_ln to i64" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 241 'zext' 'zext_ln84' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%Real_addr_10 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln84" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 242 'getelementptr' 'Real_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 243 'store' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%Imag_addr_10 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln84" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 244 'getelementptr' 'Imag_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (3.25ns)   --->   "store volatile float %tmp_21, float* %Imag_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 245 'store' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 246 'specregionend' 'empty_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 247 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 3.25>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln41 = or i10 %empty_19, 4" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 248 'or' 'or_ln41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln43_1 = or i10 %empty_19, 5" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 249 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i10 %or_ln41 to i64" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 250 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%Real_addr_6 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln47_1" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 251 'getelementptr' 'Real_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [2/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 252 'load' 'Real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %or_ln43_1 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 253 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%Real_addr_8 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_1" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 254 'getelementptr' 'Real_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.00ns)   --->   "%Imag_addr_6 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_1" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 255 'getelementptr' 'Imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 256 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 256 'load' 'RE_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 10> <Delay = 3.25>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln44_1 = or i10 %empty_19, 6" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 257 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln45_1 = or i10 %empty_19, 7" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 258 'or' 'or_ln45_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 259 'load' 'Real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i10 %or_ln44_1 to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 260 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%Real_addr_7 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln48_1" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 261 'getelementptr' 'Real_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 262 [2/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 262 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 263 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 263 'load' 'RE_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i10 %or_ln45_1 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 264 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%Real_addr_9 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_1" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 265 'getelementptr' 'Real_addr_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%Imag_addr_7 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_1" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 266 'getelementptr' 'Imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 267 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 11> <Delay = 3.25>
ST_30 : Operation 268 [1/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 268 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 269 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 269 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 270 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 270 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "%Imag_addr_8 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln47_1" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 271 'getelementptr' 'Imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 272 [2/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 272 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 12> <Delay = 3.25>
ST_31 : Operation 273 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 273 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 274 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 274 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 275 [1/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 275 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 276 [1/1] (0.00ns)   --->   "%Imag_addr_9 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln48_1" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 276 'getelementptr' 'Imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 277 [2/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 277 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 13> <Delay = 3.25>
ST_32 : Operation 278 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 278 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 279 [1/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 279 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 280 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 280 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 281 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 281 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 14> <Delay = 3.25>
ST_33 : Operation 282 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 282 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 283 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 283 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 284 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 284 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 285 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 285 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 15> <Delay = 3.25>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 286 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 287 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i10 %or_ln41 to i11" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 288 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 289 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 290 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 290 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 291 [1/1] (1.76ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 291 'br' <Predicate = true> <Delay = 1.76>

State 35 <SV = 16> <Delay = 7.66>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "%c_aux_0_1 = phi i3 [ 0, %hls_label_0 ], [ %add_ln65_1, %hls_label_11 ]" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 292 'phi' 'c_aux_0_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 293 [1/1] (1.13ns)   --->   "%icmp_ln65_1 = icmp eq i3 %c_aux_0_1, -4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 293 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 294 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 294 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 295 [1/1] (1.65ns)   --->   "%add_ln65_1 = add i3 %c_aux_0_1, 1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 295 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65_1, label %hls_label_01, label %hls_label_11" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i3 %c_aux_0_1 to i2" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 297 'trunc' 'trunc_ln74_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (1.95ns)   --->   "%tmp_24 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 298 'mux' 'tmp_24' <Predicate = (!icmp_ln65_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i3 %c_aux_0_1 to i1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 299 'trunc' 'trunc_ln75_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (0.69ns)   --->   "%select_ln75_2 = select i1 %trunc_ln75_1, float %RE_vec_128_d_1_1, float %RE_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 300 'select' 'select_ln75_2' <Predicate = (!icmp_ln65_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 301 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln75_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 301 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 302 [1/1] (0.69ns)   --->   "%select_ln81_2 = select i1 %trunc_ln75_1, float %IM_vec_128_d_1_1, float %IM_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 302 'select' 'select_ln81_2' <Predicate = (!icmp_ln65_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 303 [4/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln81_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 303 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 5.70>
ST_36 : Operation 304 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln75_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 304 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 305 [3/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln81_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 305 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 5.70>
ST_37 : Operation 306 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln75_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 306 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 307 [2/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln81_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 307 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 5.70>
ST_38 : Operation 308 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln75_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 308 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 309 [1/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln81_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 309 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 7.95>
ST_39 : Operation 310 [4/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 310 'fmul' 'tmp_15' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 311 [1/1] (0.69ns)   --->   "%select_ln75_3 = select i1 %trunc_ln75_1, float %RE_vec_128_c_1_1, float %RE_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 311 'select' 'select_ln75_3' <Predicate = (!icmp_ln65_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 312 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 312 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 313 [4/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 313 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 314 [1/1] (0.69ns)   --->   "%select_ln81_3 = select i1 %trunc_ln75_1, float %IM_vec_128_c_1_1, float %IM_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 314 'select' 'select_ln81_3' <Predicate = (!icmp_ln65_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 315 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 315 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 7.25>
ST_40 : Operation 316 [3/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 316 'fmul' 'tmp_15' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 317 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 317 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 318 [3/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 318 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 319 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 319 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 7.25>
ST_41 : Operation 320 [2/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 320 'fmul' 'tmp_15' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 321 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 321 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 322 [2/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 322 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 323 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 323 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 7.25>
ST_42 : Operation 324 [1/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 324 'fmul' 'tmp_15' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 325 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 325 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 326 [1/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 326 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 327 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 7.25>
ST_43 : Operation 328 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 328 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 329 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 329 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 330 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 330 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 331 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 331 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 7.66>
ST_44 : Operation 332 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 332 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 333 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 333 'mux' 'tmp_26' <Predicate = (!icmp_ln65_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 334 [4/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 334 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 335 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 335 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 336 [1/1] (1.95ns)   --->   "%tmp_28 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln74_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 336 'mux' 'tmp_28' <Predicate = (!icmp_ln65_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 337 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 337 'fmul' 'tmp_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 7.25>
ST_45 : Operation 338 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 338 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 339 [3/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 339 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 340 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 340 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 341 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 341 'fmul' 'tmp_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 7.25>
ST_46 : Operation 342 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 342 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 343 [2/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 343 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 344 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 344 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 345 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 345 'fmul' 'tmp_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 7.25>
ST_47 : Operation 346 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 346 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 347 [1/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 347 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 348 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 348 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 349 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 349 'fmul' 'tmp_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 7.25>
ST_48 : Operation 350 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 350 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 351 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 351 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 7.25>
ST_49 : Operation 352 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 352 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 353 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 353 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 7.25>
ST_50 : Operation 354 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 354 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 355 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 355 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 7.25>
ST_51 : Operation 356 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 356 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 357 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 357 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 7.25>
ST_52 : Operation 358 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 358 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 359 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 359 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 4.98>
ST_53 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 360 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 361 'specpipeline' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i3 %c_aux_0_1 to i11" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 362 'zext' 'zext_ln74' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 363 [1/1] (1.73ns)   --->   "%add_ln84 = add i11 %zext_ln47_4, %zext_ln74" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 363 'add' 'add_ln84' <Predicate = (!icmp_ln65_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i11 %add_ln84 to i64" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 364 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 365 [1/1] (0.00ns)   --->   "%Real_addr_15 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln84_1" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 365 'getelementptr' 'Real_addr_15' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 366 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 366 'store' <Predicate = (!icmp_ln65_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 367 [1/1] (0.00ns)   --->   "%Imag_addr_15 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln84_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 367 'getelementptr' 'Imag_addr_15' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 368 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 368 'store' <Predicate = (!icmp_ln65_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 369 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_13) nounwind" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 369 'specregionend' 'empty_23' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 370 'br' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>

State 54 <SV = 17> <Delay = 3.25>
ST_54 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln41_1 = or i10 %empty_19, 8" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 371 'or' 'or_ln41_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln43_2 = or i10 %empty_19, 9" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 372 'or' 'or_ln43_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i10 %or_ln41_1 to i64" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 373 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 374 [1/1] (0.00ns)   --->   "%Real_addr_11 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln47_2" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 374 'getelementptr' 'Real_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 375 [2/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 375 'load' 'Real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i10 %or_ln43_2 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 376 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 377 [1/1] (0.00ns)   --->   "%Real_addr_13 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_2" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 377 'getelementptr' 'Real_addr_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 378 [1/1] (0.00ns)   --->   "%Imag_addr_11 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_2" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 378 'getelementptr' 'Imag_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 379 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 379 'load' 'RE_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 18> <Delay = 3.25>
ST_55 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln44_2 = or i10 %empty_19, 10" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 380 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 381 [1/1] (0.00ns)   --->   "%or_ln45_2 = or i10 %empty_19, 11" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 381 'or' 'or_ln45_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 382 [1/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 382 'load' 'Real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i10 %or_ln44_2 to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 383 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 384 [1/1] (0.00ns)   --->   "%Real_addr_12 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln48_2" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 384 'getelementptr' 'Real_addr_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 385 [2/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 385 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 386 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 386 'load' 'RE_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i10 %or_ln45_2 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 387 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 388 [1/1] (0.00ns)   --->   "%Real_addr_14 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_2" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 388 'getelementptr' 'Real_addr_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 389 [1/1] (0.00ns)   --->   "%Imag_addr_12 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_2" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 389 'getelementptr' 'Imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 390 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 390 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 56 <SV = 19> <Delay = 3.25>
ST_56 : Operation 391 [1/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 391 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 392 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 392 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 393 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 393 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 394 [1/1] (0.00ns)   --->   "%Imag_addr_13 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln47_2" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 394 'getelementptr' 'Imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 395 [2/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 395 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 20> <Delay = 3.25>
ST_57 : Operation 396 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 396 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 397 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 397 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 398 [1/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 398 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 399 [1/1] (0.00ns)   --->   "%Imag_addr_14 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln48_2" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 399 'getelementptr' 'Imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 400 [2/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 400 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 21> <Delay = 3.25>
ST_58 : Operation 401 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 401 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 402 [1/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 402 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 403 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 403 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 404 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 404 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 59 <SV = 22> <Delay = 3.25>
ST_59 : Operation 405 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 405 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 406 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 406 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 407 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 407 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 408 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 408 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 23> <Delay = 3.25>
ST_60 : Operation 409 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 409 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 410 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 411 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 411 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 412 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 412 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 413 [1/1] (1.76ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 413 'br' <Predicate = true> <Delay = 1.76>

State 61 <SV = 24> <Delay = 7.66>
ST_61 : Operation 414 [1/1] (0.00ns)   --->   "%c_aux_0_2 = phi i3 [ 0, %hls_label_01 ], [ %add_ln65_2, %hls_label_12 ]" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 414 'phi' 'c_aux_0_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 415 [1/1] (1.13ns)   --->   "%icmp_ln65_2 = icmp eq i3 %c_aux_0_2, -4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 415 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 416 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 416 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 417 [1/1] (1.65ns)   --->   "%add_ln65_2 = add i3 %c_aux_0_2, 1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 417 'add' 'add_ln65_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 418 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65_2, label %hls_label_02, label %hls_label_12" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = trunc i3 %c_aux_0_2 to i2" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 419 'trunc' 'trunc_ln74_2' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_61 : Operation 420 [1/1] (1.95ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 420 'mux' 'tmp_29' <Predicate = (!icmp_ln65_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i3 %c_aux_0_2 to i1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 421 'trunc' 'trunc_ln75_2' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_61 : Operation 422 [1/1] (0.69ns)   --->   "%select_ln75_4 = select i1 %trunc_ln75_2, float %RE_vec_128_d_1_2, float %RE_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 422 'select' 'select_ln75_4' <Predicate = (!icmp_ln65_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 423 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln75_4" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 423 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 424 [1/1] (0.69ns)   --->   "%select_ln81_4 = select i1 %trunc_ln75_2, float %IM_vec_128_d_1_2, float %IM_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 424 'select' 'select_ln81_4' <Predicate = (!icmp_ln65_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 425 [4/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln81_4" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 425 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 25> <Delay = 5.70>
ST_62 : Operation 426 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln75_4" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 426 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 427 [3/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln81_4" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 427 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 26> <Delay = 5.70>
ST_63 : Operation 428 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln75_4" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 428 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 429 [2/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln81_4" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 429 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 27> <Delay = 5.70>
ST_64 : Operation 430 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln75_4" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 430 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 431 [1/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln81_4" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 431 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 28> <Delay = 7.95>
ST_65 : Operation 432 [4/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 432 'fmul' 'tmp_22' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 433 [1/1] (0.69ns)   --->   "%select_ln75_5 = select i1 %trunc_ln75_2, float %RE_vec_128_c_1_2, float %RE_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 433 'select' 'select_ln75_5' <Predicate = (!icmp_ln65_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 434 [5/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 434 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 435 [4/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 435 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 436 [1/1] (0.69ns)   --->   "%select_ln81_5 = select i1 %trunc_ln75_2, float %IM_vec_128_c_1_2, float %IM_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 436 'select' 'select_ln81_5' <Predicate = (!icmp_ln65_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 437 [5/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 437 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 29> <Delay = 7.25>
ST_66 : Operation 438 [3/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 438 'fmul' 'tmp_22' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 439 [4/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 439 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 440 [3/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 440 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 441 [4/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 441 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 30> <Delay = 7.25>
ST_67 : Operation 442 [2/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 442 'fmul' 'tmp_22' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 443 [3/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 443 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 444 [2/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 444 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 445 [3/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 445 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 31> <Delay = 7.25>
ST_68 : Operation 446 [1/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 446 'fmul' 'tmp_22' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 447 [2/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 447 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 448 [1/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 448 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 449 [2/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 449 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 32> <Delay = 7.25>
ST_69 : Operation 450 [5/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 450 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 451 [1/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 451 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 452 [5/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 452 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 453 [1/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 453 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 33> <Delay = 7.66>
ST_70 : Operation 454 [4/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 454 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 455 [1/1] (1.95ns)   --->   "%tmp_30 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 455 'mux' 'tmp_30' <Predicate = (!icmp_ln65_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 456 [4/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 456 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 457 [4/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 457 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 458 [1/1] (1.95ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln74_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 458 'mux' 'tmp_31' <Predicate = (!icmp_ln65_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 459 [4/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 459 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 34> <Delay = 7.25>
ST_71 : Operation 460 [3/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 460 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 461 [3/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 461 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 462 [3/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 462 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 463 [3/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 463 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 35> <Delay = 7.25>
ST_72 : Operation 464 [2/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 464 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 465 [2/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 465 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 466 [2/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 466 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 467 [2/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 467 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 36> <Delay = 7.25>
ST_73 : Operation 468 [1/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 468 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 469 [1/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 469 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 470 [1/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 470 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 471 [1/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 471 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 37> <Delay = 7.25>
ST_74 : Operation 472 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 472 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 473 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 473 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 7.25>
ST_75 : Operation 474 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 474 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 475 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 475 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 39> <Delay = 7.25>
ST_76 : Operation 476 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 476 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 477 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 477 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 40> <Delay = 7.25>
ST_77 : Operation 478 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 478 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 479 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 479 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 41> <Delay = 7.25>
ST_78 : Operation 480 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 480 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 481 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 481 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 42> <Delay = 3.25>
ST_79 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 482 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 483 'specpipeline' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_32 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln41_1, i32 3, i32 9)" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 484 'partselect' 'tmp_32' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_33 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_32, i3 %c_aux_0_2)" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 485 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i10 %tmp_33 to i64" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 486 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 487 [1/1] (0.00ns)   --->   "%Real_addr_20 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln84_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 487 'getelementptr' 'Real_addr_20' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 488 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 488 'store' <Predicate = (!icmp_ln65_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 489 [1/1] (0.00ns)   --->   "%Imag_addr_20 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln84_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 489 'getelementptr' 'Imag_addr_20' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 490 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 490 'store' <Predicate = (!icmp_ln65_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 491 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_19) nounwind" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 491 'specregionend' 'empty_27' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 492 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 492 'br' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>

State 80 <SV = 25> <Delay = 3.25>
ST_80 : Operation 493 [1/1] (0.00ns)   --->   "%or_ln41_2 = or i10 %empty_19, 12" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 493 'or' 'or_ln41_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln43_3 = or i10 %empty_19, 13" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 494 'or' 'or_ln43_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i10 %or_ln41_2 to i64" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 495 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 496 [1/1] (0.00ns)   --->   "%Real_addr_16 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln47_3" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 496 'getelementptr' 'Real_addr_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 497 [2/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 497 'load' 'Real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i10 %or_ln43_3 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 498 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 499 [1/1] (0.00ns)   --->   "%Real_addr_18 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_3" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 499 'getelementptr' 'Real_addr_18' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 500 [1/1] (0.00ns)   --->   "%Imag_addr_16 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_3" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 500 'getelementptr' 'Imag_addr_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 501 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 501 'load' 'RE_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 26> <Delay = 3.25>
ST_81 : Operation 502 [1/1] (0.00ns)   --->   "%or_ln44_3 = or i10 %empty_19, 14" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 502 'or' 'or_ln44_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 503 [1/1] (0.00ns)   --->   "%or_ln45_3 = or i10 %empty_19, 15" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 503 'or' 'or_ln45_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 504 [1/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 504 'load' 'Real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i10 %or_ln44_3 to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 505 'zext' 'zext_ln48_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 506 [1/1] (0.00ns)   --->   "%Real_addr_17 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln48_3" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 506 'getelementptr' 'Real_addr_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 507 [2/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 507 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 508 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 508 'load' 'RE_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i10 %or_ln45_3 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 509 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 510 [1/1] (0.00ns)   --->   "%Real_addr_19 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_3" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 510 'getelementptr' 'Real_addr_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 511 [1/1] (0.00ns)   --->   "%Imag_addr_17 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_3" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 511 'getelementptr' 'Imag_addr_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 512 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 512 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 27> <Delay = 3.25>
ST_82 : Operation 513 [1/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 513 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 514 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 514 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 515 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 515 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 516 [1/1] (0.00ns)   --->   "%Imag_addr_18 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln47_3" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 516 'getelementptr' 'Imag_addr_18' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 517 [2/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 517 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 28> <Delay = 3.25>
ST_83 : Operation 518 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 518 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 519 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 519 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 520 [1/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 520 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 521 [1/1] (0.00ns)   --->   "%Imag_addr_19 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln48_3" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 521 'getelementptr' 'Imag_addr_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 522 [2/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 522 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 29> <Delay = 3.25>
ST_84 : Operation 523 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 523 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 524 [1/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 524 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 525 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 525 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 526 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 526 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 30> <Delay = 3.25>
ST_85 : Operation 527 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 527 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 528 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 528 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 529 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 529 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 530 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 530 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 86 <SV = 31> <Delay = 3.25>
ST_86 : Operation 531 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12) nounwind" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 531 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 532 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i10 %or_ln41_2 to i11" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 533 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 534 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 534 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 535 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 535 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 536 [1/1] (1.76ns)   --->   "br label %4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 536 'br' <Predicate = true> <Delay = 1.76>

State 87 <SV = 32> <Delay = 7.66>
ST_87 : Operation 537 [1/1] (0.00ns)   --->   "%c_aux_0_3 = phi i3 [ 0, %hls_label_02 ], [ %add_ln65_3, %hls_label_13 ]" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 537 'phi' 'c_aux_0_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 538 [1/1] (1.13ns)   --->   "%icmp_ln65_3 = icmp eq i3 %c_aux_0_3, -4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 538 'icmp' 'icmp_ln65_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 539 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 539 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 540 [1/1] (1.65ns)   --->   "%add_ln65_3 = add i3 %c_aux_0_3, 1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 540 'add' 'add_ln65_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 541 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65_3, label %hls_label_0_end, label %hls_label_13" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 541 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln74_3 = trunc i3 %c_aux_0_3 to i2" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 542 'trunc' 'trunc_ln74_3' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_87 : Operation 543 [1/1] (1.95ns)   --->   "%tmp_34 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 543 'mux' 'tmp_34' <Predicate = (!icmp_ln65_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = trunc i3 %c_aux_0_3 to i1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 544 'trunc' 'trunc_ln75_3' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_87 : Operation 545 [1/1] (0.69ns)   --->   "%select_ln75_6 = select i1 %trunc_ln75_3, float %RE_vec_128_d_1_3, float %RE_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 545 'select' 'select_ln75_6' <Predicate = (!icmp_ln65_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 546 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln75_6" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 546 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 547 [1/1] (0.69ns)   --->   "%select_ln81_6 = select i1 %trunc_ln75_3, float %IM_vec_128_d_1_3, float %IM_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 547 'select' 'select_ln81_6' <Predicate = (!icmp_ln65_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 548 [4/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln81_6" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 548 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 33> <Delay = 5.70>
ST_88 : Operation 549 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln75_6" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 549 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 550 [3/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln81_6" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 550 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 34> <Delay = 5.70>
ST_89 : Operation 551 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln75_6" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 551 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 552 [2/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln81_6" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 552 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 35> <Delay = 5.70>
ST_90 : Operation 553 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln75_6" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 553 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 554 [1/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln81_6" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 554 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 36> <Delay = 7.95>
ST_91 : Operation 555 [4/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 555 'fmul' 'tmp_27' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 556 [1/1] (0.69ns)   --->   "%select_ln75_7 = select i1 %trunc_ln75_3, float %RE_vec_128_c_1_3, float %RE_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 556 'select' 'select_ln75_7' <Predicate = (!icmp_ln65_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 557 [5/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 557 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 558 [4/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 558 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 559 [1/1] (0.69ns)   --->   "%select_ln81_7 = select i1 %trunc_ln75_3, float %IM_vec_128_c_1_3, float %IM_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 559 'select' 'select_ln81_7' <Predicate = (!icmp_ln65_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 560 [5/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 560 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 37> <Delay = 7.25>
ST_92 : Operation 561 [3/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 561 'fmul' 'tmp_27' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 562 [4/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 562 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 563 [3/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 563 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 564 [4/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 564 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 38> <Delay = 7.25>
ST_93 : Operation 565 [2/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 565 'fmul' 'tmp_27' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 566 [3/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 566 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 567 [2/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 567 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 568 [3/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 568 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 39> <Delay = 7.25>
ST_94 : Operation 569 [1/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 569 'fmul' 'tmp_27' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 570 [2/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 570 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 571 [1/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 571 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 572 [2/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 572 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 40> <Delay = 7.25>
ST_95 : Operation 573 [5/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 573 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 574 [1/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 574 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 575 [5/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 575 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 576 [1/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 576 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 41> <Delay = 7.66>
ST_96 : Operation 577 [4/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 577 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 578 [1/1] (1.95ns)   --->   "%tmp_35 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 578 'mux' 'tmp_35' <Predicate = (!icmp_ln65_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 579 [4/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 579 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 580 [4/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 580 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 581 [1/1] (1.95ns)   --->   "%tmp_36 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln74_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 581 'mux' 'tmp_36' <Predicate = (!icmp_ln65_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 582 [4/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 582 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 42> <Delay = 7.25>
ST_97 : Operation 583 [3/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 583 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 584 [3/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 584 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 585 [3/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 585 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 586 [3/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 586 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 7.25>
ST_98 : Operation 587 [2/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 587 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 588 [2/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 588 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 589 [2/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 589 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 590 [2/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 590 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 7.25>
ST_99 : Operation 591 [1/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 591 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 592 [1/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 592 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 593 [1/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 593 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 594 [1/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 594 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 7.25>
ST_100 : Operation 595 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 595 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 596 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 596 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 46> <Delay = 7.25>
ST_101 : Operation 597 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 597 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 598 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 598 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 7.25>
ST_102 : Operation 599 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 599 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 600 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 600 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 48> <Delay = 7.25>
ST_103 : Operation 601 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 601 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 602 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 602 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 49> <Delay = 7.25>
ST_104 : Operation 603 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 603 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 604 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 604 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 50> <Delay = 4.98>
ST_105 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 605 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 606 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 606 'specpipeline' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i3 %c_aux_0_3 to i11" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 607 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 608 [1/1] (1.73ns)   --->   "%add_ln84_1 = add i11 %zext_ln47_5, %zext_ln74_1" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 608 'add' 'add_ln84_1' <Predicate = (!icmp_ln65_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i11 %add_ln84_1 to i64" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 609 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 610 [1/1] (0.00ns)   --->   "%Real_addr_21 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln84_3" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 610 'getelementptr' 'Real_addr_21' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 611 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 611 'store' <Predicate = (!icmp_ln65_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 612 [1/1] (0.00ns)   --->   "%Imag_addr_21 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln84_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 612 'getelementptr' 'Imag_addr_21' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 613 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 613 'store' <Predicate = (!icmp_ln65_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 614 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_25) nounwind" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 614 'specregionend' 'empty_31' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 615 [1/1] (0.00ns)   --->   "br label %4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 615 'br' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>

State 106 <SV = 33> <Delay = 1.63>
ST_106 : Operation 616 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_18) nounwind" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 616 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 617 [1/1] (1.63ns)   --->   "%add_ln41 = add i11 %c_0_0, 16" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 617 'add' 'add_ln41' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 618 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 618 'br' <Predicate = true> <Delay = 0.00>

State 107 <SV = 2> <Delay = 3.25>
ST_107 : Operation 619 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 619 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 620 [1/1] (1.66ns)   --->   "%icmp_ln91 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 620 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 621 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 621 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 622 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 622 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 623 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %5, label %hls_label_2" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 624 'zext' 'zext_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_107 : Operation 625 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln96" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 625 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_107 : Operation 626 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 626 'load' 'indexI' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_107 : Operation 627 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln96" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 627 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_107 : Operation 628 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 628 'load' 'indexJ' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>

State 108 <SV = 3> <Delay = 6.50>
ST_108 : Operation 629 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 629 'load' 'indexI' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_108 : Operation 630 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 630 'load' 'indexJ' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_108 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %indexI to i64" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 631 'zext' 'zext_ln99' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_108 : Operation 632 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 632 'getelementptr' 'Real_addr_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_108 : Operation 633 [2/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 633 'load' 'tempr' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 634 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 634 'getelementptr' 'Imag_addr_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_108 : Operation 635 [2/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 635 'load' 'tempi' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 109 <SV = 4> <Delay = 3.25>
ST_109 : Operation 636 [1/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 636 'load' 'tempr' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 637 [1/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 637 'load' 'tempi' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %indexJ to i64" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 638 'zext' 'zext_ln101' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_109 : Operation 639 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 639 'getelementptr' 'Real_addr_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_109 : Operation 640 [2/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 640 'load' 'Real_load_5' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 641 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 641 'getelementptr' 'Imag_addr_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_109 : Operation 642 [2/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 642 'load' 'Imag_load_7' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 110 <SV = 5> <Delay = 6.50>
ST_110 : Operation 643 [1/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 643 'load' 'Real_load_5' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 644 [1/1] (3.25ns)   --->   "store volatile float %Real_load_5, float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 644 'store' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 645 [1/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 645 'load' 'Imag_load_7' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 646 [1/1] (3.25ns)   --->   "store volatile float %Imag_load_7, float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 646 'store' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 111 <SV = 6> <Delay = 3.25>
ST_111 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_1_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 647 'specregionbegin' 'tmp_1_33' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_111 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 648 'specpipeline' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_111 : Operation 649 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 649 'store' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 650 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 650 'store' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 651 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1_33) nounwind" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 651 'specregionend' 'empty_34' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_111 : Operation 652 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 652 'br' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 112 <SV = 3> <Delay = 0.00>
ST_112 : Operation 653 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:107]   --->   Operation 653 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_0_0', FFT_test_3/Reorder_FFT.cpp:41) with incoming values : ('add_ln41', FFT_test_3/Reorder_FFT.cpp:41) [15]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('c_0_0', FFT_test_3/Reorder_FFT.cpp:41) with incoming values : ('add_ln41', FFT_test_3/Reorder_FFT.cpp:41) [15]  (0 ns)
	'getelementptr' operation ('Real_addr', FFT_test_3/Reorder_FFT.cpp:47) [26]  (0 ns)
	'load' operation ('Real_load', FFT_test_3/Reorder_FFT.cpp:47) on array 'Real_r' [27]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln44', FFT_test_3/Reorder_FFT.cpp:44) [23]  (0 ns)
	'getelementptr' operation ('Real_addr_1', FFT_test_3/Reorder_FFT.cpp:48) [29]  (0 ns)
	'load' operation ('Real_load_1', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_r' [30]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('Real_load_1', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_r' [30]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:49) on array 'Real_r' [33]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [38]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:58) on array 'Imag' [45]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:60) on array 'Imag' [47]  (3.25 ns)

 <State 9>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux_0_0', FFT_test_3/Reorder_FFT.cpp:65) with incoming values : ('add_ln65', FFT_test_3/Reorder_FFT.cpp:65) [51]  (0 ns)
	'mux' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:74) [60]  (1.96 ns)
	'fmul' operation ('tmp_10', FFT_test_3/Reorder_FFT.cpp:75) [65]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', FFT_test_3/Reorder_FFT.cpp:75) [65]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', FFT_test_3/Reorder_FFT.cpp:75) [65]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_10', FFT_test_3/Reorder_FFT.cpp:75) [65]  (5.7 ns)

 <State 13>: 7.95ns
The critical path consists of the following:
	'select' operation ('select_ln75_1', FFT_test_3/Reorder_FFT.cpp:75) [66]  (0.698 ns)
	'fadd' operation ('tmp_11', FFT_test_3/Reorder_FFT.cpp:75) [67]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', FFT_test_3/Reorder_FFT.cpp:75) [67]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', FFT_test_3/Reorder_FFT.cpp:75) [67]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', FFT_test_3/Reorder_FFT.cpp:75) [67]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', FFT_test_3/Reorder_FFT.cpp:74) [62]  (7.26 ns)

 <State 18>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_14', FFT_test_3/Reorder_FFT.cpp:76) [68]  (1.96 ns)
	'fmul' operation ('tmp_16', FFT_test_3/Reorder_FFT.cpp:76) [69]  (5.7 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', FFT_test_3/Reorder_FFT.cpp:74) [62]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', FFT_test_3/Reorder_FFT.cpp:74) [62]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_6', FFT_test_3/Reorder_FFT.cpp:74) [62]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:76) [70]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:76) [70]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:76) [70]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:76) [70]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:76) [70]  (7.26 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Real_addr_10', FFT_test_3/Reorder_FFT.cpp:84) [83]  (0 ns)
	'store' operation ('store_ln84', FFT_test_3/Reorder_FFT.cpp:84) of variable 'tmp_5', FFT_test_3/Reorder_FFT.cpp:76 on array 'Real_r' [84]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln41', FFT_test_3/Reorder_FFT.cpp:41) [91]  (0 ns)
	'getelementptr' operation ('Real_addr_6', FFT_test_3/Reorder_FFT.cpp:47) [98]  (0 ns)
	'load' operation ('Real_load_7', FFT_test_3/Reorder_FFT.cpp:47) on array 'Real_r' [99]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln44_1', FFT_test_3/Reorder_FFT.cpp:44) [94]  (0 ns)
	'getelementptr' operation ('Real_addr_7', FFT_test_3/Reorder_FFT.cpp:48) [101]  (0 ns)
	'load' operation ('Real_load_8', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_r' [102]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('Real_load_8', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_r' [102]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:49) on array 'Real_r' [105]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [110]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:58) on array 'Imag' [117]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:60) on array 'Imag' [119]  (3.25 ns)

 <State 35>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux_0_1', FFT_test_3/Reorder_FFT.cpp:65) with incoming values : ('add_ln65_1', FFT_test_3/Reorder_FFT.cpp:65) [123]  (0 ns)
	'mux' operation ('tmp_24', FFT_test_3/Reorder_FFT.cpp:74) [133]  (1.96 ns)
	'fmul' operation ('tmp_2_1', FFT_test_3/Reorder_FFT.cpp:75) [138]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', FFT_test_3/Reorder_FFT.cpp:75) [138]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', FFT_test_3/Reorder_FFT.cpp:75) [138]  (5.7 ns)

 <State 38>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', FFT_test_3/Reorder_FFT.cpp:75) [138]  (5.7 ns)

 <State 39>: 7.95ns
The critical path consists of the following:
	'select' operation ('select_ln75_3', FFT_test_3/Reorder_FFT.cpp:75) [139]  (0.698 ns)
	'fadd' operation ('tmp_3_1', FFT_test_3/Reorder_FFT.cpp:75) [140]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_1', FFT_test_3/Reorder_FFT.cpp:75) [140]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_1', FFT_test_3/Reorder_FFT.cpp:75) [140]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_1', FFT_test_3/Reorder_FFT.cpp:75) [140]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:74) [135]  (7.26 ns)

 <State 44>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_26', FFT_test_3/Reorder_FFT.cpp:76) [141]  (1.96 ns)
	'fmul' operation ('tmp_4_1', FFT_test_3/Reorder_FFT.cpp:76) [142]  (5.7 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:74) [135]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:74) [135]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:74) [135]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:76) [143]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:76) [143]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:76) [143]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:76) [143]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:76) [143]  (7.26 ns)

 <State 53>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln84', FFT_test_3/Reorder_FFT.cpp:84) [153]  (1.73 ns)
	'getelementptr' operation ('Real_addr_15', FFT_test_3/Reorder_FFT.cpp:84) [155]  (0 ns)
	'store' operation ('store_ln84', FFT_test_3/Reorder_FFT.cpp:84) of variable 'tmp_5_1', FFT_test_3/Reorder_FFT.cpp:76 on array 'Real_r' [156]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln41_1', FFT_test_3/Reorder_FFT.cpp:41) [163]  (0 ns)
	'getelementptr' operation ('Real_addr_11', FFT_test_3/Reorder_FFT.cpp:47) [169]  (0 ns)
	'load' operation ('Real_load_14', FFT_test_3/Reorder_FFT.cpp:47) on array 'Real_r' [170]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln44_2', FFT_test_3/Reorder_FFT.cpp:44) [166]  (0 ns)
	'getelementptr' operation ('Real_addr_12', FFT_test_3/Reorder_FFT.cpp:48) [172]  (0 ns)
	'load' operation ('Real_load_15', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_r' [173]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('Real_load_15', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_r' [173]  (3.25 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:49) on array 'Real_r' [176]  (3.25 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [181]  (3.25 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:58) on array 'Imag' [188]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:60) on array 'Imag' [190]  (3.25 ns)

 <State 61>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux_0_2', FFT_test_3/Reorder_FFT.cpp:65) with incoming values : ('add_ln65_2', FFT_test_3/Reorder_FFT.cpp:65) [194]  (0 ns)
	'mux' operation ('tmp_29', FFT_test_3/Reorder_FFT.cpp:74) [203]  (1.96 ns)
	'fmul' operation ('tmp_2_2', FFT_test_3/Reorder_FFT.cpp:75) [208]  (5.7 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', FFT_test_3/Reorder_FFT.cpp:75) [208]  (5.7 ns)

 <State 63>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', FFT_test_3/Reorder_FFT.cpp:75) [208]  (5.7 ns)

 <State 64>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', FFT_test_3/Reorder_FFT.cpp:75) [208]  (5.7 ns)

 <State 65>: 7.95ns
The critical path consists of the following:
	'select' operation ('select_ln75_5', FFT_test_3/Reorder_FFT.cpp:75) [209]  (0.698 ns)
	'fadd' operation ('tmp_3_2', FFT_test_3/Reorder_FFT.cpp:75) [210]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_2', FFT_test_3/Reorder_FFT.cpp:75) [210]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_2', FFT_test_3/Reorder_FFT.cpp:75) [210]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_2', FFT_test_3/Reorder_FFT.cpp:75) [210]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:74) [205]  (7.26 ns)

 <State 70>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_30', FFT_test_3/Reorder_FFT.cpp:76) [211]  (1.96 ns)
	'fmul' operation ('tmp_4_2', FFT_test_3/Reorder_FFT.cpp:76) [212]  (5.7 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:74) [205]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:74) [205]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:74) [205]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:76) [213]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:76) [213]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:76) [213]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:76) [213]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:76) [213]  (7.26 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Real_addr_20', FFT_test_3/Reorder_FFT.cpp:84) [226]  (0 ns)
	'store' operation ('store_ln84', FFT_test_3/Reorder_FFT.cpp:84) of variable 'tmp_5_2', FFT_test_3/Reorder_FFT.cpp:76 on array 'Real_r' [227]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln41_2', FFT_test_3/Reorder_FFT.cpp:41) [234]  (0 ns)
	'getelementptr' operation ('Real_addr_16', FFT_test_3/Reorder_FFT.cpp:47) [241]  (0 ns)
	'load' operation ('Real_load_20', FFT_test_3/Reorder_FFT.cpp:47) on array 'Real_r' [242]  (3.25 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln44_3', FFT_test_3/Reorder_FFT.cpp:44) [237]  (0 ns)
	'getelementptr' operation ('Real_addr_17', FFT_test_3/Reorder_FFT.cpp:48) [244]  (0 ns)
	'load' operation ('Real_load_21', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_r' [245]  (3.25 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'load' operation ('Real_load_21', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_r' [245]  (3.25 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:49) on array 'Real_r' [248]  (3.25 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [253]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:58) on array 'Imag' [260]  (3.25 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:60) on array 'Imag' [262]  (3.25 ns)

 <State 87>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux_0_3', FFT_test_3/Reorder_FFT.cpp:65) with incoming values : ('add_ln65_3', FFT_test_3/Reorder_FFT.cpp:65) [266]  (0 ns)
	'mux' operation ('tmp_34', FFT_test_3/Reorder_FFT.cpp:74) [276]  (1.96 ns)
	'fmul' operation ('tmp_2_3', FFT_test_3/Reorder_FFT.cpp:75) [281]  (5.7 ns)

 <State 88>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3', FFT_test_3/Reorder_FFT.cpp:75) [281]  (5.7 ns)

 <State 89>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3', FFT_test_3/Reorder_FFT.cpp:75) [281]  (5.7 ns)

 <State 90>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3', FFT_test_3/Reorder_FFT.cpp:75) [281]  (5.7 ns)

 <State 91>: 7.95ns
The critical path consists of the following:
	'select' operation ('select_ln75_7', FFT_test_3/Reorder_FFT.cpp:75) [282]  (0.698 ns)
	'fadd' operation ('tmp_3_3', FFT_test_3/Reorder_FFT.cpp:75) [283]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_3', FFT_test_3/Reorder_FFT.cpp:75) [283]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_3', FFT_test_3/Reorder_FFT.cpp:75) [283]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_3_3', FFT_test_3/Reorder_FFT.cpp:75) [283]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:74) [278]  (7.26 ns)

 <State 96>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_35', FFT_test_3/Reorder_FFT.cpp:76) [284]  (1.96 ns)
	'fmul' operation ('tmp_4_3', FFT_test_3/Reorder_FFT.cpp:76) [285]  (5.7 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:74) [278]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:74) [278]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:74) [278]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:76) [286]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:76) [286]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:76) [286]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:76) [286]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:76) [286]  (7.26 ns)

 <State 105>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln84_1', FFT_test_3/Reorder_FFT.cpp:84) [296]  (1.73 ns)
	'getelementptr' operation ('Real_addr_21', FFT_test_3/Reorder_FFT.cpp:84) [298]  (0 ns)
	'store' operation ('store_ln84', FFT_test_3/Reorder_FFT.cpp:84) of variable 'tmp_5_3', FFT_test_3/Reorder_FFT.cpp:76 on array 'Real_r' [299]  (3.25 ns)

 <State 106>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln41', FFT_test_3/Reorder_FFT.cpp:41) [306]  (1.64 ns)

 <State 107>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FFT_test_3/Reorder_FFT.cpp:91) [311]  (0 ns)
	'getelementptr' operation ('lut_reorder_I_addr', FFT_test_3/Reorder_FFT.cpp:96) [320]  (0 ns)
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:96) on array 'lut_reorder_I' [321]  (3.25 ns)

 <State 108>: 6.51ns
The critical path consists of the following:
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:96) on array 'lut_reorder_I' [321]  (3.25 ns)
	'getelementptr' operation ('Real_addr_4', FFT_test_3/Reorder_FFT.cpp:99) [325]  (0 ns)
	'load' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:99) on array 'Real_r' [326]  (3.25 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'load' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:99) on array 'Real_r' [326]  (3.25 ns)

 <State 110>: 6.51ns
The critical path consists of the following:
	'load' operation ('Real_load_5', FFT_test_3/Reorder_FFT.cpp:101) on array 'Real_r' [331]  (3.25 ns)
	'store' operation ('store_ln101', FFT_test_3/Reorder_FFT.cpp:101) of variable 'Real_load_5', FFT_test_3/Reorder_FFT.cpp:101 on array 'Real_r' [332]  (3.25 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln103', FFT_test_3/Reorder_FFT.cpp:103) of variable 'tempr', FFT_test_3/Reorder_FFT.cpp:99 on array 'Real_r' [336]  (3.25 ns)

 <State 112>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
