HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/60||SCCB_CTRL.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/61||SCCB_CTRL.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/62||SCCB_CTRL.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/63||SCCB_CTRL.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/64||SCCB_CTRL.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/65||SCCB_CTRL.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/66||SCCB_CTRL.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of data_out[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/67||SCCB_CTRL.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||CL190||@W:Optimizing register bit SCCB_CLK_CNT[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/72||SCCB_CTRL.v(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/70
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of SCCB_CLK_CNT[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/73||SCCB_CTRL.v(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/70
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/178||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/196||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance data_out_1[0] (in view: work.SCCB_CTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/199||sccb_ctrl.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||MT530||@W:Found inferred clock sccb_design|xclk which controls 18 sequential elements including SCCB_CTRL_0.step[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sccb_design.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/230||sccb_ctrl.v(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/106
Implementation;Synthesis||MT530||@W:Found inferred clock SCCB_CTRL|SCCB_CLK_inferred_clock which controls 4 sequential elements including SCCB_CTRL_0.data_send. This clock has no specified timing constraint which may adversely impact design performance. ||sccb_design.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/231||sccb_ctrl.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/120
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sccb_design.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/233||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/278||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/294||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance SCCB_CTRL_0.SCCB_CLK_CNT[7:0] is being ignored due to limitations in architecture. ||sccb_design.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/303||sccb_ctrl.v(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/70
Implementation;Synthesis||MO231||@N: Found counter in view:work.SCCB_CTRL(verilog) instance SCCB_CLK_CNT[7:0] ||sccb_design.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/307||sccb_ctrl.v(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\SCCB_CTRL.v'/linenumber/70
Implementation;Synthesis||FP130||@N: Promoting Net xclk_c on CLKINT  I_12 ||sccb_design.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/341||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SCCB_CTRL_0.SCCB_CLK on CLKINT  I_13 ||sccb_design.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/342||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock sccb_design|xclk with period 10.00ns. Please declare a user-defined clock on port xclk.||sccb_design.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/396||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SCCB_CTRL|SCCB_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net SCCB_CTRL_0.SCCB_CLK_0.||sccb_design.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/397||null;null
