Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-3_Full64; Runtime version K-2015.09-SP2-3_Full64;  Oct 10 15:37 2016
VCD+ Writer K-2015.09-SP2-3_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd' was opened successfully.
$finish called from file "./tb_FPU_PIPELINED_FPADDSUB2_vector_testing.v", line 251.
$finish at simulation time             20695000
Simulation complete, time is 20695000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 20695000 ps
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Mon Oct 10 18:51:11 2016
