Record=SheetSymbol|SourceDocument=FPGA_51_Serial.SchDoc|Designator=S1|SchDesignator=S1|FileName=MCU1.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_51_Serial.SchDoc|Designator=S2|SchDesignator=S2|FileName=TDisplay.SchDoc
Record=SubProject|ProjectPath=Mcu1\MCU1.PrjEmb
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=S3|SchDesignator=S3|FileName=TDesktop.SchDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=S4|SchDesignator=S4|FileName=TConsoleWindow.schDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=S5|SchDesignator=S5|FileName=TColour2to3.SchDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=V1|SchDesignator=V1|FileName=ConsoleController.Vhd
Record=SheetSymbol|SourceDocument=TConsoleWindow.SchDoc|Designator=S6|SchDesignator=S6|FileName=TWindow.schDoc
Record=SheetSymbol|SourceDocument=TWindow.SchDoc|Designator=V2|SchDesignator=V2|FileName=TRange.vhd
Record=SheetSymbol|SourceDocument=TWindow.SchDoc|Designator=V3|SchDesignator=V3|FileName=TRange.vhd
Record=TopLevelDocument|FileName=FPGA_51_Serial.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=MCU1.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Mcu1\MCU1.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=IAYDQETS|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[64k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[64k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=MCU1.SchDoc|LibraryReference=RAMS_8x4K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=SMSJXLUA|Description=Single Port RAM|Comment=RAMS_8x4K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x4K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=4096|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U22|BaseComponentDesignator=U22|DocumentName=TConsoleWindow.SchDoc|LibraryReference=RAMD_16x2K|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=RAQFRYWE|Description=Dual Port RAM|Comment=RAMD_16x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMD_16x2K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=2048|Memory_DepthB=2048|Memory_EnablePin=False|Memory_Type=RAM_DualPortBlock|Memory_WidthA=16|Memory_WidthB=16|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U30|BaseComponentDesignator=U30|DocumentName=TConsoleWindow.SchDoc|LibraryReference=RAMS_8x2K|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=WOUGYMRE|Description=Single Port RAM|Comment=RAMS_8x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x2K|Memory_ClockEdge=Rising|Memory_ContentFile=font.hex|Memory_Depth=2048|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=MCU1.SchDoc|LibraryReference=RAMS_8x4K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=SMSJXLUA|SubPartDocPath1=MCU1.SchDoc|Comment=RAMS_8x4K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x4K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=4096|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=MCU1.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Mcu1\MCU1.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=IAYDQETS|SubPartDocPath1=MCU1.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[64k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[64k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U22|DocumentName=TConsoleWindow.SchDoc|LibraryReference=RAMD_16x2K|SubProjectPath= |Configuration= |Description=Dual Port RAM|SubPartUniqueId1=RAQFRYWE|SubPartDocPath1=TConsoleWindow.SchDoc|Comment=RAMD_16x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMD_16x2K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=2048|Memory_DepthB=2048|Memory_EnablePin=False|Memory_Type=RAM_DualPortBlock|Memory_WidthA=16|Memory_WidthB=16|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U30|DocumentName=TConsoleWindow.SchDoc|LibraryReference=RAMS_8x2K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=WOUGYMRE|SubPartDocPath1=TConsoleWindow.SchDoc|Comment=RAMS_8x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x2K|Memory_ClockEdge=Rising|Memory_ContentFile=font.hex|Memory_Depth=2048|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=Configuration|Name=Spartan3_400_EB1|DeviceName=XC3S400-4FG456C
Record=Configuration|Name=Spartan3_1000_EB1|DeviceName=XC3S1000-4FG456C
