{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620875866417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620875866429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 04:17:46 2021 " "Processing started: Thu May 13 04:17:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620875866429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875866429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875866429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620875867194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620875867194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_3_rom " "Found entity 1: bg_3_rom" {  } { { "sprites/background/bg_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_2_rom " "Found entity 1: bg_2_rom" {  } { { "sprites/background/bg_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background/bg_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background/bg_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 bg_1_rom " "Found entity 1: bg_1_rom" {  } { { "sprites/background/bg_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background/bg_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_stop_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_stop_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_stop_rom " "Found entity 1: sonic_stop_rom" {  } { { "sprites/sonic_sprite/sonic_stop_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_stop_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_stand_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_stand_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_stand_rom " "Found entity 1: sonic_stand_rom" {  } { { "sprites/sonic_sprite/sonic_stand_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_stand_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_6_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_6_rom " "Found entity 1: sonic_run_6_rom" {  } { { "sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_6_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_5_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_5_rom " "Found entity 1: sonic_run_5_rom" {  } { { "sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_5_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_4_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_4_rom " "Found entity 1: sonic_run_4_rom" {  } { { "sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_4_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_3_rom " "Found entity 1: sonic_run_3_rom" {  } { { "sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_2_rom " "Found entity 1: sonic_run_2_rom" {  } { { "sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_run_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_run_1_rom " "Found entity 1: sonic_run_1_rom" {  } { { "sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_run_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875876988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875876988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_3_rom " "Found entity 1: sonic_jump_3_rom" {  } { { "sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_3_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_2_rom " "Found entity 1: sonic_jump_2_rom" {  } { { "sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_2_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_jump_1_rom " "Found entity 1: sonic_jump_1_rom" {  } { { "sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_jump_1_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/sonic_sprite/sonic_fall_24_bit_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/sonic_sprite/sonic_fall_24_bit_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_fall_rom " "Found entity 1: sonic_fall_rom" {  } { { "sprites/sonic_sprite/sonic_fall_24_bit_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/sonic_sprite/sonic_fall_24_bit_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga main.v(41) " "Verilog HDL Declaration information at main.v(41): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620875877077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620875877089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620875877102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875877102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620875877581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(93) " "Verilog HDL assignment warning at main.v(93): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877583 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(95) " "Verilog HDL assignment warning at main.v(95): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877583 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(97) " "Verilog HDL assignment warning at main.v(97): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877583 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(99) " "Verilog HDL assignment warning at main.v(99): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877583 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "main.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620875877585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "main.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620875877588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:filter\"" {  } { { "main.v" "filter" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620875877591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "main.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620875877594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(35) " "Verilog HDL assignment warning at vga_gen.v(35): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877595 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(48) " "Verilog HDL assignment warning at vga_gen.v(48): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877595 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(60) " "Verilog HDL assignment warning at vga_gen.v(60): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877595 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(61) " "Verilog HDL assignment warning at vga_gen.v(61): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877595 "|main|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(62) " "Verilog HDL assignment warning at vga_gen.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620875877595 "|main|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_renderer image_renderer:disp " "Elaborating entity \"image_renderer\" for hierarchy \"image_renderer:disp\"" {  } { { "main.v" "disp" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620875877598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic_stand_rom image_renderer:disp\|sonic_stand_rom:sonic_stand " "Elaborating entity \"sonic_stand_rom\" for hierarchy \"image_renderer:disp\|sonic_stand_rom:sonic_stand\"" {  } { { "image_renderer.v" "sonic_stand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620875877618 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1620875878318 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620875878318 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620875879684 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620875883045 "|main|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620875883045 "|main|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/main.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620875883045 "|main|B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620875883045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620875883142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620875885717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875885767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620875885899 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620875885899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "822 " "Implemented 822 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620875885966 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620875885966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "787 " "Implemented 787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620875885966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620875885966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620875885983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 04:18:05 2021 " "Processing ended: Thu May 13 04:18:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620875885983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620875885983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620875885983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620875885983 ""}
