/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 16:49:49 2016
 *                 Full Compile MD5 Checksum  2c753a6ff9f24b6ac602c21018c4b7f4
 *                     (minus title and desc)
 *                 MD5 Checksum               ad217b051860840cb47ca1b2b0397a1f
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_HDMI_RX_BANK2_INTR2_0_H__
#define BCHP_HDMI_RX_BANK2_INTR2_0_H__

/***************************************************************************
 *HDMI_RX_BANK2_INTR2_0 - HDMI Receiver Bank 2 Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS    0x206f2a40 /* [RO][32] CPU interrupt Status Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET       0x206f2a44 /* [WO][32] CPU interrupt Set Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR     0x206f2a48 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS 0x206f2a4c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET  0x206f2a50 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR 0x206f2a54 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS    0x206f2a58 /* [RO][32] PCI interrupt Status Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET       0x206f2a5c /* [WO][32] PCI interrupt Set Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR     0x206f2a60 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS 0x206f2a64 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET  0x206f2a68 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR 0x206f2a6c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_reserved0_MASK       0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_reserved0_SHIFT      11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_N_UPDATE_MASK        0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_N_UPDATE_SHIFT       9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_N_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_STATUS :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_reserved0_MASK          0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_reserved0_SHIFT         11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CTS_FIFO_OVERFLOW_MASK  0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_N_UPDATE_MASK           0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_N_UPDATE_SHIFT          9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_N_UPDATE_DEFAULT        0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SCRAMBLER_UNLOCK_MASK   0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SCRAMBLER_UNLOCK_SHIFT  8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CONFIG_0_UPDATE_MASK    0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CONFIG_0_UPDATE_SHIFT   1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_SET :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_SET_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_reserved0_MASK        0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_reserved0_SHIFT       11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_N_UPDATE_MASK         0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_N_UPDATE_SHIFT        9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_N_UPDATE_DEFAULT      0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CONFIG_0_UPDATE_MASK  0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: CPU_CLEAR :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_CLEAR_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_reserved0_MASK  0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT 11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_N_UPDATE_MASK   0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_N_UPDATE_SHIFT  9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_N_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_STATUS :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_reserved0_MASK     0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_reserved0_SHIFT    11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_N_UPDATE_MASK      0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_N_UPDATE_SHIFT     9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_N_UPDATE_DEFAULT   0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_SET :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_SET_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK   0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT  11

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_N_UPDATE_MASK    0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_N_UPDATE_SHIFT   9
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_N_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: CPU_MASK_CLEAR :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_CLEAR_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_reserved0_MASK       0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_reserved0_SHIFT      11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_N_UPDATE_MASK        0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_N_UPDATE_SHIFT       9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_N_UPDATE_DEFAULT     0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_STATUS :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_reserved0_MASK          0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_reserved0_SHIFT         11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CTS_FIFO_OVERFLOW_MASK  0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_N_UPDATE_MASK           0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_N_UPDATE_SHIFT          9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_N_UPDATE_DEFAULT        0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SCRAMBLER_UNLOCK_MASK   0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SCRAMBLER_UNLOCK_SHIFT  8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CONFIG_0_UPDATE_MASK    0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CONFIG_0_UPDATE_SHIFT   1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_SET :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_SET_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_reserved0_MASK        0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_reserved0_SHIFT       11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_N_UPDATE_MASK         0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_N_UPDATE_SHIFT        9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_N_UPDATE_DEFAULT      0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SCRAMBLER_UNLOCK_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AVMUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_FEATURE_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CONFIG_0_UPDATE_MASK  0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_CONFIG_0_UPDATE_DEFAULT 0x00000000

/* HDMI_RX_BANK2_INTR2_0 :: PCI_CLEAR :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_CLEAR_SOURCE_VERSION_UPDATE_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_reserved0_MASK  0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT 11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_N_UPDATE_MASK   0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_N_UPDATE_SHIFT  9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_N_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_STATUS :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_reserved0_MASK     0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_reserved0_SHIFT    11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_N_UPDATE_MASK      0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_N_UPDATE_SHIFT     9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_N_UPDATE_DEFAULT   0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_SET :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_SET_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK   0xfffff800
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT  11

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: CTS_FIFO_OVERFLOW [10:10] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CTS_FIFO_OVERFLOW_MASK 0x00000400
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CTS_FIFO_OVERFLOW_SHIFT 10
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CTS_FIFO_OVERFLOW_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: N_UPDATE [09:09] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_N_UPDATE_MASK    0x00000200
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_N_UPDATE_SHIFT   9
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_N_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: SCRAMBLER_UNLOCK [08:08] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SCRAMBLER_UNLOCK_MASK 0x00000100
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SCRAMBLER_UNLOCK_SHIFT 8
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SCRAMBLER_UNLOCK_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: TMDS_SHUTOFF_STREAM_EVENT [07:07] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_MASK 0x00000080
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_SHIFT 7
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TMDS_SHUTOFF_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: AVMUTE_STREAM_EVENT [06:06] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AVMUTE_STREAM_EVENT_MASK 0x00000040
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AVMUTE_STREAM_EVENT_SHIFT 6
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AVMUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: AUDIO_MUTE_STREAM_EVENT [05:05] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_MASK 0x00000020
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_SHIFT 5
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_AUDIO_MUTE_STREAM_EVENT_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: MANUFACTURE_SPECIFIC_UPDATE [04:04] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_MASK 0x00000010
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_SHIFT 4
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_MANUFACTURE_SPECIFIC_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: TEST_FEATURE_UPDATE [03:03] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_FEATURE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_FEATURE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_FEATURE_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: TEST_CONFIG_0_UPDATE [02:02] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_CONFIG_0_UPDATE_MASK 0x00000004
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_CONFIG_0_UPDATE_SHIFT 2
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_TEST_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: CONFIG_0_UPDATE [01:01] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CONFIG_0_UPDATE_MASK 0x00000002
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CONFIG_0_UPDATE_SHIFT 1
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_CONFIG_0_UPDATE_DEFAULT 0x00000001

/* HDMI_RX_BANK2_INTR2_0 :: PCI_MASK_CLEAR :: SOURCE_VERSION_UPDATE [00:00] */
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SOURCE_VERSION_UPDATE_MASK 0x00000001
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SOURCE_VERSION_UPDATE_SHIFT 0
#define BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_CLEAR_SOURCE_VERSION_UPDATE_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HDMI_RX_BANK2_INTR2_0_H__ */

/* End of File */
