// Seed: 3462111963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin
    $display(1, 1, 1, 1, 1, id_6 << 1, id_8, id_2, id_14 == "", 1);
    if (~id_14) begin
      if (id_1) begin
        if (1) assume (1);
      end
    end
  end
endmodule
module module_1 (
    output wire id_0
);
  tri1 id_2 = 1, id_3;
  module_0(
      id_3, id_2, id_2, id_2, id_3, id_2, id_3, id_3, id_3, id_3, id_2, id_3, id_2, id_3, id_2
  );
endmodule
