Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Nov 20 13:13:54 2015
| Host         : ws8.labo3 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file rgb_to_bw_control_sets_placed.rpt
| Design       : rgb_to_bw
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    12 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |              38 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+
| Clock Signal |                  Enable Signal                  |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+
|  ap_clk      |                                                 |                                         |                1 |              1 |
|  ap_clk      | rgb_to_bw_AXILiteS_s_axi_U/waddr                |                                         |                2 |              6 |
|  ap_clk      | rgb_to_bw_AXILiteS_s_axi_U/ar_hs                |                                         |                5 |              8 |
|  ap_clk      | rgb_to_bw_AXILiteS_s_axi_U/int_blue[7]_i_1_n_0  |                                         |                2 |              8 |
|  ap_clk      | rgb_to_bw_AXILiteS_s_axi_U/int_green[7]_i_1_n_0 |                                         |                2 |              8 |
|  ap_clk      | rgb_to_bw_AXILiteS_s_axi_U/int_red[7]_i_1_n_0   |                                         |                2 |              8 |
|  ap_clk      |                                                 | rgb_to_bw_AXILiteS_s_axi_U/ap_rst_n_inv |                4 |             13 |
+--------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+


