<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_4_17</h1></br><li>7.10.1.1.109 SYR_SM_MCU_4_17</br></li><li>7.10.1.1.109.1 Description</br></li><li>7.10.1.1.109.1.0-1 Brief description:In case of failure in the logic around the flash while reading a location, a master reads a random data.
This random data goes through the ECC logic. The ECC logic can react in three ways:
1) signaling a correct (this is a wrong correction),
2) detecting an uncorrectable error,
3) doing nothing.

In case of detecting an uncorrectable error, the software must take the proper reaction, eg moving the system to the safe state.

The requirement applies each time the ECC logic signals a correction.  In this case, the software must qualify the error (ie. differentiate between a  real ECC event and a multi-bit error). 
The recommended strategy is reading 4 values in each Read-While-Write partition. To access the flash array software must be sure that data is not read from the mini-cache implemented in the PFLASH controller. As a result, these read operations must have a minimum address offset of 32bytes e.g. read(A0), read(A0 + 0x20) and so on.

If most of these reading accesses signal an ECC event, the error is in the logic around the flash array. Consequently, the MCU must go to the safe state.</br></li><li>7.10.1.1.109.1.0-2 Preconditions:</br></li><li>7.10.1.1.109.1.0-3 Trigger:</br></li><li>7.10.1.1.109.1.0-4 Input data:</br></li><li>7.10.1.1.109.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.109.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.109.1.0-7 Output data:</br></li><li>7.10.1.1.109.1.0-8 Postconditions:</br></li><li>7.10.1.1.109.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.109.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.109.2 Differences to CRS</br></li><li>7.10.1.1.109.2.0-1 xxx</br></li><li>7.10.1.1.109.3 Questions and Answers</br></li><li>7.10.1.1.109.3.0-1 xxx</br></li>