-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arr_2_load_6 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_load_6 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_1_load_6 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_2_load_5 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_1_load_5 : IN STD_LOGIC_VECTOR (63 downto 0);
    add11813_reload : IN STD_LOGIC_VECTOR (63 downto 0);
    mul211 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul202 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul237 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul221 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul229 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul4 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul246 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul254 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul262 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul299 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul5 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul290 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul6 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul318 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul325 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul7 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul360 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul369 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul344 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul353 : IN STD_LOGIC_VECTOR (63 downto 0);
    add239_222_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add239_222_out_ap_vld : OUT STD_LOGIC;
    add274_218_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add274_218_out_ap_vld : OUT STD_LOGIC;
    add301_214_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add301_214_out_ap_vld : OUT STD_LOGIC;
    add337_210_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add337_210_out_ap_vld : OUT STD_LOGIC;
    add371_26_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add371_26_out_ap_vld : OUT STD_LOGIC;
    add21321_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add21321_out_ap_vld : OUT STD_LOGIC;
    p_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln68_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_add239_221_phi_fu_340_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add239_221_reg_337 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_load_fu_703_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln83_2_fu_820_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add274_217_phi_fu_357_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add274_217_reg_354 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_3_fu_808_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add301_213_phi_fu_374_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add301_213_reg_371 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_2_fu_787_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add337_29_phi_fu_391_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add337_29_reg_388 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_3_fu_771_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add371_25_phi_fu_408_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add371_25_reg_405 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_3_fu_841_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add239_224_phi_fu_425_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_5_fu_897_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add239_224_reg_422 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add274_220_phi_fu_447_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add274_220_reg_444 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_7_fu_885_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add301_216_phi_fu_469_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add301_216_reg_466 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_5_fu_878_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add337_212_phi_fu_491_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add337_212_reg_488 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_7_fu_871_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add371_28_phi_fu_513_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add371_28_reg_510 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_7_fu_904_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add274_219_phi_fu_535_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_11_fu_918_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add274_219_reg_532 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add301_215_phi_fu_554_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add301_215_reg_551 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_8_fu_911_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add337_211_phi_fu_573_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add337_211_reg_570 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_11_fu_925_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add371_27_phi_fu_592_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add371_27_reg_589 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_11_fu_932_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_100 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_2_fu_939_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal empty_fu_104 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_fu_856_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add21321_fu_108 : STD_LOGIC_VECTOR (63 downto 0);
    signal add371_26_fu_112 : STD_LOGIC_VECTOR (63 downto 0);
    signal add337_210_fu_116 : STD_LOGIC_VECTOR (63 downto 0);
    signal add301_214_fu_120 : STD_LOGIC_VECTOR (63 downto 0);
    signal add274_218_fu_124 : STD_LOGIC_VECTOR (63 downto 0);
    signal add239_222_fu_128 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_612_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_616_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_626_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_635_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_639_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_649_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_653_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_1_fu_761_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_2_fu_766_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_fu_757_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_1_fu_782_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_fu_778_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_1_fu_798_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_2_fu_803_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_fu_794_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_1_fu_815_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_608_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_1_fu_831_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_2_fu_836_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_fu_827_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_1_fu_851_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_620_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_630_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_643_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_4_fu_892_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_657_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_586 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    add21321_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add21321_fu_108 <= add11813_reload;
                elsif ((ap_const_boolean_1 = ap_condition_586)) then 
                    add21321_fu_108 <= add_ln78_fu_856_p2;
                end if;
            end if; 
        end if;
    end process;

    add239_222_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add239_222_fu_128 <= arr_2_load_6;
                elsif (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add239_222_fu_128 <= ap_phi_mux_add239_224_phi_fu_425_p12;
                end if;
            end if; 
        end if;
    end process;

    add274_218_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add274_218_fu_124 <= arr_load_6;
                elsif (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add274_218_fu_124 <= ap_phi_mux_add274_219_phi_fu_535_p10;
                end if;
            end if; 
        end if;
    end process;

    add301_214_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add301_214_fu_120 <= arr_1_load_6;
                elsif (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add301_214_fu_120 <= ap_phi_mux_add301_215_phi_fu_554_p10;
                end if;
            end if; 
        end if;
    end process;

    add337_210_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add337_210_fu_116 <= arr_2_load_5;
                elsif (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add337_210_fu_116 <= ap_phi_mux_add337_211_phi_fu_573_p10;
                end if;
            end if; 
        end if;
    end process;

    add371_26_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add371_26_fu_112 <= arr_1_load_5;
                elsif (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add371_26_fu_112 <= ap_phi_mux_add371_27_phi_fu_592_p10;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_fu_104 <= add11813_reload;
                elsif ((ap_const_boolean_1 = ap_condition_586)) then 
                    empty_fu_104 <= add_ln78_fu_856_p2;
                end if;
            end if; 
        end if;
    end process;

    i_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_100 <= ap_const_lv3_0;
                elsif (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_100 <= i_2_fu_939_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add21321_out <= add21321_fu_108;

    add21321_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_751_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add21321_out_ap_vld <= ap_const_logic_1;
        else 
            add21321_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add239_222_out <= add239_222_fu_128;

    add239_222_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_751_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add239_222_out_ap_vld <= ap_const_logic_1;
        else 
            add239_222_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add274_218_out <= add274_218_fu_124;

    add274_218_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_751_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add274_218_out_ap_vld <= ap_const_logic_1;
        else 
            add274_218_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add301_214_out <= add301_214_fu_120;

    add301_214_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_751_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add301_214_out_ap_vld <= ap_const_logic_1;
        else 
            add301_214_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add337_210_out <= add337_210_fu_116;

    add337_210_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_751_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add337_210_out_ap_vld <= ap_const_logic_1;
        else 
            add337_210_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add371_26_out <= add371_26_fu_112;

    add371_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_751_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add371_26_out_ap_vld <= ap_const_logic_1;
        else 
            add371_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln100_11_fu_925_p2 <= std_logic_vector(unsigned(grp_fu_620_p2) + unsigned(ap_phi_mux_add337_212_phi_fu_491_p12));
    add_ln100_1_fu_761_p2 <= std_logic_vector(unsigned(mul325) + unsigned(add337_210_fu_116));
    add_ln100_2_fu_766_p2 <= std_logic_vector(unsigned(add_ln100_1_fu_761_p2) + unsigned(mul7));
    add_ln100_3_fu_771_p2 <= std_logic_vector(unsigned(add_ln100_2_fu_766_p2) + unsigned(add_ln100_fu_757_p2));
    add_ln100_7_fu_871_p2 <= std_logic_vector(unsigned(grp_fu_620_p2) + unsigned(ap_phi_mux_add337_29_phi_fu_391_p12));
    add_ln100_fu_757_p2 <= std_logic_vector(unsigned(mul6) + unsigned(mul318));
    add_ln106_11_fu_932_p2 <= std_logic_vector(unsigned(grp_fu_657_p2) + unsigned(ap_phi_mux_add371_28_phi_fu_513_p12));
    add_ln106_1_fu_831_p2 <= std_logic_vector(unsigned(mul344) + unsigned(add371_26_fu_112));
    add_ln106_2_fu_836_p2 <= std_logic_vector(unsigned(add_ln106_1_fu_831_p2) + unsigned(mul353));
    add_ln106_3_fu_841_p2 <= std_logic_vector(unsigned(add_ln106_2_fu_836_p2) + unsigned(add_ln106_fu_827_p2));
    add_ln106_7_fu_904_p2 <= std_logic_vector(unsigned(grp_fu_657_p2) + unsigned(ap_phi_mux_add371_25_phi_fu_408_p12));
    add_ln106_fu_827_p2 <= std_logic_vector(unsigned(mul360) + unsigned(mul369));
    add_ln78_1_fu_851_p2 <= std_logic_vector(unsigned(mul211) + unsigned(add21321_fu_108));
    add_ln78_fu_856_p2 <= std_logic_vector(unsigned(add_ln78_1_fu_851_p2) + unsigned(mul202));
    add_ln83_1_fu_815_p2 <= std_logic_vector(unsigned(mul229) + unsigned(add239_222_fu_128));
    add_ln83_2_fu_820_p2 <= std_logic_vector(unsigned(add_ln83_1_fu_815_p2) + unsigned(grp_fu_608_p2));
    add_ln83_4_fu_892_p2 <= std_logic_vector(unsigned(mul229) + unsigned(ap_phi_mux_add239_221_phi_fu_340_p12));
    add_ln83_5_fu_897_p2 <= std_logic_vector(unsigned(add_ln83_4_fu_892_p2) + unsigned(grp_fu_608_p2));
    add_ln89_11_fu_918_p2 <= std_logic_vector(unsigned(grp_fu_643_p2) + unsigned(ap_phi_mux_add274_220_phi_fu_447_p12));
    add_ln89_1_fu_798_p2 <= std_logic_vector(unsigned(mul254) + unsigned(add274_218_fu_124));
    add_ln89_2_fu_803_p2 <= std_logic_vector(unsigned(add_ln89_1_fu_798_p2) + unsigned(mul262));
    add_ln89_3_fu_808_p2 <= std_logic_vector(unsigned(add_ln89_2_fu_803_p2) + unsigned(add_ln89_fu_794_p2));
    add_ln89_7_fu_885_p2 <= std_logic_vector(unsigned(grp_fu_643_p2) + unsigned(ap_phi_mux_add274_217_phi_fu_357_p12));
    add_ln89_fu_794_p2 <= std_logic_vector(unsigned(mul4) + unsigned(mul246));
    add_ln94_1_fu_782_p2 <= std_logic_vector(unsigned(mul290) + unsigned(add301_214_fu_120));
    add_ln94_2_fu_787_p2 <= std_logic_vector(unsigned(add_ln94_1_fu_782_p2) + unsigned(add_ln94_fu_778_p2));
    add_ln94_5_fu_878_p2 <= std_logic_vector(unsigned(grp_fu_630_p2) + unsigned(ap_phi_mux_add301_213_phi_fu_374_p12));
    add_ln94_8_fu_911_p2 <= std_logic_vector(unsigned(grp_fu_630_p2) + unsigned(ap_phi_mux_add301_216_phi_fu_469_p12));
    add_ln94_fu_778_p2 <= std_logic_vector(unsigned(mul299) + unsigned(mul5));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_586_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln68_fu_751_p2, i_1_load_fu_703_p1)
    begin
                ap_condition_586 <= (not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and not((i_1_load_fu_703_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln68_fu_751_p2)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_add239_221_phi_fu_340_p12_assign_proc : process(icmp_ln68_fu_751_p2, ap_phi_reg_pp0_iter1_add239_221_reg_337, i_1_load_fu_703_p1, add_ln83_2_fu_820_p2, add239_222_fu_128)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1))) then 
            ap_phi_mux_add239_221_phi_fu_340_p12 <= add_ln83_2_fu_820_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and not((i_1_load_fu_703_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_5)))) then 
            ap_phi_mux_add239_221_phi_fu_340_p12 <= add239_222_fu_128;
        else 
            ap_phi_mux_add239_221_phi_fu_340_p12 <= ap_phi_reg_pp0_iter1_add239_221_reg_337;
        end if; 
    end process;


    ap_phi_mux_add239_224_phi_fu_425_p12_assign_proc : process(icmp_ln68_fu_751_p2, ap_phi_mux_add239_221_phi_fu_340_p12, i_1_load_fu_703_p1, add_ln83_5_fu_897_p2, ap_phi_reg_pp0_iter1_add239_224_reg_422)
    begin
        if (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add239_224_phi_fu_425_p12 <= ap_phi_mux_add239_221_phi_fu_340_p12;
        elsif (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0))) then 
            ap_phi_mux_add239_224_phi_fu_425_p12 <= add_ln83_5_fu_897_p2;
        else 
            ap_phi_mux_add239_224_phi_fu_425_p12 <= ap_phi_reg_pp0_iter1_add239_224_reg_422;
        end if; 
    end process;


    ap_phi_mux_add274_217_phi_fu_357_p12_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_reg_pp0_iter1_add274_217_reg_354, add_ln89_3_fu_808_p2, add274_218_fu_124)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2))) then 
            ap_phi_mux_add274_217_phi_fu_357_p12 <= add_ln89_3_fu_808_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and not((i_1_load_fu_703_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_5)))) then 
            ap_phi_mux_add274_217_phi_fu_357_p12 <= add274_218_fu_124;
        else 
            ap_phi_mux_add274_217_phi_fu_357_p12 <= ap_phi_reg_pp0_iter1_add274_217_reg_354;
        end if; 
    end process;


    ap_phi_mux_add274_219_phi_fu_535_p10_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_mux_add274_220_phi_fu_447_p12, add_ln89_11_fu_918_p2, ap_phi_reg_pp0_iter1_add274_219_reg_532)
    begin
        if (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add274_219_phi_fu_535_p10 <= ap_phi_mux_add274_220_phi_fu_447_p12;
        elsif (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0))) then 
            ap_phi_mux_add274_219_phi_fu_535_p10 <= add_ln89_11_fu_918_p2;
        else 
            ap_phi_mux_add274_219_phi_fu_535_p10 <= ap_phi_reg_pp0_iter1_add274_219_reg_532;
        end if; 
    end process;


    ap_phi_mux_add274_220_phi_fu_447_p12_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_mux_add274_217_phi_fu_357_p12, ap_phi_reg_pp0_iter1_add274_220_reg_444, add_ln89_7_fu_885_p2)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1))) then 
            ap_phi_mux_add274_220_phi_fu_447_p12 <= add_ln89_7_fu_885_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)))) then 
            ap_phi_mux_add274_220_phi_fu_447_p12 <= ap_phi_mux_add274_217_phi_fu_357_p12;
        else 
            ap_phi_mux_add274_220_phi_fu_447_p12 <= ap_phi_reg_pp0_iter1_add274_220_reg_444;
        end if; 
    end process;


    ap_phi_mux_add301_213_phi_fu_374_p12_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_reg_pp0_iter1_add301_213_reg_371, add_ln94_2_fu_787_p2, add301_214_fu_120)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3))) then 
            ap_phi_mux_add301_213_phi_fu_374_p12 <= add_ln94_2_fu_787_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and not((i_1_load_fu_703_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_5)))) then 
            ap_phi_mux_add301_213_phi_fu_374_p12 <= add301_214_fu_120;
        else 
            ap_phi_mux_add301_213_phi_fu_374_p12 <= ap_phi_reg_pp0_iter1_add301_213_reg_371;
        end if; 
    end process;


    ap_phi_mux_add301_215_phi_fu_554_p10_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_mux_add301_216_phi_fu_469_p12, ap_phi_reg_pp0_iter1_add301_215_reg_551, add_ln94_8_fu_911_p2)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1))) then 
            ap_phi_mux_add301_215_phi_fu_554_p10 <= add_ln94_8_fu_911_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)))) then 
            ap_phi_mux_add301_215_phi_fu_554_p10 <= ap_phi_mux_add301_216_phi_fu_469_p12;
        else 
            ap_phi_mux_add301_215_phi_fu_554_p10 <= ap_phi_reg_pp0_iter1_add301_215_reg_551;
        end if; 
    end process;


    ap_phi_mux_add301_216_phi_fu_469_p12_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_mux_add301_213_phi_fu_374_p12, ap_phi_reg_pp0_iter1_add301_216_reg_466, add_ln94_5_fu_878_p2)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2))) then 
            ap_phi_mux_add301_216_phi_fu_469_p12 <= add_ln94_5_fu_878_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add301_216_phi_fu_469_p12 <= ap_phi_mux_add301_213_phi_fu_374_p12;
        else 
            ap_phi_mux_add301_216_phi_fu_469_p12 <= ap_phi_reg_pp0_iter1_add301_216_reg_466;
        end if; 
    end process;


    ap_phi_mux_add337_211_phi_fu_573_p10_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_mux_add337_212_phi_fu_491_p12, ap_phi_reg_pp0_iter1_add337_211_reg_570, add_ln100_11_fu_925_p2)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2))) then 
            ap_phi_mux_add337_211_phi_fu_573_p10 <= add_ln100_11_fu_925_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add337_211_phi_fu_573_p10 <= ap_phi_mux_add337_212_phi_fu_491_p12;
        else 
            ap_phi_mux_add337_211_phi_fu_573_p10 <= ap_phi_reg_pp0_iter1_add337_211_reg_570;
        end if; 
    end process;


    ap_phi_mux_add337_212_phi_fu_491_p12_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_mux_add337_29_phi_fu_391_p12, ap_phi_reg_pp0_iter1_add337_212_reg_488, add_ln100_7_fu_871_p2)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3))) then 
            ap_phi_mux_add337_212_phi_fu_491_p12 <= add_ln100_7_fu_871_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add337_212_phi_fu_491_p12 <= ap_phi_mux_add337_29_phi_fu_391_p12;
        else 
            ap_phi_mux_add337_212_phi_fu_491_p12 <= ap_phi_reg_pp0_iter1_add337_212_reg_488;
        end if; 
    end process;


    ap_phi_mux_add337_29_phi_fu_391_p12_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_reg_pp0_iter1_add337_29_reg_388, add_ln100_3_fu_771_p2, add337_210_fu_116)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4))) then 
            ap_phi_mux_add337_29_phi_fu_391_p12 <= add_ln100_3_fu_771_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and not((i_1_load_fu_703_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_5)))) then 
            ap_phi_mux_add337_29_phi_fu_391_p12 <= add337_210_fu_116;
        else 
            ap_phi_mux_add337_29_phi_fu_391_p12 <= ap_phi_reg_pp0_iter1_add337_29_reg_388;
        end if; 
    end process;


    ap_phi_mux_add371_25_phi_fu_408_p12_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_reg_pp0_iter1_add371_25_reg_405, add_ln106_3_fu_841_p2, add371_26_fu_112)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_5))) then 
            ap_phi_mux_add371_25_phi_fu_408_p12 <= add_ln106_3_fu_841_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and not((i_1_load_fu_703_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add371_25_phi_fu_408_p12 <= add371_26_fu_112;
        else 
            ap_phi_mux_add371_25_phi_fu_408_p12 <= ap_phi_reg_pp0_iter1_add371_25_reg_405;
        end if; 
    end process;


    ap_phi_mux_add371_27_phi_fu_592_p10_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_mux_add371_28_phi_fu_513_p12, ap_phi_reg_pp0_iter1_add371_27_reg_589, add_ln106_11_fu_932_p2)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3))) then 
            ap_phi_mux_add371_27_phi_fu_592_p10 <= add_ln106_11_fu_932_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add371_27_phi_fu_592_p10 <= ap_phi_mux_add371_28_phi_fu_513_p12;
        else 
            ap_phi_mux_add371_27_phi_fu_592_p10 <= ap_phi_reg_pp0_iter1_add371_27_reg_589;
        end if; 
    end process;


    ap_phi_mux_add371_28_phi_fu_513_p12_assign_proc : process(icmp_ln68_fu_751_p2, i_1_load_fu_703_p1, ap_phi_mux_add371_25_phi_fu_408_p12, ap_phi_reg_pp0_iter1_add371_28_reg_510, add_ln106_7_fu_904_p2)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_4))) then 
            ap_phi_mux_add371_28_phi_fu_513_p12 <= add_ln106_7_fu_904_p2;
        elsif (((not((i_1_load_fu_703_p1 = ap_const_lv3_0)) and not((i_1_load_fu_703_p1 = ap_const_lv3_4)) and not((i_1_load_fu_703_p1 = ap_const_lv3_3)) and not((i_1_load_fu_703_p1 = ap_const_lv3_2)) and not((i_1_load_fu_703_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_751_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_751_p2 = ap_const_lv1_1) and (i_1_load_fu_703_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add371_28_phi_fu_513_p12 <= ap_phi_mux_add371_25_phi_fu_408_p12;
        else 
            ap_phi_mux_add371_28_phi_fu_513_p12 <= ap_phi_reg_pp0_iter1_add371_28_reg_510;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_add239_221_reg_337 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add239_224_reg_422 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add274_217_reg_354 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add274_219_reg_532 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add274_220_reg_444 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add301_213_reg_371 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add301_215_reg_551 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add301_216_reg_466 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add337_211_reg_570 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add337_212_reg_488 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add337_29_reg_388 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add371_25_reg_405 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add371_27_reg_589 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add371_28_reg_510 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_608_p2 <= std_logic_vector(unsigned(mul237) + unsigned(mul221));
    grp_fu_612_p2 <= std_logic_vector(unsigned(mul6) + unsigned(mul318));
    grp_fu_616_p2 <= std_logic_vector(unsigned(mul7) + unsigned(mul325));
    grp_fu_620_p2 <= std_logic_vector(unsigned(grp_fu_612_p2) + unsigned(grp_fu_616_p2));
    grp_fu_626_p2 <= std_logic_vector(unsigned(mul299) + unsigned(mul5));
    grp_fu_630_p2 <= std_logic_vector(unsigned(grp_fu_626_p2) + unsigned(mul290));
    grp_fu_635_p2 <= std_logic_vector(unsigned(mul4) + unsigned(mul246));
    grp_fu_639_p2 <= std_logic_vector(unsigned(mul262) + unsigned(mul254));
    grp_fu_643_p2 <= std_logic_vector(unsigned(grp_fu_635_p2) + unsigned(grp_fu_639_p2));
    grp_fu_649_p2 <= std_logic_vector(unsigned(mul360) + unsigned(mul369));
    grp_fu_653_p2 <= std_logic_vector(unsigned(mul353) + unsigned(mul344));
    grp_fu_657_p2 <= std_logic_vector(unsigned(grp_fu_649_p2) + unsigned(grp_fu_653_p2));
    i_1_load_fu_703_p1 <= i_fu_100;
    i_2_fu_939_p2 <= std_logic_vector(unsigned(i_fu_100) + unsigned(ap_const_lv3_3));
    icmp_ln68_fu_751_p2 <= "1" when (unsigned(i_fu_100) < unsigned(ap_const_lv3_6)) else "0";
    p_out <= empty_fu_104;

    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_751_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_751_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
