# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:59 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 10:34:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:59 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 10:35:00 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:00 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:35:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:00 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 10:35:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:00 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 10:35:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:01 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:35:01 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:01 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 10:35:01 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:01 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 10:35:01 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:01 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 10:35:01 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:02 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 10:35:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:02 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 10:35:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:02 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:35:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:02 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:35:03 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:03 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:35:03 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:03 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 10:35:03 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:03 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 10:35:04 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:04 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 10:35:04 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:04 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 10:35:04 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:04 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 10:35:05 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:05 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 10:35:05 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 10:35:06 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft1k835e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1k835e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test03_CbzB.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 10:36:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:09 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 10:36:10 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:10 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:36:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:10 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 10:36:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:10 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 10:36:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:10 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:36:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:10 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 10:36:11 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 10:36:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 10:36:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:11 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 10:36:12 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 10:36:12 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:36:12 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:36:12 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:12 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:36:12 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 10:36:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 10:36:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 10:36:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:13 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 10:36:14 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:14 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 10:36:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:14 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 10:36:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 10:36:17 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft4jnev7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4jnev7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test05_Blt.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:53 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 10:36:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:53 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 10:36:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:53 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:36:54 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:54 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 10:36:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:54 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 10:36:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:54 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:36:55 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:55 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 10:36:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:55 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 10:36:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:55 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 10:36:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:55 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 10:36:56 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:56 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 10:36:56 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:56 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:36:56 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:56 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:36:57 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:57 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:36:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:57 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 10:36:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:57 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 10:36:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:57 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 10:36:59 on Feb 28,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:59 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 10:36:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:59 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 10:36:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:59 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 10:36:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 10:37:01 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftxextzk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxextzk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:47 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 10:44:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:48 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 10:44:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:48 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:44:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:48 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 10:44:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:48 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 10:44:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:49 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 10:44:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:49 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 10:44:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:49 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 10:44:50 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:50 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 10:44:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:50 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 10:44:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:50 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 10:44:51 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:51 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:44:51 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:51 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:44:51 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:51 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:44:51 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:51 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 10:44:52 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:52 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 10:44:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:52 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 10:44:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:52 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 10:44:53 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:53 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 10:44:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:53 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 10:44:54 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 10:44:56 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftscqkzb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftscqkzb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:49 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:01:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:49 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:01:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:49 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:01:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:49 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:01:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:49 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:01:50 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:50 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:01:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:50 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:01:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:50 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:01:51 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:51 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:01:51 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:51 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:01:52 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:52 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:01:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:52 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:01:53 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:53 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:01:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:53 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:01:54 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:54 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:01:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:54 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:01:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:54 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:01:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:54 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:01:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:54 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:01:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:55 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:01:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:01:57 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftdj7nbb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdj7nbb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:53 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:05:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:53 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:05:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:53 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:05:54 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:54 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:05:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:54 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:05:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:54 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:05:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:54 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:05:55 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:55 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:05:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:55 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:05:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:55 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:05:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:55 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:05:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:55 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:05:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:55 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:05:56 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:56 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:05:57 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:57 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:05:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:57 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:05:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:57 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:05:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:58 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:05:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:58 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:05:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:58 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:05:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:06:01 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftcwqnxj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcwqnxj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:51 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:07:52 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:52 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:07:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:52 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:07:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:52 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:07:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:52 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:07:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:52 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:07:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:52 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:07:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:52 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:07:53 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:53 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:07:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:53 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:07:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:53 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:07:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:53 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:07:54 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:54 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:07:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:54 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:07:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:54 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:07:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:54 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:07:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:54 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:07:54 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:55 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:07:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:55 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:07:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:55 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:07:55 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:07:57 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft6xswah".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6xswah
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(161)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 161
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:49 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:08:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:49 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:08:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:49 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:08:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:49 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:08:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:49 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:08:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:49 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:08:50 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:50 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:08:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:50 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:08:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:50 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:08:51 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:51 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:08:51 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:51 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:08:51 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:51 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:08:51 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:51 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:08:51 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:51 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:08:52 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:52 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:08:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:52 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:08:52 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:52 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:08:53 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:53 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:08:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:53 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:08:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:53 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:08:53 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:08:55 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft54ghq7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft54ghq7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test12_Division.arm
# ** Note: $stop    : ./ARMCPU.sv(161)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 161
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:29 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:09:29 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:29 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:09:29 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:29 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:09:29 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:30 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:09:30 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:30 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:09:30 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:30 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:09:30 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:30 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:09:30 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:30 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:09:31 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:32 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:09:32 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:32 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:09:32 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:32 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:09:33 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:09:33 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:09:33 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:09:33 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:09:33 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:33 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:09:33 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:09:34 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:34 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:09:35 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:09:35 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:35 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:09:36 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:09:38 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftxn3irz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxn3irz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test05_Blt.arm
# ** Note: $stop    : ./ARMCPU.sv(161)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 161
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:09 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:10:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:09 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:10:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:10 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:10:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:10 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:10:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:10 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:10:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:10 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:10:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:10 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:10:11 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:11 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:10:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:11 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:10:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:11 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:10:12 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:12 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:10:12 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:12 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:10:13 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:13 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:10:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:13 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:10:14 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:14 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:10:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:14 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:10:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:14 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:10:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:14 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:10:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:14 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:10:15 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:15 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:10:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:10:17 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftw5q3dg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw5q3dg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./ARMCPU.sv(161)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 161
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:58 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:11:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:58 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:11:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:58 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:11:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:58 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:11:59 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:59 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:11:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:59 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:11:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:59 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:11:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:59 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:12:00 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:00 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:12:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:00 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:12:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:00 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:12:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:00 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:12:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:00 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:12:01 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:01 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:12:02 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:02 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:12:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:02 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:12:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:02 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:12:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:02 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:12:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:02 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:12:03 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:03 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:12:03 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:12:05 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftkrsfrv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkrsfrv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test03_CbzB.arm
# ** Note: $stop    : ./ARMCPU.sv(161)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 161
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:45 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:12:45 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:45 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:12:45 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:45 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:12:45 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:46 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:12:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:46 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:12:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:46 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:12:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:46 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:12:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:46 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:12:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:46 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:12:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:46 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:12:47 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:47 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:12:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:47 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:12:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:47 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:12:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:47 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:12:48 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:48 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:12:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:48 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:12:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:48 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:12:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:48 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:12:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:48 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:12:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:49 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:12:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:12:51 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftb0w0vk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb0w0vk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test02_AddsSubs.arm
# ** Note: $stop    : ./ARMCPU.sv(161)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 161
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:21 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 11:13:22 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:22 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 11:13:22 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:22 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 11:13:22 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:22 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:13:22 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:22 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 11:13:22 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:22 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 11:13:23 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:23 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 11:13:23 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:23 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 11:13:23 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:23 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 11:13:23 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:23 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 11:13:24 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:24 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 11:13:24 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:24 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:13:24 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:24 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:13:24 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:24 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:13:24 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:24 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 11:13:24 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:24 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 11:13:25 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:25 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 11:13:26 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:26 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 11:13:26 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:26 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 11:13:26 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:26 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 11:13:26 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 11:13:28 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlfte1zbza".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte1zbza
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test01_AddiB.arm
# ** Note: $stop    : ./ARMCPU.sv(161)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 161
# End time: 11:13:50 on Feb 28,2018, Elapsed time: 0:00:22
# Errors: 0, Warnings: 3
