
---------- Begin Simulation Statistics ----------
final_tick                                  139043000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328266                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698968                       # Number of bytes of host memory used
host_op_rate                                   327875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                              813718073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       55962                       # Number of instructions simulated
sim_ops                                         55962                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000139                       # Number of seconds simulated
sim_ticks                                   139043000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.871965                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    8233                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9060                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2604                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11523                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                563                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1252                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              689                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14665                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          404                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1805                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      11234                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1268                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            7847                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                55962                       # Number of instructions committed
system.cpu.commit.committedOps                  55962                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        96900                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.577523                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.281810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        70126     72.37%     72.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        12549     12.95%     85.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8291      8.56%     93.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3216      3.32%     97.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          728      0.75%     97.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          372      0.38%     98.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          183      0.19%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          167      0.17%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1268      1.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        96900                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1687                       # Number of function calls committed.
system.cpu.commit.int_insts                     55448                       # Number of committed integer instructions.
system.cpu.commit.loads                          9073                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            39043     69.77%     69.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             655      1.17%     70.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               29      0.05%     71.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.01%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            9072     16.21%     87.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7149     12.77%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             55962                       # Class of committed instruction
system.cpu.commit.refs                          16222                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       55962                       # Number of Instructions Simulated
system.cpu.committedOps                         55962                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.484632                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.484632                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  2891                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   842                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 8288                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  70174                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    53884                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     40154                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1832                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1456                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   314                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       14665                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9793                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         44158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   941                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          74398                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    5262                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.105469                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              52286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               8796                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.535064                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              99075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.750926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.169017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    56569     57.10%     57.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    25716     25.96%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7916      7.99%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5596      5.65%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1579      1.59%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1148      1.16%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      160      0.16%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       82      0.08%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      309      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                99075                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         6                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
system.cpu.idleCycles                           39970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1925                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    12098                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.437535                       # Inst execution rate
system.cpu.iew.exec_refs                        17495                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7507                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     787                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10204                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1801                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 7819                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               63810                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9988                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1563                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 60837                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   389                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1832                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   441                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               93                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1131                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          670                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1149                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            776                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     30212                       # num instructions consuming a value
system.cpu.iew.wb_count                         60124                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.820733                       # average fanout of values written-back
system.cpu.iew.wb_producers                     24796                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.432407                       # insts written-back per cycle
system.cpu.iew.wb_sent                          60174                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    75470                       # number of integer regfile reads
system.cpu.int_regfile_writes                   41521                       # number of integer regfile writes
system.cpu.ipc                               0.402474                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.402474                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                22      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 43768     70.14%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  665      1.07%     71.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.05%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.01%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                10227     16.39%     87.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7678     12.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  62400                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                      11                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  22                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 15                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         317                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005080                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       5      1.58%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    158     49.84%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    113     35.65%     87.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    41     12.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  62684                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             224172                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        60114                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             71655                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      63785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     62400                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  25                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 2                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         99075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.629826                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.997852                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               61599     62.17%     62.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               21481     21.68%     83.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9785      9.88%     93.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4391      4.43%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1138      1.15%     99.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 528      0.53%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 105      0.11%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  30      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  18      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           99075                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.448776                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               420                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              447                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10204                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7819                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      44                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           139045                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1403                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 38481                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    542                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    55881                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    643                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                 84427                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  68078                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               47202                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     38437                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                     50                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1832                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   950                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     8721                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 8                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            84419                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            572                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 25                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1025                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             24                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       159246                       # The number of ROB reads
system.cpu.rob.rob_writes                      129793                       # The number of ROB writes
system.cpu.timesIdled                            2107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                674                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          128                       # Transaction distribution
system.membus.trans_dist::CleanEvict              517                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           674                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               773                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     773    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 773                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1930000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4051250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2404                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             891                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          979                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       308224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       157888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 466112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             645                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4487                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4487    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4487                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14572000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4272995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7241994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1149                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3060                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1911                       # number of overall hits
system.l2.overall_hits::.cpu.data                1149                       # number of overall hits
system.l2.overall_hits::total                    3060                       # number of overall hits
system.l2.demand_misses::.cpu.inst                501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                270                       # number of demand (read+write) misses
system.l2.demand_misses::total                    771                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               501                       # number of overall misses
system.l2.overall_misses::.cpu.data               270                       # number of overall misses
system.l2.overall_misses::total                   771                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49208000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     25042000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         74250000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49208000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     25042000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        74250000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2412                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3831                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2412                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3831                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.207711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.190275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.201253                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.207711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.190275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.201253                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98219.560878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92748.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96303.501946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98219.560878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92748.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96303.501946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 128                       # number of writebacks
system.l2.writebacks::total                       128                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               771                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              771                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     19642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58830000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     19642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58830000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.207711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.190275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.201253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.207711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.190275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78219.560878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72748.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76303.501946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78219.560878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72748.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76303.501946                       # average overall mshr miss latency
system.l2.replacements                            645                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1048                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1048                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1048                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2404                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2404                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2404                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2404                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   343                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              97                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  97                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9142000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.220455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.220455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94247.422680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94247.422680                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7202000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7202000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.220455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.220455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74247.422680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74247.422680                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49208000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49208000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2412                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.207711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.207711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98219.560878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98219.560878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39188000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39188000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.207711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.207711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78219.560878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78219.560878                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15900000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15900000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.176711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.176711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91907.514451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91907.514451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12440000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12440000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.176711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.176711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71907.514451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71907.514451                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 9                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.181818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.181818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.181818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   119.048719                       # Cycle average of tags in use
system.l2.tags.total_refs                        7666                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       782                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.803069                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.840984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        77.080047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        41.127687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.602188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.321310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.930068                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     62126                       # Number of tag accesses
system.l2.tags.data_accesses                    62126                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                128                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         230604921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         124278101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             354883022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    230604921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        230604921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58917026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58917026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58917026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        230604921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        124278101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            413800047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000122004750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 94                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         771                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        128                       # Number of write requests accepted
system.mem_ctrls.readBursts                       771                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6117500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19730000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8426.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27176.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      95                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   771                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  128                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    500.480000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   368.729389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.264843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            9      9.00%      9.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21     21.00%     30.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           11     11.00%     41.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14     14.00%     55.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10     10.00%     65.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      8.00%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      5.00%     78.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      4.00%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     18.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    108.002861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.876402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  46464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       334.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    354.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     58.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     138922000                       # Total gap between requests
system.mem_ctrls.avgGap                     154529.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 230604920.779902637005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103565084.182591006160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46028926.303373776376                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13491250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6238750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2593661500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26928.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23106.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20262980.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               135660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                68310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              913920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             412380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         34478160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         24358560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           70815870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.309135                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     62949750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     71673250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               311190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4269720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             109620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         52205160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          9430560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           77396310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.635789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     24084750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    110538250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         7107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7107                       # number of overall hits
system.cpu.icache.overall_hits::total            7107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2686                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2686                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2686                       # number of overall misses
system.cpu.icache.overall_misses::total          2686                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    114217000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114217000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114217000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114217000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9793                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9793                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9793                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9793                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.274278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.274278                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.274278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.274278                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42523.082651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42523.082651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42523.082651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42523.082651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2404                       # number of writebacks
system.cpu.icache.writebacks::total              2404                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          274                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2412                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98471000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98471000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.246298                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.246298                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.246298                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.246298                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40825.456053                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40825.456053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40825.456053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40825.456053                       # average overall mshr miss latency
system.cpu.icache.replacements                   2404                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2686                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2686                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114217000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114217000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.274278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.274278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42523.082651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42523.082651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98471000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98471000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.246298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.246298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40825.456053                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40825.456053                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.970865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2412                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.946517                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.970865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996358                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996358                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21998                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21998                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        13375                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            13375                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        13375                       # number of overall hits
system.cpu.dcache.overall_hits::total           13375                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3500                       # number of overall misses
system.cpu.dcache.overall_misses::total          3500                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    139235991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139235991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    139235991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139235991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        16875                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        16875                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        16875                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        16875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.207407                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.207407                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.207407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.207407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39781.711714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39781.711714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39781.711714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39781.711714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.978261                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1048                       # number of writebacks
system.cpu.dcache.writebacks::total              1048                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2070                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2070                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1430                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     57488000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     57488000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     57488000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     57488000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.084741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.084741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.084741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.084741                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40201.398601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40201.398601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40201.398601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40201.398601                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1422                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     84318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     84318000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.228357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.228357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37963.980189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37963.980189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          979                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          979                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37957000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.100658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.100658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38771.195097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38771.195097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     54917991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     54917991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.178906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.178906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42938.225958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42938.225958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19531000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19531000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.063086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.063086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43305.986696                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43305.986696                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.928375                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.353147                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            538000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.928375                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             35180                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            35180                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    139043000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    139043000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
