#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* Vref */
Vref__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Vref__0__MASK EQU 0x20
Vref__0__PC EQU CYREG_PRT0_PC5
Vref__0__PORT EQU 0
Vref__0__SHIFT EQU 5
Vref__AG EQU CYREG_PRT0_AG
Vref__AMUX EQU CYREG_PRT0_AMUX
Vref__BIE EQU CYREG_PRT0_BIE
Vref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vref__BYP EQU CYREG_PRT0_BYP
Vref__CTL EQU CYREG_PRT0_CTL
Vref__DM0 EQU CYREG_PRT0_DM0
Vref__DM1 EQU CYREG_PRT0_DM1
Vref__DM2 EQU CYREG_PRT0_DM2
Vref__DR EQU CYREG_PRT0_DR
Vref__INP_DIS EQU CYREG_PRT0_INP_DIS
Vref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vref__LCD_EN EQU CYREG_PRT0_LCD_EN
Vref__MASK EQU 0x20
Vref__PORT EQU 0
Vref__PRT EQU CYREG_PRT0_PRT
Vref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vref__PS EQU CYREG_PRT0_PS
Vref__SHIFT EQU 5
Vref__SLW EQU CYREG_PRT0_SLW

/* UART_1_BUART */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

/* EZI2C_1_I2C_Prim */
EZI2C_1_I2C_Prim__ADR EQU CYREG_I2C_ADR
EZI2C_1_I2C_Prim__CFG EQU CYREG_I2C_CFG
EZI2C_1_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
EZI2C_1_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
EZI2C_1_I2C_Prim__CSR EQU CYREG_I2C_CSR
EZI2C_1_I2C_Prim__D EQU CYREG_I2C_D
EZI2C_1_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
EZI2C_1_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
EZI2C_1_I2C_Prim__PM_ACT_MSK EQU 0x04
EZI2C_1_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
EZI2C_1_I2C_Prim__PM_STBY_MSK EQU 0x04
EZI2C_1_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
EZI2C_1_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
EZI2C_1_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
EZI2C_1_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
EZI2C_1_I2C_Prim__XCFG EQU CYREG_I2C_XCFG

/* EZI2C_1_isr */
EZI2C_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EZI2C_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EZI2C_1_isr__INTC_MASK EQU 0x8000
EZI2C_1_isr__INTC_NUMBER EQU 15
EZI2C_1_isr__INTC_PRIOR_NUM EQU 7
EZI2C_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
EZI2C_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EZI2C_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2C_pins */
I2C_pins__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
I2C_pins__0__MASK EQU 0x10
I2C_pins__0__PC EQU CYREG_PRT12_PC4
I2C_pins__0__PORT EQU 12
I2C_pins__0__SHIFT EQU 4
I2C_pins__1__INTTYPE EQU CYREG_PICU12_INTTYPE5
I2C_pins__1__MASK EQU 0x20
I2C_pins__1__PC EQU CYREG_PRT12_PC5
I2C_pins__1__PORT EQU 12
I2C_pins__1__SHIFT EQU 5
I2C_pins__AG EQU CYREG_PRT12_AG
I2C_pins__BIE EQU CYREG_PRT12_BIE
I2C_pins__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_pins__BYP EQU CYREG_PRT12_BYP
I2C_pins__DM0 EQU CYREG_PRT12_DM0
I2C_pins__DM1 EQU CYREG_PRT12_DM1
I2C_pins__DM2 EQU CYREG_PRT12_DM2
I2C_pins__DR EQU CYREG_PRT12_DR
I2C_pins__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_pins__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_pins__MASK EQU 0x30
I2C_pins__PORT EQU 12
I2C_pins__PRT EQU CYREG_PRT12_PRT
I2C_pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_pins__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_pins__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_pins__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_pins__PS EQU CYREG_PRT12_PS
I2C_pins__scl__INTTYPE EQU CYREG_PICU12_INTTYPE4
I2C_pins__scl__MASK EQU 0x10
I2C_pins__scl__PC EQU CYREG_PRT12_PC4
I2C_pins__scl__PORT EQU 12
I2C_pins__scl__SHIFT EQU 4
I2C_pins__sda__INTTYPE EQU CYREG_PICU12_INTTYPE5
I2C_pins__sda__MASK EQU 0x20
I2C_pins__sda__PC EQU CYREG_PRT12_PC5
I2C_pins__sda__PORT EQU 12
I2C_pins__sda__SHIFT EQU 5
I2C_pins__SHIFT EQU 4
I2C_pins__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_pins__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_pins__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_pins__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_pins__SLW EQU CYREG_PRT12_SLW

/* Ignition */
Ignition__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Ignition__0__MASK EQU 0x10
Ignition__0__PC EQU CYREG_PRT0_PC4
Ignition__0__PORT EQU 0
Ignition__0__SHIFT EQU 4
Ignition__AG EQU CYREG_PRT0_AG
Ignition__AMUX EQU CYREG_PRT0_AMUX
Ignition__BIE EQU CYREG_PRT0_BIE
Ignition__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Ignition__BYP EQU CYREG_PRT0_BYP
Ignition__CTL EQU CYREG_PRT0_CTL
Ignition__DM0 EQU CYREG_PRT0_DM0
Ignition__DM1 EQU CYREG_PRT0_DM1
Ignition__DM2 EQU CYREG_PRT0_DM2
Ignition__DR EQU CYREG_PRT0_DR
Ignition__INP_DIS EQU CYREG_PRT0_INP_DIS
Ignition__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Ignition__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Ignition__LCD_EN EQU CYREG_PRT0_LCD_EN
Ignition__MASK EQU 0x10
Ignition__PORT EQU 0
Ignition__PRT EQU CYREG_PRT0_PRT
Ignition__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Ignition__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Ignition__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Ignition__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Ignition__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Ignition__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Ignition__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Ignition__PS EQU CYREG_PRT0_PS
Ignition__SHIFT EQU 4
Ignition__SLW EQU CYREG_PRT0_SLW

/* Back_Left */
Back_Left__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Back_Left__0__MASK EQU 0x01
Back_Left__0__PC EQU CYREG_PRT3_PC0
Back_Left__0__PORT EQU 3
Back_Left__0__SHIFT EQU 0
Back_Left__AG EQU CYREG_PRT3_AG
Back_Left__AMUX EQU CYREG_PRT3_AMUX
Back_Left__BIE EQU CYREG_PRT3_BIE
Back_Left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Back_Left__BYP EQU CYREG_PRT3_BYP
Back_Left__CTL EQU CYREG_PRT3_CTL
Back_Left__DM0 EQU CYREG_PRT3_DM0
Back_Left__DM1 EQU CYREG_PRT3_DM1
Back_Left__DM2 EQU CYREG_PRT3_DM2
Back_Left__DR EQU CYREG_PRT3_DR
Back_Left__INP_DIS EQU CYREG_PRT3_INP_DIS
Back_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Back_Left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Back_Left__LCD_EN EQU CYREG_PRT3_LCD_EN
Back_Left__MASK EQU 0x01
Back_Left__PORT EQU 3
Back_Left__PRT EQU CYREG_PRT3_PRT
Back_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Back_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Back_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Back_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Back_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Back_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Back_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Back_Left__PS EQU CYREG_PRT3_PS
Back_Left__SHIFT EQU 0
Back_Left__SLW EQU CYREG_PRT3_SLW

/* Fuel_Pump */
Fuel_Pump__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Fuel_Pump__0__MASK EQU 0x04
Fuel_Pump__0__PC EQU CYREG_PRT0_PC2
Fuel_Pump__0__PORT EQU 0
Fuel_Pump__0__SHIFT EQU 2
Fuel_Pump__AG EQU CYREG_PRT0_AG
Fuel_Pump__AMUX EQU CYREG_PRT0_AMUX
Fuel_Pump__BIE EQU CYREG_PRT0_BIE
Fuel_Pump__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Fuel_Pump__BYP EQU CYREG_PRT0_BYP
Fuel_Pump__CTL EQU CYREG_PRT0_CTL
Fuel_Pump__DM0 EQU CYREG_PRT0_DM0
Fuel_Pump__DM1 EQU CYREG_PRT0_DM1
Fuel_Pump__DM2 EQU CYREG_PRT0_DM2
Fuel_Pump__DR EQU CYREG_PRT0_DR
Fuel_Pump__INP_DIS EQU CYREG_PRT0_INP_DIS
Fuel_Pump__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Fuel_Pump__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Fuel_Pump__LCD_EN EQU CYREG_PRT0_LCD_EN
Fuel_Pump__MASK EQU 0x04
Fuel_Pump__PORT EQU 0
Fuel_Pump__PRT EQU CYREG_PRT0_PRT
Fuel_Pump__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Fuel_Pump__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Fuel_Pump__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Fuel_Pump__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Fuel_Pump__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Fuel_Pump__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Fuel_Pump__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Fuel_Pump__PS EQU CYREG_PRT0_PS
Fuel_Pump__SHIFT EQU 2
Fuel_Pump__SLW EQU CYREG_PRT0_SLW

/* Back_Right */
Back_Right__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Back_Right__0__MASK EQU 0x02
Back_Right__0__PC EQU CYREG_PRT3_PC1
Back_Right__0__PORT EQU 3
Back_Right__0__SHIFT EQU 1
Back_Right__AG EQU CYREG_PRT3_AG
Back_Right__AMUX EQU CYREG_PRT3_AMUX
Back_Right__BIE EQU CYREG_PRT3_BIE
Back_Right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Back_Right__BYP EQU CYREG_PRT3_BYP
Back_Right__CTL EQU CYREG_PRT3_CTL
Back_Right__DM0 EQU CYREG_PRT3_DM0
Back_Right__DM1 EQU CYREG_PRT3_DM1
Back_Right__DM2 EQU CYREG_PRT3_DM2
Back_Right__DR EQU CYREG_PRT3_DR
Back_Right__INP_DIS EQU CYREG_PRT3_INP_DIS
Back_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Back_Right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Back_Right__LCD_EN EQU CYREG_PRT3_LCD_EN
Back_Right__MASK EQU 0x02
Back_Right__PORT EQU 3
Back_Right__PRT EQU CYREG_PRT3_PRT
Back_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Back_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Back_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Back_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Back_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Back_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Back_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Back_Right__PS EQU CYREG_PRT3_PS
Back_Right__SHIFT EQU 1
Back_Right__SLW EQU CYREG_PRT3_SLW

/* Front_Left */
Front_Left__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Front_Left__0__MASK EQU 0x04
Front_Left__0__PC EQU CYREG_PRT3_PC2
Front_Left__0__PORT EQU 3
Front_Left__0__SHIFT EQU 2
Front_Left__AG EQU CYREG_PRT3_AG
Front_Left__AMUX EQU CYREG_PRT3_AMUX
Front_Left__BIE EQU CYREG_PRT3_BIE
Front_Left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Left__BYP EQU CYREG_PRT3_BYP
Front_Left__CTL EQU CYREG_PRT3_CTL
Front_Left__DM0 EQU CYREG_PRT3_DM0
Front_Left__DM1 EQU CYREG_PRT3_DM1
Front_Left__DM2 EQU CYREG_PRT3_DM2
Front_Left__DR EQU CYREG_PRT3_DR
Front_Left__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Left__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Left__MASK EQU 0x04
Front_Left__PORT EQU 3
Front_Left__PRT EQU CYREG_PRT3_PRT
Front_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Left__PS EQU CYREG_PRT3_PS
Front_Left__SHIFT EQU 2
Front_Left__SLW EQU CYREG_PRT3_SLW

/* Front_Right */
Front_Right__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Front_Right__0__MASK EQU 0x08
Front_Right__0__PC EQU CYREG_PRT3_PC3
Front_Right__0__PORT EQU 3
Front_Right__0__SHIFT EQU 3
Front_Right__AG EQU CYREG_PRT3_AG
Front_Right__AMUX EQU CYREG_PRT3_AMUX
Front_Right__BIE EQU CYREG_PRT3_BIE
Front_Right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Front_Right__BYP EQU CYREG_PRT3_BYP
Front_Right__CTL EQU CYREG_PRT3_CTL
Front_Right__DM0 EQU CYREG_PRT3_DM0
Front_Right__DM1 EQU CYREG_PRT3_DM1
Front_Right__DM2 EQU CYREG_PRT3_DM2
Front_Right__DR EQU CYREG_PRT3_DR
Front_Right__INP_DIS EQU CYREG_PRT3_INP_DIS
Front_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Front_Right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Front_Right__LCD_EN EQU CYREG_PRT3_LCD_EN
Front_Right__MASK EQU 0x08
Front_Right__PORT EQU 3
Front_Right__PRT EQU CYREG_PRT3_PRT
Front_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Front_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Front_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Front_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Front_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Front_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Front_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Front_Right__PS EQU CYREG_PRT3_PS
Front_Right__SHIFT EQU 3
Front_Right__SLW EQU CYREG_PRT3_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B1_UDB08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B1_UDB08_ST

/* ADC_SAR_Seq_1_FinalBuf */
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_1_IntClock */
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x00
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x01

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_TempBuf */
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_2_bSAR_SEQ */
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB11_MSK
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB11_ST

/* ADC_SAR_Seq_2_FinalBuf */
ADC_SAR_Seq_2_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_2_FinalBuf__DRQ_NUMBER EQU 2
ADC_SAR_Seq_2_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_2_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_2_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_2_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_2_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_2_FinalBuf__TERMOUT0_SEL EQU 2
ADC_SAR_Seq_2_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_2_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_2_IntClock */
ADC_SAR_Seq_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_Seq_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_Seq_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_Seq_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_2_IntClock__INDEX EQU 0x01
ADC_SAR_Seq_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_2_IntClock__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_2_IntClock__PM_STBY_MSK EQU 0x02

/* ADC_SAR_Seq_2_IRQ */
ADC_SAR_Seq_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_Seq_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_Seq_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_Seq_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_2_SAR_ADC_SAR */
ADC_SAR_Seq_2_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_2_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_2_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_2_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_2_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_2_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_2_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_2_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_2_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_2_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_Seq_2_TempBuf */
ADC_SAR_Seq_2_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_2_TempBuf__DRQ_NUMBER EQU 3
ADC_SAR_Seq_2_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_2_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_2_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_2_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_2_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_2_TempBuf__TERMOUT0_SEL EQU 3
ADC_SAR_Seq_2_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_2_TempBuf__TERMOUT1_SEL EQU 0

/* Fuel_Injector */
Fuel_Injector__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Fuel_Injector__0__MASK EQU 0x08
Fuel_Injector__0__PC EQU CYREG_PRT0_PC3
Fuel_Injector__0__PORT EQU 0
Fuel_Injector__0__SHIFT EQU 3
Fuel_Injector__AG EQU CYREG_PRT0_AG
Fuel_Injector__AMUX EQU CYREG_PRT0_AMUX
Fuel_Injector__BIE EQU CYREG_PRT0_BIE
Fuel_Injector__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Fuel_Injector__BYP EQU CYREG_PRT0_BYP
Fuel_Injector__CTL EQU CYREG_PRT0_CTL
Fuel_Injector__DM0 EQU CYREG_PRT0_DM0
Fuel_Injector__DM1 EQU CYREG_PRT0_DM1
Fuel_Injector__DM2 EQU CYREG_PRT0_DM2
Fuel_Injector__DR EQU CYREG_PRT0_DR
Fuel_Injector__INP_DIS EQU CYREG_PRT0_INP_DIS
Fuel_Injector__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Fuel_Injector__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Fuel_Injector__LCD_EN EQU CYREG_PRT0_LCD_EN
Fuel_Injector__MASK EQU 0x08
Fuel_Injector__PORT EQU 0
Fuel_Injector__PRT EQU CYREG_PRT0_PRT
Fuel_Injector__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Fuel_Injector__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Fuel_Injector__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Fuel_Injector__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Fuel_Injector__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Fuel_Injector__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Fuel_Injector__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Fuel_Injector__PS EQU CYREG_PRT0_PS
Fuel_Injector__SHIFT EQU 3
Fuel_Injector__SLW EQU CYREG_PRT0_SLW

/* Overall_Production */
Overall_Production__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Overall_Production__0__MASK EQU 0x02
Overall_Production__0__PC EQU CYREG_PRT0_PC1
Overall_Production__0__PORT EQU 0
Overall_Production__0__SHIFT EQU 1
Overall_Production__AG EQU CYREG_PRT0_AG
Overall_Production__AMUX EQU CYREG_PRT0_AMUX
Overall_Production__BIE EQU CYREG_PRT0_BIE
Overall_Production__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Overall_Production__BYP EQU CYREG_PRT0_BYP
Overall_Production__CTL EQU CYREG_PRT0_CTL
Overall_Production__DM0 EQU CYREG_PRT0_DM0
Overall_Production__DM1 EQU CYREG_PRT0_DM1
Overall_Production__DM2 EQU CYREG_PRT0_DM2
Overall_Production__DR EQU CYREG_PRT0_DR
Overall_Production__INP_DIS EQU CYREG_PRT0_INP_DIS
Overall_Production__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Overall_Production__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Overall_Production__LCD_EN EQU CYREG_PRT0_LCD_EN
Overall_Production__MASK EQU 0x02
Overall_Production__PORT EQU 0
Overall_Production__PRT EQU CYREG_PRT0_PRT
Overall_Production__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Overall_Production__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Overall_Production__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Overall_Production__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Overall_Production__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Overall_Production__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Overall_Production__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Overall_Production__PS EQU CYREG_PRT0_PS
Overall_Production__SHIFT EQU 1
Overall_Production__SLW EQU CYREG_PRT0_SLW

/* Overall_Consumption */
Overall_Consumption__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Overall_Consumption__0__MASK EQU 0x01
Overall_Consumption__0__PC EQU CYREG_PRT0_PC0
Overall_Consumption__0__PORT EQU 0
Overall_Consumption__0__SHIFT EQU 0
Overall_Consumption__AG EQU CYREG_PRT0_AG
Overall_Consumption__AMUX EQU CYREG_PRT0_AMUX
Overall_Consumption__BIE EQU CYREG_PRT0_BIE
Overall_Consumption__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Overall_Consumption__BYP EQU CYREG_PRT0_BYP
Overall_Consumption__CTL EQU CYREG_PRT0_CTL
Overall_Consumption__DM0 EQU CYREG_PRT0_DM0
Overall_Consumption__DM1 EQU CYREG_PRT0_DM1
Overall_Consumption__DM2 EQU CYREG_PRT0_DM2
Overall_Consumption__DR EQU CYREG_PRT0_DR
Overall_Consumption__INP_DIS EQU CYREG_PRT0_INP_DIS
Overall_Consumption__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Overall_Consumption__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Overall_Consumption__LCD_EN EQU CYREG_PRT0_LCD_EN
Overall_Consumption__MASK EQU 0x01
Overall_Consumption__PORT EQU 0
Overall_Consumption__PRT EQU CYREG_PRT0_PRT
Overall_Consumption__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Overall_Consumption__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Overall_Consumption__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Overall_Consumption__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Overall_Consumption__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Overall_Consumption__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Overall_Consumption__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Overall_Consumption__PS EQU CYREG_PRT0_PS
Overall_Consumption__SHIFT EQU 0
Overall_Consumption__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 4930
CYDEV_VDDD_MV EQU 4930
CYDEV_VDDIO0_MV EQU 4930
CYDEV_VDDIO1_MV EQU 4930
CYDEV_VDDIO2_MV EQU 4930
CYDEV_VDDIO3_MV EQU 4930
CYDEV_VIO0_MV EQU 4930
CYDEV_VIO1_MV EQU 4930
CYDEV_VIO2_MV EQU 4930
CYDEV_VIO3_MV EQU 4930
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
