\hypertarget{group__Peripherals}{}\section{Peripherals}
\label{group__Peripherals}\index{Peripherals@{Peripherals}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__Auxilliary}{Auxilliary}
\item 
\hyperlink{group__GPIO}{G\+P\+IO}
\item 
\hyperlink{group__SYSTIMER}{S\+Y\+S\+T\+I\+M\+ER}
\item 
\hyperlink{group__ARM}{A\+RM}
\item 
\hyperlink{group__IRQ}{I\+RQ}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__Peripherals_gac7a1d4c43a8ef81fe4f18a6c49541657}{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}~(0x20000000)
\begin{DoxyCompactList}\small\item\em The start of physical peripheral memory. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga49adb525268a836f74bd190622fa100c}{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR}~(0x20\+F\+F\+F\+F\+F\+F)
\begin{DoxyCompactList}\small\item\em The end of physical physical memory. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga2256ab9b7182daae7cf50e8433c4f49e}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L\+O\+A\+D\+\_\+\+A\+D\+DR}~(0x2000\+B400)
\begin{DoxyCompactList}\small\item\em Timer Load Register The timer load register sets the timer for the timer to count down. This value is loaded into the timer value register after the load register has been written or if the timer-\/value register has counted down to 0. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga65e968877416839d0a1f53f2b1fffd25}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+A\+L\+U\+E\+\_\+\+A\+D\+DR}~(0x2000\+B404)
\begin{DoxyCompactList}\small\item\em Timer Value Register (Read only) This register holds the current timer value and is counted down when the counter is running. It is counted down each timer clock until the value 0 is reached. Then the value register is re-\/loaded from the timer load register and the interrupt pending bit is set. The timer count down speed is set by the timer pre-\/divide register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_gae31f9fc9d4a23333bf1b7d21c5342c6c}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}~(0x2000\+B408)
\begin{DoxyCompactList}\small\item\em Timer Control Register See peripheral guide page 197. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_gab3e45c61e2102e07880830dc96c2fa70}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+C\+K\+\_\+\+A\+D\+DR}~(0x2000\+B40\+C)
\begin{DoxyCompactList}\small\item\em Write only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga2ccc9f962edeb13af9b2ef66be86bd3a}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+A\+W\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}~(0x2000\+B410)
\begin{DoxyCompactList}\small\item\em Read only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_gaafd52e6e5cdf6b4b409b7e0fbdd05e03}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+A\+S\+K\+E\+D\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}~(0x2000\+B414)
\begin{DoxyCompactList}\small\item\em Read only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga778de695286e2e164b1abd77fb282cb1}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+A\+D\+DR}~(0x2000\+B418)
\begin{DoxyCompactList}\small\item\em T\+O\+DO. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga287e1e99292423e3f652a70f0e7b8462}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+E\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+A\+D\+DR}~(0x2000\+B41\+C)
\begin{DoxyCompactList}\small\item\em T\+O\+DO. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga30394a85f91a3fa5c6d45b62e3c75932}{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+R\+E\+E\+\_\+\+R\+U\+N\+N\+I\+N\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+A\+D\+DR}~(0x2000\+B420)
\begin{DoxyCompactList}\small\item\em T\+O\+DO. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga334b052c50be613285e01548f10ea332}{I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR}~(0x2000\+B200)
\begin{DoxyCompactList}\small\item\em Pending A\+RM specific I\+R\+Qs status, with additional info. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_gaf4fff6d032f44ce818e9bcbb4f82baea}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR}~(0x2000\+B204)
\begin{DoxyCompactList}\small\item\em Pending shared I\+R\+Qs status 1. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga9633641d3c1c1f3c450c35cbe28f0df9}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR}~(0x2000\+B208)
\begin{DoxyCompactList}\small\item\em Pending shared I\+R\+Qs status 2. \end{DoxyCompactList}\item 
\#define \hyperlink{group__Peripherals_ga2f4ae1371340b17ceff2937ef1ab9ca9}{I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}~(0x2000\+B20\+C)
\item 
\#define \hyperlink{group__Peripherals_ga26b03ed5270fb1551038352804cadc9f}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}~(0x2000\+B210)
\item 
\#define \hyperlink{group__Peripherals_gacc0e8d33bca70be8a8f9e2575fcd9c96}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}~(0x2000\+B214)
\item 
\#define \hyperlink{group__Peripherals_gaaf40e96e6950110bf3b14a8408bcfad6}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}~(0x2000\+B218)
\item 
\#define \hyperlink{group__Peripherals_gaa557a70338299ab1f8fcd0862bfebcbd}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}~(0x2000\+B21\+C)
\item 
\#define \hyperlink{group__Peripherals_ga22bf9fabec2c703fcce135d5894b79a3}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}~(0x2000\+B220)
\item 
\#define \hyperlink{group__Peripherals_ga733b1f250b79a62906eca0763189fc79}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}~(0x2000\+B224)
\item 
\#define \hyperlink{group__Peripherals_ga536add31e36eeec9bbb6506f798d9761}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__Peripherals_ga0ad6222d2e26c8a0a0353842875077d7}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK}~(1 $<$$<$ 3)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__Peripherals_ga5e0e58b5a11a26c6eb46b74716e8801b}{dmb} (void)
\begin{DoxyCompactList}\small\item\em Use between different peripheral read / writes. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__Peripherals_gae31f9fc9d4a23333bf1b7d21c5342c6c}\label{group__Peripherals_gae31f9fc9d4a23333bf1b7d21c5342c6c}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}{ARM\_TIMER\_CONTROL\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR~(0x2000\+B408)}



Timer Control Register See peripheral guide page 197. 



Definition at line 357 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga30394a85f91a3fa5c6d45b62e3c75932}\label{group__Peripherals_ga30394a85f91a3fa5c6d45b62e3c75932}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+R\+E\+E\+\_\+\+R\+U\+N\+N\+I\+N\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+R\+E\+E\+\_\+\+R\+U\+N\+N\+I\+N\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+R\+E\+E\+\_\+\+R\+U\+N\+N\+I\+N\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+R\+E\+E\+\_\+\+R\+U\+N\+N\+I\+N\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+R\+E\+E\+\_\+\+R\+U\+N\+N\+I\+N\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+A\+D\+DR}{ARM\_TIMER\_FREE\_RUNNING\_COUNTER\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+F\+R\+E\+E\+\_\+\+R\+U\+N\+N\+I\+N\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+A\+D\+DR~(0x2000\+B420)}



T\+O\+DO. 



Definition at line 375 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_gab3e45c61e2102e07880830dc96c2fa70}\label{group__Peripherals_gab3e45c61e2102e07880830dc96c2fa70}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+C\+K\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+C\+K\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+C\+K\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+C\+K\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+C\+K\+\_\+\+A\+D\+DR}{ARM\_TIMER\_IRQ\_CLEAR\_ACK\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+I\+R\+Q\+\_\+\+C\+L\+E\+A\+R\+\_\+\+A\+C\+K\+\_\+\+A\+D\+DR~(0x2000\+B40\+C)}



Write only. 



Definition at line 360 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga2256ab9b7182daae7cf50e8433c4f49e}\label{group__Peripherals_ga2256ab9b7182daae7cf50e8433c4f49e}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L\+O\+A\+D\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L\+O\+A\+D\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L\+O\+A\+D\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L\+O\+A\+D\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L\+O\+A\+D\+\_\+\+A\+D\+DR}{ARM\_TIMER\_LOAD\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L\+O\+A\+D\+\_\+\+A\+D\+DR~(0x2000\+B400)}



Timer Load Register The timer load register sets the timer for the timer to count down. This value is loaded into the timer value register after the load register has been written or if the timer-\/value register has counted down to 0. 



Definition at line 346 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_gaafd52e6e5cdf6b4b409b7e0fbdd05e03}\label{group__Peripherals_gaafd52e6e5cdf6b4b409b7e0fbdd05e03}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+A\+S\+K\+E\+D\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+A\+S\+K\+E\+D\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+A\+S\+K\+E\+D\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+A\+S\+K\+E\+D\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+A\+S\+K\+E\+D\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}{ARM\_TIMER\_MASKED\_IRQ\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+A\+S\+K\+E\+D\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR~(0x2000\+B414)}



Read only. 



Definition at line 366 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga287e1e99292423e3f652a70f0e7b8462}\label{group__Peripherals_ga287e1e99292423e3f652a70f0e7b8462}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+E\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+E\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+E\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+E\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+E\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+A\+D\+DR}{ARM\_TIMER\_PRE\_DIVIDE\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+E\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+A\+D\+DR~(0x2000\+B41\+C)}



T\+O\+DO. 



Definition at line 372 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga2ccc9f962edeb13af9b2ef66be86bd3a}\label{group__Peripherals_ga2ccc9f962edeb13af9b2ef66be86bd3a}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+A\+W\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+A\+W\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+A\+W\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+A\+W\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+A\+W\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}{ARM\_TIMER\_RAW\_IRQ\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+A\+W\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR~(0x2000\+B410)}



Read only. 



Definition at line 363 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga778de695286e2e164b1abd77fb282cb1}\label{group__Peripherals_ga778de695286e2e164b1abd77fb282cb1}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+A\+D\+DR}{ARM\_TIMER\_RELOAD\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+A\+D\+DR~(0x2000\+B418)}



T\+O\+DO. 



Definition at line 369 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga65e968877416839d0a1f53f2b1fffd25}\label{group__Peripherals_ga65e968877416839d0a1f53f2b1fffd25}} 
\index{Peripherals@{Peripherals}!A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+A\+L\+U\+E\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+A\+L\+U\+E\+\_\+\+A\+D\+DR}}
\index{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+A\+L\+U\+E\+\_\+\+A\+D\+DR@{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+A\+L\+U\+E\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+A\+L\+U\+E\+\_\+\+A\+D\+DR}{ARM\_TIMER\_VALUE\_ADDR}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+T\+I\+M\+E\+R\+\_\+\+V\+A\+L\+U\+E\+\_\+\+A\+D\+DR~(0x2000\+B404)}



Timer Value Register (Read only) This register holds the current timer value and is counted down when the counter is running. It is counted down each timer clock until the value 0 is reached. Then the value register is re-\/loaded from the timer load register and the interrupt pending bit is set. The timer count down speed is set by the timer pre-\/divide register. 



Definition at line 352 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga334b052c50be613285e01548f10ea332}\label{group__Peripherals_ga334b052c50be613285e01548f10ea332}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR}{IRQ\_BASIC\_PENDING\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR~(0x2000\+B200)}



Pending A\+RM specific I\+R\+Qs status, with additional info. 



Definition at line 393 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga733b1f250b79a62906eca0763189fc79}\label{group__Peripherals_ga733b1f250b79a62906eca0763189fc79}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}{IRQ\_DISABLE\_BASIC\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR~(0x2000\+B224)}



Definition at line 406 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_gaa557a70338299ab1f8fcd0862bfebcbd}\label{group__Peripherals_gaa557a70338299ab1f8fcd0862bfebcbd}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}{IRQ\_DISABLE\_IRQ\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B21\+C)}



Definition at line 404 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga22bf9fabec2c703fcce135d5894b79a3}\label{group__Peripherals_ga22bf9fabec2c703fcce135d5894b79a3}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}{IRQ\_DISABLE\_IRQ\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B220)}



Definition at line 405 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_gaaf40e96e6950110bf3b14a8408bcfad6}\label{group__Peripherals_gaaf40e96e6950110bf3b14a8408bcfad6}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}{IRQ\_ENABLE\_BASIC\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR~(0x2000\+B218)}



Definition at line 403 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga26b03ed5270fb1551038352804cadc9f}\label{group__Peripherals_ga26b03ed5270fb1551038352804cadc9f}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}{IRQ\_ENABLE\_IRQ\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B210)}



Definition at line 401 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_gacc0e8d33bca70be8a8f9e2575fcd9c96}\label{group__Peripherals_gacc0e8d33bca70be8a8f9e2575fcd9c96}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}{IRQ\_ENABLE\_IRQ\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B214)}



Definition at line 402 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga2f4ae1371340b17ceff2937ef1ab9ca9}\label{group__Peripherals_ga2f4ae1371340b17ceff2937ef1ab9ca9}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}{IRQ\_FIQ\_CONTROL\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR~(0x2000\+B20\+C)}



Definition at line 400 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_gaf4fff6d032f44ce818e9bcbb4f82baea}\label{group__Peripherals_gaf4fff6d032f44ce818e9bcbb4f82baea}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR}{IRQ\_PENDING\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B204)}



Pending shared I\+R\+Qs status 1. 



Definition at line 396 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga536add31e36eeec9bbb6506f798d9761}\label{group__Peripherals_ga536add31e36eeec9bbb6506f798d9761}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK@{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK}}
\index{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK@{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK}{IRQ\_PENDING\_1\_C1\_MASK}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK~(1 $<$$<$ 1)}



Definition at line 414 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga0ad6222d2e26c8a0a0353842875077d7}\label{group__Peripherals_ga0ad6222d2e26c8a0a0353842875077d7}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK@{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK}}
\index{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK@{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK}{IRQ\_PENDING\_1\_C3\_MASK}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK~(1 $<$$<$ 3)}



Definition at line 415 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga9633641d3c1c1f3c450c35cbe28f0df9}\label{group__Peripherals_ga9633641d3c1c1f3c450c35cbe28f0df9}} 
\index{Peripherals@{Peripherals}!I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR}}
\index{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR@{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR}{IRQ\_PENDING\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B208)}



Pending shared I\+R\+Qs status 2. 



Definition at line 399 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_gac7a1d4c43a8ef81fe4f18a6c49541657}\label{group__Peripherals_gac7a1d4c43a8ef81fe4f18a6c49541657}} 
\index{Peripherals@{Peripherals}!P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR@{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}}
\index{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR@{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}{PERIPHERAL\_BASE\_ADDR}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR~(0x20000000)}



The start of physical peripheral memory. 



Definition at line 90 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__Peripherals_ga49adb525268a836f74bd190622fa100c}\label{group__Peripherals_ga49adb525268a836f74bd190622fa100c}} 
\index{Peripherals@{Peripherals}!P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR@{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR}}
\index{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR@{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR}{PERIPHERAL\_MAX\_ADDR}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR~(0x20\+F\+F\+F\+F\+F\+F)}



The end of physical physical memory. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 93 of file B\+C\+M2835.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{group__Peripherals_ga5e0e58b5a11a26c6eb46b74716e8801b}\label{group__Peripherals_ga5e0e58b5a11a26c6eb46b74716e8801b}} 
\index{Peripherals@{Peripherals}!dmb@{dmb}}
\index{dmb@{dmb}!Peripherals@{Peripherals}}
\subsubsection{\texorpdfstring{dmb()}{dmb()}}
{\footnotesize\ttfamily void dmb (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Use between different peripheral read / writes. 

From page 7 of the A\+RM Peripheral datasheet\+: Accesses to the same peripheral will always arrive and return in-\/order. It is only when switching from one peripheral to another that data can arrive out-\/of-\/order. The simplest way to make sure that data is processed in-\/order is to place a memory barrier instruction at critical positions in the code. You should place\+: •A memory write barrier before the first write to a peripheral. •A memory read barrier after the last read of a peripheral. It is not required to put a memory barrier instruction after each read or write access. Only at those places in the code where it is possible that a peripheral read or write may be followed by a read or write of a different peripheral. This is normally at the entry and exit points of the peripheral service code. 