
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-zhang-21.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Mon Sep 04 09:18:00 EDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_systolic_array_HLS.prj'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project out.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_systolic_array_HLS.prj/out.prj'.
WARNING: [HLS 200-40] No /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_systolic_array_HLS.prj/out.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: set_top Bert_layer 
INFO: [HLS 200-1510] Running: add_files bert_layer.h 
INFO: [HLS 200-10] Adding design file 'bert_layer.h' to the project
INFO: [HLS 200-1510] Running: add_files bert_layer.cpp 
INFO: [HLS 200-10] Adding design file 'bert_layer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files gemm_systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb bert_layer_tb.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'bert_layer_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_systolic_array_HLS.prj/out.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:30:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:30:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:81:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:81:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:132:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:132:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:183:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:183:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file systolic_array.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:36:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:36:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:36:57)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:22:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:81:56)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:68:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:126:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:126:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:126:56)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:113:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:172:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:172:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:172:57)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:158:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:217:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:217:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:217:57)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:204:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:262:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:262:42)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:262:58)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:249:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 24 issue(s) in file gemm_systolic_array.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'bert_layer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.62 seconds. CPU system time: 5.49 seconds. Elapsed time: 68.99 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_254_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:254:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:257:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_267_4' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:267:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_112_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:112:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:102:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:105:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:84:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:87:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_209_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:209:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:212:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_222_4' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:222:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:163:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_166_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:166:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_177_4' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:177:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:118:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:121:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_131_4' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:131:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_214_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:214:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:204:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:207:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:186:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:189:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:73:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:76:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_4' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:86:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:163:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_153_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:153:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_156_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:156:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:135:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_138_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:138:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_4' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:41:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:61:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:51:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:54:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:36:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_2' (gemm_systolic_array.cpp:254:20) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_3' (gemm_systolic_array.cpp:257:23) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_4' (gemm_systolic_array.cpp:267:20) in function 'gemm_systolic_array_ds2' completely with a factor of 12 (gemm_systolic_array.cpp:231:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_6' (systolic_array.cpp:112:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_4' (systolic_array.cpp:102:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_5' (systolic_array.cpp:105:21) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:92:18) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_3' (systolic_array.cpp:94:19) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (systolic_array.cpp:84:19) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_2' (systolic_array.cpp:87:20) in function 'systolic_array_k_3072' completely with a factor of 12 (systolic_array.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_2' (gemm_systolic_array.cpp:209:20) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_3' (gemm_systolic_array.cpp:212:23) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_4' (gemm_systolic_array.cpp:222:20) in function 'gemm_systolic_array_ds1' completely with a factor of 12 (gemm_systolic_array.cpp:186:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_2' (gemm_systolic_array.cpp:163:20) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_166_3' (gemm_systolic_array.cpp:166:23) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_177_4' (gemm_systolic_array.cpp:177:20) in function 'gemm_systolic_array_ds0' completely with a factor of 12 (gemm_systolic_array.cpp:140:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_2' (gemm_systolic_array.cpp:118:20) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_3' (gemm_systolic_array.cpp:121:23) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_4' (gemm_systolic_array.cpp:131:20) in function 'gemm_systolic_array_cont' completely with a factor of 4 (gemm_systolic_array.cpp:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_214_6' (systolic_array.cpp:214:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_4' (systolic_array.cpp:204:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_5' (systolic_array.cpp:207:21) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:194:18) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_3' (systolic_array.cpp:196:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_1' (systolic_array.cpp:186:20) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_2' (systolic_array.cpp:189:21) in function 'systolic_array_k_12' completely with a factor of 4 (systolic_array.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (gemm_systolic_array.cpp:73:19) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_3' (gemm_systolic_array.cpp:76:22) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_4' (gemm_systolic_array.cpp:86:19) in function 'gemm_systolic_array_attn' completely with a factor of 4 (gemm_systolic_array.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_6' (systolic_array.cpp:163:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_4' (systolic_array.cpp:153:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_156_5' (systolic_array.cpp:156:21) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:143:18) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_3' (systolic_array.cpp:145:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (systolic_array.cpp:135:20) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_2' (systolic_array.cpp:138:21) in function 'systolic_array_k_64' completely with a factor of 4 (systolic_array.cpp:121:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (gemm_systolic_array.cpp:26:22) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_3' (gemm_systolic_array.cpp:30:22) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_4' (gemm_systolic_array.cpp:41:19) in function 'gemm_systolic_array_qkv' completely with a factor of 12 (gemm_systolic_array.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_6' (systolic_array.cpp:61:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_4' (systolic_array.cpp:51:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_5' (systolic_array.cpp:54:20) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:41:18) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (systolic_array.cpp:43:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (systolic_array.cpp:33:19) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (systolic_array.cpp:36:20) in function 'systolic_array_k_768' completely with a factor of 12 (systolic_array.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer(float (*) [12], float (*) [12])' (bert_layer.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'Attention_layer(float (*) [64], float (*) [64], float (*) [12])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (bert_layer.cpp:121:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer(float (*) [12], float (*) [12])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (bert_layer.cpp:121:0)
INFO: [HLS 214-178] Inlining function 'Context_layer(float (*) [12], float (*) [64], float (*) [64])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (bert_layer.cpp:121:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm(float (*) [768], float*, float*, float (*) [768])' (bert_layer.cpp:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.143.152.162.172.182.192.202.212.279.289)' into 'fp_struct<double>::to_double() const (.140.149.159.169.179.189.199.209.276.286)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.140.149.159.169.179.189.199.209.276.286)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.332.342.351.362.371.382.391.402.411.422)' into 'fp_struct<float>::to_float() const (.329.339.348.359.368.379.388.399.408.419)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.329.339.348.359.368.379.388.399.408.419)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (bert_layer.cpp:299:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (bert_layer.cpp:299:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_qkv(float (*) [768], float (*) [768], float*, float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds0(float (*) [768], float (*) [768], float*, float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'Res_layer0(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds1(float (*) [768], float (*) [768], float*, float (*) [3072])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer(float (*) [3072], float (*) [3072])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds2(float (*) [3072], float (*) [3072], float*, float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:387:0)
INFO: [HLS 214-178] Inlining function 'Res_layer1(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (bert_layer.cpp:387:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:20:24)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:21:24)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:122:24)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:123:24)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:128:8)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:56:21)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:57:21)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:61:21)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:173:24)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:174:24)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:179:8)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:101:21)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:102:21)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:106:21)
INFO: [HLS 214-248] Applying array_partition to 'Q_h': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:134:11)
INFO: [HLS 214-248] Applying array_partition to 'K_h': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:135:11)
INFO: [HLS 214-248] Applying array_partition to 'V_h': Cyclic partitioning with factor 4 on dimension 2. (bert_layer.cpp:136:11)
INFO: [HLS 214-248] Applying array_partition to 'v84': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (bert_layer.cpp:148:11)
INFO: [HLS 214-248] Applying array_partition to 'v85': Cyclic partitioning with factor 4 on dimension 1. (bert_layer.cpp:150:11)
INFO: [HLS 214-248] Applying array_partition to 'v86': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (bert_layer.cpp:152:11)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:71:24)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:72:24)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:77:8)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-248] Applying array_partition to 'v227': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (bert_layer.cpp:404:8)
INFO: [HLS 214-248] Applying array_partition to 'v228': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (bert_layer.cpp:406:9)
INFO: [HLS 214-248] Applying array_partition to 'v229': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (bert_layer.cpp:408:9)
INFO: [HLS 214-248] Applying array_partition to 'v230': Complete partitioning on dimension 1. (bert_layer.cpp:410:9)
INFO: [HLS 214-248] Applying array_partition to 'v231': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (bert_layer.cpp:412:9)
INFO: [HLS 214-248] Applying array_partition to 'v233': Complete partitioning on dimension 1. (bert_layer.cpp:416:9)
INFO: [HLS 214-248] Applying array_partition to 'v234': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (bert_layer.cpp:418:9)
INFO: [HLS 214-248] Applying array_partition to 'v235': Complete partitioning on dimension 1. (bert_layer.cpp:420:9)
INFO: [HLS 214-248] Applying array_partition to 'v236': Complete partitioning on dimension 1. Cyclic partitioning with factor 12 on dimension 2. (bert_layer.cpp:422:9)
INFO: [HLS 214-248] Applying array_partition to 'v209': Complete partitioning on dimension 1. (bert_layer.cpp:387:0)
INFO: [HLS 214-248] Applying array_partition to 'v210': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:387:0)
INFO: [HLS 214-248] Applying array_partition to 'v212': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:387:0)
INFO: [HLS 214-248] Applying array_partition to 'v214': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:387:0)
INFO: [HLS 214-248] Applying array_partition to 'v216': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:387:0)
INFO: [HLS 214-248] Applying array_partition to 'v218': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:387:0)
INFO: [HLS 214-248] Applying array_partition to 'v220': Cyclic partitioning with factor 12 on dimension 1. (bert_layer.cpp:387:0)
INFO: [HLS 214-248] Applying array_partition to 'v226': Complete partitioning on dimension 1. (bert_layer.cpp:387:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:20:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:21:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:122:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:123:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:173:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:174:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:56:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:56:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:56:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:56:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:57:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:57:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:57:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:57:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:61:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:61:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:61:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:61:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:101:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:101:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:101:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:101:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:102:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:102:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:102:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:102:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:106:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:106:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:106:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:106:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:71:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:72:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:11:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:15:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:146:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:147:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:151:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:192:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:193:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:197:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:237:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:238:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:242:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1009.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1009.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1010.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1010.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1011.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1011.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1012.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1012.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1013.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1013.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1014.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1014.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1015.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1015.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1016.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1016.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1017.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1017.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1018.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1018.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1019.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1019.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1020.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1020.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1021.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1021.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1022.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1022.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1023.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1023.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1024.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1024.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1025.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1025.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1026.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1026.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1027.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1027.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1028.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1028.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1029.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1029.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1030.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1030.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1031.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1031.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1032.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1032.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1033.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1033.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1034.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1034.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1035.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1035.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1036.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1036.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1037.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1037.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1038.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1038.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1039.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1039.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1040.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1040.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1041.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1041.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1042.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1042.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1043.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1043.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1044.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1044.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1045.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1045.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1046.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1046.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1047.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1047.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1048.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1048.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1049.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1049.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1050.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1050.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1051.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1051.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1052.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1052.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1053.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1053.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1054.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1054.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1055.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1055.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1056.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1056.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1057.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1057.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1058.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1058.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1059.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1059.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1060.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1060.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1061.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1061.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1062.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1062.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1063.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1063.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1064.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1064.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1065.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1065.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1066.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1066.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1067.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1067.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1068.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1068.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1069.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1069.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1070.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1070.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1071.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1071.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1072.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1072.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1073.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1073.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1074.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1074.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1075.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1075.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1076.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1076.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1077.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1077.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1078.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1078.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1079.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1079.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1080.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1080.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1081.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1081.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1082.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1082.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1083.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1083.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1084.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1084.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1085.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1085.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1086.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1086.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1087.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1087.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1088.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1088.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1089.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1089.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1090.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1090.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1091.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1091.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1092.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1092.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1093.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1093.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1094.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1094.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1095.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1095.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1096.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1096.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1097.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1097.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1098.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1098.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1099.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1099.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1100.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1100.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1101.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1101.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1102.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1102.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1103.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1103.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1104.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1104.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1105.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1105.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1106.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1106.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1107.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1107.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1108.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1108.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1109.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1109.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1110.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1110.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1111.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1111.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1112.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1112.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1113.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1113.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1114.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1114.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1115.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1115.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1116.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1116.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1117.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1117.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1118.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1118.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1119.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1119.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1120.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1120.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1121.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1121.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1122.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1122.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1123.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1123.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1124.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1124.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1125.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1125.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1126.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1126.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1127.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1127.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1128.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1128.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1129.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1129.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1130.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1130.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1131.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1131.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1132.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1132.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1133.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1133.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1134.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1134.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1135.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1135.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1136.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1136.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1137.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1137.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1138.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1138.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1139.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1139.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1140.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1140.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1141.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1141.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1142.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1142.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1143.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1143.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1144.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1144.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1145.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1145.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1146.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1146.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1147.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1147.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1148.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1148.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1149.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1149.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1150.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1150.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1151.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1151.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'systolic_array_k_768(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'systolic_array_k_768(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'gemm_systolic_array_qkv(float (*) [768], float (*) [768], float (*) [768]) (.1206.1207.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'gemm_systolic_array_qkv(float (*) [768], float (*) [768], float (*) [768]) (.1206.1207.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.705.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.705.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.706.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.706.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.707.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.707.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.708.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.708.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.709.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.709.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.710.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.710.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.711.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.711.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.712.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.712.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.713.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.713.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.714.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.714.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.715.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.715.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.716.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.716.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.717.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.717.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.718.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.718.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.719.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.719.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.720.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.720.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'systolic_array_k_64(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'systolic_array_k_64(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'gemm_systolic_array_attn(float (*) [64], float (*) [64], float (*) [12])' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'gemm_systolic_array_attn(float (*) [64], float (*) [64], float (*) [12])' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.689.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.689.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.690.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.690.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.691.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.691.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.692.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.692.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.693.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.693.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.694.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.694.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.695.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.695.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.696.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.696.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.697.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.697.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.698.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.698.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.699.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.699.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.700.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.700.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.701.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.701.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.702.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.702.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.703.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.703.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.704.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.704.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'systolic_array_k_12(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'systolic_array_k_12(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'gemm_systolic_array_cont(float (*) [12], float (*) [64], float (*) [64])' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'gemm_systolic_array_cont(float (*) [12], float (*) [64], float (*) [64])' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.865.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.865.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.866.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.866.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.867.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.867.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.868.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.868.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.869.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.869.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.870.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.870.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.871.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.871.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.872.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.872.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.873.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.873.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.874.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.874.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.875.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.875.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.876.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.876.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.877.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.877.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.878.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.878.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.879.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.879.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.880.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.880.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.881.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.881.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.882.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.882.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.883.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.883.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.884.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.884.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.885.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.885.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.886.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.886.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.887.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.887.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.888.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.888.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.889.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.889.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.890.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.890.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.891.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.891.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.892.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.892.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.893.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.893.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.894.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.894.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.895.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.895.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.896.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.896.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.897.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.897.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.898.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.898.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.899.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.899.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.900.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.900.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.901.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.901.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.902.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.902.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.903.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.903.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.904.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.904.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.905.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.905.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.906.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.906.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.907.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.907.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.908.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.908.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.909.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.909.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.910.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.910.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.911.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.911.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.912.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.912.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.913.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.913.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.914.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.914.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.915.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.915.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.916.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.916.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.917.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.917.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.918.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.918.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.919.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.919.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.920.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.920.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.921.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.921.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.922.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.922.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.923.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.923.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.924.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.924.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.925.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.925.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.926.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.926.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.927.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.927.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.928.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.928.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.929.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.929.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.930.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.930.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.931.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.931.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.932.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.932.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.933.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.933.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.934.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.934.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.935.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.935.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.936.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.936.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.937.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.937.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.938.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.938.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.939.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.939.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.940.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.940.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.941.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.941.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.942.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.942.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.943.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.943.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.944.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.944.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.945.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.945.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.946.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.946.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.947.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.947.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.948.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.948.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.949.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.949.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.950.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.950.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.951.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.951.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.952.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.952.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.953.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.953.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.954.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.954.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.955.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.955.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.956.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.956.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.957.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.957.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.958.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.958.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.959.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.959.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.960.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.960.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.961.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.961.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.962.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.962.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.963.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.963.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.964.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.964.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.965.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.965.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.966.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.966.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.967.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.967.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.968.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.968.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.969.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.969.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.970.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.970.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.971.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.971.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.972.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.972.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.973.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.973.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.974.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.974.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.975.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.975.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.976.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.976.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.977.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.977.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.978.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.978.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.979.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.979.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.980.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.980.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.981.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.981.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.982.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.982.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.983.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.983.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.984.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.984.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.985.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.985.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.986.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.986.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.987.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.987.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.988.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.988.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.989.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.989.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.990.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.990.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.991.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.991.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.992.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.992.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.993.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.993.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.994.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.994.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.995.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.995.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.996.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.996.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.997.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.997.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.998.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.998.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.999.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.999.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1000.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1000.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1001.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1001.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1002.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1002.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1003.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1003.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1004.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1004.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1005.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1005.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1006.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1006.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1007.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1007.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1008.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1008.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'systolic_array_k_768(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.688.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'systolic_array_k_768(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.688.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'gemm_systolic_array_ds0(float (*) [768], float (*) [768], float (*) [768]) (.1208.1209.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'gemm_systolic_array_ds0(float (*) [768], float (*) [768], float (*) [768]) (.1208.1209.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.721.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.721.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.722.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.722.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.723.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.723.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.724.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.724.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.725.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.725.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.726.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.726.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.727.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.727.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.728.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.728.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.729.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.729.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.730.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.730.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.731.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.731.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.732.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.732.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.733.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.733.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.734.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.734.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.735.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.735.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.736.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.736.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.737.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.737.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.738.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.738.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.739.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.739.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.740.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.740.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.741.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.741.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.742.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.742.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.743.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.743.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.744.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.744.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.745.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.745.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.746.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.746.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.747.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.747.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.748.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.748.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.749.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.749.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.750.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.750.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.751.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.751.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.752.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.752.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.753.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.753.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.754.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.754.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.755.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.755.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.756.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.756.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.757.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.757.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.758.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.758.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.759.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.759.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.760.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.760.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.761.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.761.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.762.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.762.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.763.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.763.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.764.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.764.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.765.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.765.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.766.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.766.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.767.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.767.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.768.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.768.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.769.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.769.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.770.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.770.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.771.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.771.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.772.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.772.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.773.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.773.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.774.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.774.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.775.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.775.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.776.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.776.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.777.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.777.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.778.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.778.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.779.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.779.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.780.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.780.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.781.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.781.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.782.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.782.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.783.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.783.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.784.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.784.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.785.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.785.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.786.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.786.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.787.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.787.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.788.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.788.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.789.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.789.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.790.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.790.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.791.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.791.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.792.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.792.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.793.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.793.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.794.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.794.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.795.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.795.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.796.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.796.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.797.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.797.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.798.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.798.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.799.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.799.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.800.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.800.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.801.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.801.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.802.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.802.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.803.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.803.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.804.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.804.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.805.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.805.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.806.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.806.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.807.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.807.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.808.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.808.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.809.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.809.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.810.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.810.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.811.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.811.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.812.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.812.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.813.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.813.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.814.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.814.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.815.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.815.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.816.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.816.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.817.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.817.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.818.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.818.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.819.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.819.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.820.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.820.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.821.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.821.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.822.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.822.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.823.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.823.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.824.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.824.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.825.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.825.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.826.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.826.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.827.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.827.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.828.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.828.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.829.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.829.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.830.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.830.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.831.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.831.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.832.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.832.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.833.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.833.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.834.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.834.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.835.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.835.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.836.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.836.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.837.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.837.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.838.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.838.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.839.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.839.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.840.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.840.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.841.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.841.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.842.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.842.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.843.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.843.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.844.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.844.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.845.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.845.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.846.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.846.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.847.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.847.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.848.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.848.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.849.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.849.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.850.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.850.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.851.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.851.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.852.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.852.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.853.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.853.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.854.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.854.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.855.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.855.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.856.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.856.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.857.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.857.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.858.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.858.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.859.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.859.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.860.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.860.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.861.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.861.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.862.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.862.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.863.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.863.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.864.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.864.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'systolic_array_k_768(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.687.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'systolic_array_k_768(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.687.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'gemm_systolic_array_ds1(float (*) [768], float (*) [768], float (*) [3072]) (.1210.1211.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'gemm_systolic_array_ds1(float (*) [768], float (*) [768], float (*) [3072]) (.1210.1211.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.543.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.543.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.544.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.544.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.545.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.545.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.546.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.546.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.547.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.547.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.548.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.548.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.549.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.549.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.550.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.550.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.551.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.551.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.552.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.552.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.553.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.553.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.554.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.554.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.555.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.555.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.556.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.556.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.557.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.557.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.558.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.558.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.559.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.559.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.560.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.560.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.561.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.561.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.562.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.562.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.563.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.563.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.564.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.564.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.565.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.565.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.566.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.566.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.567.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.567.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.568.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.568.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.569.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.569.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.570.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.570.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.571.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.571.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.572.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.572.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.573.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.573.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.574.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.574.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.575.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.575.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.576.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.576.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.577.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.577.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.578.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.578.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.579.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.579.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.580.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.580.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.581.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.581.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.582.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.582.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.583.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.583.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.584.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.584.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.585.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.585.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.586.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.586.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.587.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.587.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.588.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.588.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.589.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.589.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.590.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.590.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.591.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.591.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.592.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.592.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.593.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.593.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.594.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.594.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.595.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.595.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.596.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.596.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.597.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.597.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.598.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.598.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.599.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.599.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.600.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.600.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.601.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.601.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.602.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.602.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.603.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.603.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.604.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.604.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.605.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.605.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.606.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.606.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.607.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.607.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.608.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.608.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.609.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.609.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.610.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.610.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.611.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.611.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.612.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.612.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.613.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.613.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.614.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.614.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.615.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.615.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.616.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.616.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.617.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.617.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.618.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.618.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.619.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.619.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.620.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.620.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.621.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.621.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.622.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.622.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.623.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.623.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.624.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.624.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.625.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.625.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.626.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.626.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.627.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.627.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.628.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.628.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.629.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.629.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.630.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.630.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.631.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.631.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.632.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.632.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.633.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.633.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.634.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.634.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.635.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.635.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.636.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.636.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.637.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.637.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.638.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.638.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.639.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.639.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.640.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.640.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.641.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.641.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.642.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.642.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.643.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.643.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.644.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.644.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.645.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.645.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.646.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.646.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.647.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.647.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.648.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.648.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.649.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.649.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.650.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.650.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.651.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.651.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.652.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.652.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.653.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.653.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.654.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.654.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.655.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.655.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.656.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.656.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.657.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.657.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.658.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.658.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.659.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.659.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.660.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.660.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.661.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.661.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.662.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.662.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.663.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.663.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.664.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.664.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.665.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.665.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.666.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.666.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.667.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.667.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.668.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.668.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.669.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.669.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.670.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.670.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.671.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.671.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.672.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.672.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.673.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.673.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.674.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.674.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.675.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.675.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.676.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.676.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.677.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.677.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.678.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.678.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.679.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.679.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.680.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.680.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.681.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.681.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.682.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.682.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.683.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.683.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.684.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.684.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.685.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.685.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.686.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.686.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'systolic_array_k_3072(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'systolic_array_k_3072(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'gemm_systolic_array_ds2(float (*) [3072], float (*) [3072], float (*) [768]) (.1212.1213.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'gemm_systolic_array_ds2(float (*) [3072], float (*) [3072], float (*) [768]) (.1212.1213.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 82.73 seconds. CPU system time: 8.61 seconds. Elapsed time: 103.91 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 74.09 seconds. CPU system time: 0.35 seconds. Elapsed time: 74.72 seconds; current allocated memory: 856.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 111.82 seconds. CPU system time: 0.75 seconds. Elapsed time: 112.94 seconds; current allocated memory: 1.102 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (bert_layer.cpp:41) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (bert_layer.cpp:68) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_2' (bert_layer.cpp:107) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_1' (bert_layer.cpp:219) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_2' (bert_layer.cpp:223) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_1' (bert_layer.cpp:219) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_2' (bert_layer.cpp:223) in function 'Layer_norm' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:33) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:51) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:61) to a process function for dataflow in function 'systolic_array_k_768'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:135) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:153) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:163) to a process function for dataflow in function 'systolic_array_k_64'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:186) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:204) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:214) to a process function for dataflow in function 'systolic_array_k_12'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:33) to a process function for dataflow in function 'systolic_array_k_768.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:51) to a process function for dataflow in function 'systolic_array_k_768.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:61) to a process function for dataflow in function 'systolic_array_k_768.2'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:33) to a process function for dataflow in function 'systolic_array_k_768.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:51) to a process function for dataflow in function 'systolic_array_k_768.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:61) to a process function for dataflow in function 'systolic_array_k_768.3'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_proc' (systolic_array.cpp:84) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:102) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:112) to a process function for dataflow in function 'systolic_array_k_3072'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:73)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:86)  to a process function for dataflow in function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_66_1 (gemm_systolic_array.cpp:71)  of function 'gemm_systolic_array_attn'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:118)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:131)  to a process function for dataflow in function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_111_1 (gemm_systolic_array.cpp:116)  of function 'gemm_systolic_array_cont'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:163)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:177)  to a process function for dataflow in function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_156_1 (gemm_systolic_array.cpp:161)  of function 'gemm_systolic_array_ds0'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:209)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:222)  to a process function for dataflow in function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_202_1 (gemm_systolic_array.cpp:207)  of function 'gemm_systolic_array_ds1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:254)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:267)  to a process function for dataflow in function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_247_1 (gemm_systolic_array.cpp:252)  of function 'gemm_systolic_array_ds2'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:26)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Changing loop 'store_block_C' (gemm_systolic_array.cpp:41)  to a process function for dataflow in function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_20_1 (gemm_systolic_array.cpp:25)  of function 'gemm_systolic_array_qkv'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768' (systolic_array.cpp:23:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768_Loop_data_load_proc15'
	 'PE'
	 'PE.4'
	 'PE.5'
	 'PE.6'
	 'PE.7'
	 'PE.8'
	 'PE.9'
	 'PE.10'
	 'PE.11'
	 'PE.12'
	 'PE.13'
	 'PE.14'
	 'PE.15'
	 'PE.16'
	 'PE.17'
	 'PE.18'
	 'PE.19'
	 'PE.20'
	 'PE.21'
	 'PE.22'
	 'PE.23'
	 'PE.24'
	 'PE.25'
	 'PE.26'
	 'PE.27'
	 'PE.28'
	 'PE.29'
	 'PE.30'
	 'PE.31'
	 'PE.32'
	 'PE.33'
	 'PE.34'
	 'PE.35'
	 'PE.36'
	 'PE.37'
	 'PE.38'
	 'PE.39'
	 'PE.40'
	 'PE.41'
	 'PE.42'
	 'PE.43'
	 'PE.44'
	 'PE.45'
	 'PE.46'
	 'PE.47'
	 'PE.48'
	 'PE.49'
	 'PE.50'
	 'PE.51'
	 'PE.52'
	 'PE.53'
	 'PE.54'
	 'PE.55'
	 'PE.56'
	 'PE.57'
	 'PE.58'
	 'PE.59'
	 'PE.60'
	 'PE.61'
	 'PE.62'
	 'PE.63'
	 'PE.64'
	 'PE.65'
	 'PE.66'
	 'PE.67'
	 'PE.68'
	 'PE.69'
	 'PE.70'
	 'PE.71'
	 'PE.72'
	 'PE.73'
	 'PE.74'
	 'PE.75'
	 'PE.76'
	 'PE.77'
	 'PE.78'
	 'PE.79'
	 'PE.80'
	 'PE.81'
	 'PE.82'
	 'PE.83'
	 'PE.84'
	 'PE.85'
	 'PE.86'
	 'PE.87'
	 'PE.88'
	 'PE.89'
	 'PE.90'
	 'PE.91'
	 'PE.92'
	 'PE.93'
	 'PE.94'
	 'PE.95'
	 'PE.96'
	 'PE.97'
	 'PE.98'
	 'PE.99'
	 'PE.100'
	 'PE.101'
	 'PE.102'
	 'PE.103'
	 'PE.104'
	 'PE.105'
	 'PE.106'
	 'PE.107'
	 'PE.108'
	 'PE.109'
	 'PE.110'
	 'PE.111'
	 'PE.112'
	 'PE.113'
	 'PE.114'
	 'PE.115'
	 'PE.116'
	 'PE.117'
	 'PE.118'
	 'PE.119'
	 'PE.120'
	 'PE.121'
	 'PE.122'
	 'PE.123'
	 'PE.124'
	 'PE.125'
	 'PE.126'
	 'PE.127'
	 'PE.128'
	 'PE.129'
	 'PE.130'
	 'PE.131'
	 'PE.132'
	 'PE.133'
	 'PE.134'
	 'PE.135'
	 'PE.136'
	 'PE.137'
	 'PE.138'
	 'PE.139'
	 'PE.140'
	 'PE.141'
	 'PE.142'
	 'PE.143'
	 'PE.144'
	 'PE.145'
	 'PE.146'
	 'systolic_array_k_768_Loop_data_drain_AB_proc16'
	 'systolic_array_k_768_Block_for.end114_proc'
	 'systolic_array_k_768_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_20_1' (gemm_systolic_array.cpp:12:4), detected/extracted 3 process function(s): 
	 'init_block_AB_proc35'
	 'systolic_array_k_768'
	 'store_block_C_proc36'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_64' (systolic_array.cpp:125:1), detected/extracted 20 process function(s): 
	 'systolic_array_k_64_Loop_data_load_proc17'
	 'PE.579'
	 'PE.580'
	 'PE.581'
	 'PE.582'
	 'PE.583'
	 'PE.584'
	 'PE.585'
	 'PE.586'
	 'PE.587'
	 'PE.588'
	 'PE.589'
	 'PE.590'
	 'PE.591'
	 'PE.592'
	 'PE.593'
	 'PE.594'
	 'systolic_array_k_64_Loop_data_drain_AB_proc18'
	 'systolic_array_k_64_Block_for.end114_proc'
	 'systolic_array_k_64_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_66_1' (gemm_systolic_array.cpp:58:4), detected/extracted 3 process function(s): 
	 'init_block_AB_proc'
	 'systolic_array_k_64'
	 'store_block_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_12' (systolic_array.cpp:176:1), detected/extracted 20 process function(s): 
	 'systolic_array_k_12_Loop_data_load_proc19'
	 'PE.595'
	 'PE.596'
	 'PE.597'
	 'PE.598'
	 'PE.599'
	 'PE.600'
	 'PE.601'
	 'PE.602'
	 'PE.603'
	 'PE.604'
	 'PE.605'
	 'PE.606'
	 'PE.607'
	 'PE.608'
	 'PE.609'
	 'PE.610'
	 'systolic_array_k_12_Loop_data_drain_AB_proc20'
	 'systolic_array_k_12_Block_for.end114_proc'
	 'systolic_array_k_12_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_111_1' (gemm_systolic_array.cpp:103:4), detected/extracted 3 process function(s): 
	 'init_block_AB_proc27'
	 'systolic_array_k_12'
	 'store_block_C_proc28'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.2' (systolic_array.cpp:23:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768.2_Loop_data_load_proc21'
	 'PE.147'
	 'PE.148'
	 'PE.149'
	 'PE.150'
	 'PE.151'
	 'PE.152'
	 'PE.153'
	 'PE.154'
	 'PE.155'
	 'PE.156'
	 'PE.157'
	 'PE.158'
	 'PE.159'
	 'PE.160'
	 'PE.161'
	 'PE.162'
	 'PE.163'
	 'PE.164'
	 'PE.165'
	 'PE.166'
	 'PE.167'
	 'PE.168'
	 'PE.169'
	 'PE.170'
	 'PE.171'
	 'PE.172'
	 'PE.173'
	 'PE.174'
	 'PE.175'
	 'PE.176'
	 'PE.177'
	 'PE.178'
	 'PE.179'
	 'PE.180'
	 'PE.181'
	 'PE.182'
	 'PE.183'
	 'PE.184'
	 'PE.185'
	 'PE.186'
	 'PE.187'
	 'PE.188'
	 'PE.189'
	 'PE.190'
	 'PE.191'
	 'PE.192'
	 'PE.193'
	 'PE.194'
	 'PE.195'
	 'PE.196'
	 'PE.197'
	 'PE.198'
	 'PE.199'
	 'PE.200'
	 'PE.201'
	 'PE.202'
	 'PE.203'
	 'PE.204'
	 'PE.205'
	 'PE.206'
	 'PE.207'
	 'PE.208'
	 'PE.209'
	 'PE.210'
	 'PE.211'
	 'PE.212'
	 'PE.213'
	 'PE.214'
	 'PE.215'
	 'PE.216'
	 'PE.217'
	 'PE.218'
	 'PE.219'
	 'PE.220'
	 'PE.221'
	 'PE.222'
	 'PE.223'
	 'PE.224'
	 'PE.225'
	 'PE.226'
	 'PE.227'
	 'PE.228'
	 'PE.229'
	 'PE.230'
	 'PE.231'
	 'PE.232'
	 'PE.233'
	 'PE.234'
	 'PE.235'
	 'PE.236'
	 'PE.237'
	 'PE.238'
	 'PE.239'
	 'PE.240'
	 'PE.241'
	 'PE.242'
	 'PE.243'
	 'PE.244'
	 'PE.245'
	 'PE.246'
	 'PE.247'
	 'PE.248'
	 'PE.249'
	 'PE.250'
	 'PE.251'
	 'PE.252'
	 'PE.253'
	 'PE.254'
	 'PE.255'
	 'PE.256'
	 'PE.257'
	 'PE.258'
	 'PE.259'
	 'PE.260'
	 'PE.261'
	 'PE.262'
	 'PE.263'
	 'PE.264'
	 'PE.265'
	 'PE.266'
	 'PE.267'
	 'PE.268'
	 'PE.269'
	 'PE.270'
	 'PE.271'
	 'PE.272'
	 'PE.273'
	 'PE.274'
	 'PE.275'
	 'PE.276'
	 'PE.277'
	 'PE.278'
	 'PE.279'
	 'PE.280'
	 'PE.281'
	 'PE.282'
	 'PE.283'
	 'PE.284'
	 'PE.285'
	 'PE.286'
	 'PE.287'
	 'PE.288'
	 'PE.289'
	 'PE.290'
	 'systolic_array_k_768.2_Loop_data_drain_AB_proc22'
	 'systolic_array_k_768.2_Block_for.end114_proc'
	 'systolic_array_k_768.2_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_156_1' (gemm_systolic_array.cpp:148:4), detected/extracted 3 process function(s): 
	 'init_block_AB_proc29'
	 'systolic_array_k_768.2'
	 'store_block_C_proc30'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.3' (systolic_array.cpp:23:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_768.3_Loop_data_load_proc23'
	 'PE.291'
	 'PE.292'
	 'PE.293'
	 'PE.294'
	 'PE.295'
	 'PE.296'
	 'PE.297'
	 'PE.298'
	 'PE.299'
	 'PE.300'
	 'PE.301'
	 'PE.302'
	 'PE.303'
	 'PE.304'
	 'PE.305'
	 'PE.306'
	 'PE.307'
	 'PE.308'
	 'PE.309'
	 'PE.310'
	 'PE.311'
	 'PE.312'
	 'PE.313'
	 'PE.314'
	 'PE.315'
	 'PE.316'
	 'PE.317'
	 'PE.318'
	 'PE.319'
	 'PE.320'
	 'PE.321'
	 'PE.322'
	 'PE.323'
	 'PE.324'
	 'PE.325'
	 'PE.326'
	 'PE.327'
	 'PE.328'
	 'PE.329'
	 'PE.330'
	 'PE.331'
	 'PE.332'
	 'PE.333'
	 'PE.334'
	 'PE.335'
	 'PE.336'
	 'PE.337'
	 'PE.338'
	 'PE.339'
	 'PE.340'
	 'PE.341'
	 'PE.342'
	 'PE.343'
	 'PE.344'
	 'PE.345'
	 'PE.346'
	 'PE.347'
	 'PE.348'
	 'PE.349'
	 'PE.350'
	 'PE.351'
	 'PE.352'
	 'PE.353'
	 'PE.354'
	 'PE.355'
	 'PE.356'
	 'PE.357'
	 'PE.358'
	 'PE.359'
	 'PE.360'
	 'PE.361'
	 'PE.362'
	 'PE.363'
	 'PE.364'
	 'PE.365'
	 'PE.366'
	 'PE.367'
	 'PE.368'
	 'PE.369'
	 'PE.370'
	 'PE.371'
	 'PE.372'
	 'PE.373'
	 'PE.374'
	 'PE.375'
	 'PE.376'
	 'PE.377'
	 'PE.378'
	 'PE.379'
	 'PE.380'
	 'PE.381'
	 'PE.382'
	 'PE.383'
	 'PE.384'
	 'PE.385'
	 'PE.386'
	 'PE.387'
	 'PE.388'
	 'PE.389'
	 'PE.390'
	 'PE.391'
	 'PE.392'
	 'PE.393'
	 'PE.394'
	 'PE.395'
	 'PE.396'
	 'PE.397'
	 'PE.398'
	 'PE.399'
	 'PE.400'
	 'PE.401'
	 'PE.402'
	 'PE.403'
	 'PE.404'
	 'PE.405'
	 'PE.406'
	 'PE.407'
	 'PE.408'
	 'PE.409'
	 'PE.410'
	 'PE.411'
	 'PE.412'
	 'PE.413'
	 'PE.414'
	 'PE.415'
	 'PE.416'
	 'PE.417'
	 'PE.418'
	 'PE.419'
	 'PE.420'
	 'PE.421'
	 'PE.422'
	 'PE.423'
	 'PE.424'
	 'PE.425'
	 'PE.426'
	 'PE.427'
	 'PE.428'
	 'PE.429'
	 'PE.430'
	 'PE.431'
	 'PE.432'
	 'PE.433'
	 'PE.434'
	 'systolic_array_k_768.3_Loop_data_drain_AB_proc24'
	 'systolic_array_k_768.3_Block_for.end114_proc'
	 'systolic_array_k_768.3_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_202_1' (gemm_systolic_array.cpp:194:4), detected/extracted 3 process function(s): 
	 'init_block_AB_proc31'
	 'systolic_array_k_768.3'
	 'store_block_C_proc32'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_3072' (systolic_array.cpp:74:2), detected/extracted 148 process function(s): 
	 'systolic_array_k_3072_Loop_data_load_proc25'
	 'PE.435'
	 'PE.436'
	 'PE.437'
	 'PE.438'
	 'PE.439'
	 'PE.440'
	 'PE.441'
	 'PE.442'
	 'PE.443'
	 'PE.444'
	 'PE.445'
	 'PE.446'
	 'PE.447'
	 'PE.448'
	 'PE.449'
	 'PE.450'
	 'PE.451'
	 'PE.452'
	 'PE.453'
	 'PE.454'
	 'PE.455'
	 'PE.456'
	 'PE.457'
	 'PE.458'
	 'PE.459'
	 'PE.460'
	 'PE.461'
	 'PE.462'
	 'PE.463'
	 'PE.464'
	 'PE.465'
	 'PE.466'
	 'PE.467'
	 'PE.468'
	 'PE.469'
	 'PE.470'
	 'PE.471'
	 'PE.472'
	 'PE.473'
	 'PE.474'
	 'PE.475'
	 'PE.476'
	 'PE.477'
	 'PE.478'
	 'PE.479'
	 'PE.480'
	 'PE.481'
	 'PE.482'
	 'PE.483'
	 'PE.484'
	 'PE.485'
	 'PE.486'
	 'PE.487'
	 'PE.488'
	 'PE.489'
	 'PE.490'
	 'PE.491'
	 'PE.492'
	 'PE.493'
	 'PE.494'
	 'PE.495'
	 'PE.496'
	 'PE.497'
	 'PE.498'
	 'PE.499'
	 'PE.500'
	 'PE.501'
	 'PE.502'
	 'PE.503'
	 'PE.504'
	 'PE.505'
	 'PE.506'
	 'PE.507'
	 'PE.508'
	 'PE.509'
	 'PE.510'
	 'PE.511'
	 'PE.512'
	 'PE.513'
	 'PE.514'
	 'PE.515'
	 'PE.516'
	 'PE.517'
	 'PE.518'
	 'PE.519'
	 'PE.520'
	 'PE.521'
	 'PE.522'
	 'PE.523'
	 'PE.524'
	 'PE.525'
	 'PE.526'
	 'PE.527'
	 'PE.528'
	 'PE.529'
	 'PE.530'
	 'PE.531'
	 'PE.532'
	 'PE.533'
	 'PE.534'
	 'PE.535'
	 'PE.536'
	 'PE.537'
	 'PE.538'
	 'PE.539'
	 'PE.540'
	 'PE.541'
	 'PE.542'
	 'PE.543'
	 'PE.544'
	 'PE.545'
	 'PE.546'
	 'PE.547'
	 'PE.548'
	 'PE.549'
	 'PE.550'
	 'PE.551'
	 'PE.552'
	 'PE.553'
	 'PE.554'
	 'PE.555'
	 'PE.556'
	 'PE.557'
	 'PE.558'
	 'PE.559'
	 'PE.560'
	 'PE.561'
	 'PE.562'
	 'PE.563'
	 'PE.564'
	 'PE.565'
	 'PE.566'
	 'PE.567'
	 'PE.568'
	 'PE.569'
	 'PE.570'
	 'PE.571'
	 'PE.572'
	 'PE.573'
	 'PE.574'
	 'PE.575'
	 'PE.576'
	 'PE.577'
	 'PE.578'
	 'systolic_array_k_3072_Loop_data_drain_AB_proc26'
	 'systolic_array_k_3072_Block_for.end114_proc'
	 'systolic_array_k_3072_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_247_1' (gemm_systolic_array.cpp:239:4), detected/extracted 3 process function(s): 
	 'init_block_AB_proc33'
	 'systolic_array_k_3072'
	 'store_block_C_proc34'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 142.05 seconds. CPU system time: 1.53 seconds. Elapsed time: 144.44 seconds; current allocated memory: 1.508 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (bert_layer.cpp:137:33) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (bert_layer.cpp:40:28) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i2' (bert_layer.cpp:48:23) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_exp_sum_i3' (bert_layer.cpp:71:26) in function 'Self_attention' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i4' (bert_layer.cpp:83:25) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_1' (bert_layer.cpp:106:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (bert_layer.cpp:154:30) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (bert_layer.cpp:134:11) in function 'Self_attention' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_mean_var_i8' (bert_layer.cpp:227:27) in function 'Layer_norm.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i9' (bert_layer.cpp:252:23) in function 'Layer_norm.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_mean_var_i8' (bert_layer.cpp:227:27) in function 'Layer_norm' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i9' (bert_layer.cpp:252:23) in function 'Layer_norm' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (bert_layer.cpp:16:21) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (bert_layer.cpp:16:21) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (bert_layer.cpp:16:21) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i5' (bert_layer.cpp:177:22) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i7' (bert_layer.cpp:199:25) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (bert_layer.cpp:284:23) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i12' (bert_layer.cpp:305:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i13' (bert_layer.cpp:335:23) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i15' (bert_layer.cpp:357:26) in function 'Bert_layer'.
INFO: [HLS 200-472] Inferring partial write operation for 'C_0_0' (gemm_systolic_array.cpp:42:52)
INFO: [HLS 200-472] Inferring partial write operation for 'C_0_0' (gemm_systolic_array.cpp:268:52)
INFO: [HLS 200-472] Inferring partial write operation for 'C_0_0' (gemm_systolic_array.cpp:223:52)
INFO: [HLS 200-472] Inferring partial write operation for 'C_0_0' (gemm_systolic_array.cpp:178:52)
INFO: [HLS 200-472] Inferring partial write operation for 'C_0_0' (gemm_systolic_array.cpp:132:52)
INFO: [HLS 200-472] Inferring partial write operation for 'C_0_0' (gemm_systolic_array.cpp:87:52)
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (bert_layer.cpp:141:23)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (bert_layer.cpp:143:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (bert_layer.cpp:145:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v84' (bert_layer.cpp:42:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v84' (bert_layer.cpp:53:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (bert_layer.cpp:69:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v84' (bert_layer.cpp:76:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (bert_layer.cpp:78:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v85' (bert_layer.cpp:89:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v86' (bert_layer.cpp:108:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v74_0' (bert_layer.cpp:158:36)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (bert_layer.cpp:220:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (bert_layer.cpp:224:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (bert_layer.cpp:242:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (bert_layer.cpp:245:15)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (bert_layer.cpp:250:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v118_0' (bert_layer.cpp:266:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v227' (bert_layer.cpp:20:16)
INFO: [HLS 200-472] Inferring partial write operation for 'v231' (bert_layer.cpp:181:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v232' (bert_layer.cpp:205:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v234' (bert_layer.cpp:288:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v235' (bert_layer.cpp:317:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v236' (bert_layer.cpp:339:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v237' (bert_layer.cpp:363:22)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
WARNING: [HLS 200-1449] Process store_block_C_proc36 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_20_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process store_block_C_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_66_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process store_block_C_proc28 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_111_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_parent_loop_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process store_block_C_proc30 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_156_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process store_block_C_proc32 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_202_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process store_block_C_proc34 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_247_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 73.55 seconds. CPU system time: 2.08 seconds. Elapsed time: 76.28 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'PE.4' to 'PE_4'.
WARNING: [SYN 201-103] Legalizing function name 'PE.5' to 'PE_5'.
WARNING: [SYN 201-103] Legalizing function name 'PE.6' to 'PE_6'.
WARNING: [SYN 201-103] Legalizing function name 'PE.7' to 'PE_7'.
WARNING: [SYN 201-103] Legalizing function name 'PE.8' to 'PE_8'.
WARNING: [SYN 201-103] Legalizing function name 'PE.9' to 'PE_9'.
WARNING: [SYN 201-103] Legalizing function name 'PE.10' to 'PE_10'.
WARNING: [SYN 201-103] Legalizing function name 'PE.11' to 'PE_11'.
WARNING: [SYN 201-103] Legalizing function name 'PE.12' to 'PE_12'.
WARNING: [SYN 201-103] Legalizing function name 'PE.13' to 'PE_13'.
WARNING: [SYN 201-103] Legalizing function name 'PE.14' to 'PE_14'.
WARNING: [SYN 201-103] Legalizing function name 'PE.15' to 'PE_15'.
WARNING: [SYN 201-103] Legalizing function name 'PE.16' to 'PE_16'.
WARNING: [SYN 201-103] Legalizing function name 'PE.17' to 'PE_17'.
WARNING: [SYN 201-103] Legalizing function name 'PE.18' to 'PE_18'.
WARNING: [SYN 201-103] Legalizing function name 'PE.19' to 'PE_19'.
WARNING: [SYN 201-103] Legalizing function name 'PE.20' to 'PE_20'.
WARNING: [SYN 201-103] Legalizing function name 'PE.21' to 'PE_21'.
WARNING: [SYN 201-103] Legalizing function name 'PE.22' to 'PE_22'.
WARNING: [SYN 201-103] Legalizing function name 'PE.23' to 'PE_23'.
WARNING: [SYN 201-103] Legalizing function name 'PE.24' to 'PE_24'.
WARNING: [SYN 201-103] Legalizing function name 'PE.25' to 'PE_25'.
WARNING: [SYN 201-103] Legalizing function name 'PE.26' to 'PE_26'.
WARNING: [SYN 201-103] Legalizing function name 'PE.27' to 'PE_27'.
WARNING: [SYN 201-103] Legalizing function name 'PE.28' to 'PE_28'.
WARNING: [SYN 201-103] Legalizing function name 'PE.29' to 'PE_29'.
WARNING: [SYN 201-103] Legalizing function name 'PE.30' to 'PE_30'.
WARNING: [SYN 201-103] Legalizing function name 'PE.31' to 'PE_31'.
WARNING: [SYN 201-103] Legalizing function name 'PE.32' to 'PE_32'.
WARNING: [SYN 201-103] Legalizing function name 'PE.33' to 'PE_33'.
WARNING: [SYN 201-103] Legalizing function name 'PE.34' to 'PE_34'.
WARNING: [SYN 201-103] Legalizing function name 'PE.35' to 'PE_35'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36' to 'PE_36'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37' to 'PE_37'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38' to 'PE_38'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39' to 'PE_39'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40' to 'PE_40'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41' to 'PE_41'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42' to 'PE_42'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43' to 'PE_43'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44' to 'PE_44'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45' to 'PE_45'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46' to 'PE_46'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47' to 'PE_47'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48' to 'PE_48'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49' to 'PE_49'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50' to 'PE_50'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51' to 'PE_51'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52' to 'PE_52'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53' to 'PE_53'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54' to 'PE_54'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55' to 'PE_55'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56' to 'PE_56'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57' to 'PE_57'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58' to 'PE_58'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59' to 'PE_59'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60' to 'PE_60'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61' to 'PE_61'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62' to 'PE_62'.
WARNING: [SYN 201-103] Legalizing function name 'PE.63' to 'PE_63'.
WARNING: [SYN 201-103] Legalizing function name 'PE.64' to 'PE_64'.
WARNING: [SYN 201-103] Legalizing function name 'PE.65' to 'PE_65'.
WARNING: [SYN 201-103] Legalizing function name 'PE.66' to 'PE_66'.
WARNING: [SYN 201-103] Legalizing function name 'PE.67' to 'PE_67'.
WARNING: [SYN 201-103] Legalizing function name 'PE.68' to 'PE_68'.
WARNING: [SYN 201-103] Legalizing function name 'PE.69' to 'PE_69'.
WARNING: [SYN 201-103] Legalizing function name 'PE.70' to 'PE_70'.
WARNING: [SYN 201-103] Legalizing function name 'PE.71' to 'PE_71'.
WARNING: [SYN 201-103] Legalizing function name 'PE.72' to 'PE_72'.
WARNING: [SYN 201-103] Legalizing function name 'PE.73' to 'PE_73'.
WARNING: [SYN 201-103] Legalizing function name 'PE.74' to 'PE_74'.
WARNING: [SYN 201-103] Legalizing function name 'PE.75' to 'PE_75'.
WARNING: [SYN 201-103] Legalizing function name 'PE.76' to 'PE_76'.
WARNING: [SYN 201-103] Legalizing function name 'PE.77' to 'PE_77'.
WARNING: [SYN 201-103] Legalizing function name 'PE.78' to 'PE_78'.
WARNING: [SYN 201-103] Legalizing function name 'PE.79' to 'PE_79'.
WARNING: [SYN 201-103] Legalizing function name 'PE.80' to 'PE_80'.
WARNING: [SYN 201-103] Legalizing function name 'PE.81' to 'PE_81'.
WARNING: [SYN 201-103] Legalizing function name 'PE.82' to 'PE_82'.
WARNING: [SYN 201-103] Legalizing function name 'PE.83' to 'PE_83'.
WARNING: [SYN 201-103] Legalizing function name 'PE.84' to 'PE_84'.
WARNING: [SYN 201-103] Legalizing function name 'PE.85' to 'PE_85'.
WARNING: [SYN 201-103] Legalizing function name 'PE.86' to 'PE_86'.
WARNING: [SYN 201-103] Legalizing function name 'PE.87' to 'PE_87'.
WARNING: [SYN 201-103] Legalizing function name 'PE.88' to 'PE_88'.
WARNING: [SYN 201-103] Legalizing function name 'PE.89' to 'PE_89'.
WARNING: [SYN 201-103] Legalizing function name 'PE.90' to 'PE_90'.
WARNING: [SYN 201-103] Legalizing function name 'PE.91' to 'PE_91'.
WARNING: [SYN 201-103] Legalizing function name 'PE.92' to 'PE_92'.
WARNING: [SYN 201-103] Legalizing function name 'PE.93' to 'PE_93'.
WARNING: [SYN 201-103] Legalizing function name 'PE.94' to 'PE_94'.
WARNING: [SYN 201-103] Legalizing function name 'PE.95' to 'PE_95'.
WARNING: [SYN 201-103] Legalizing function name 'PE.96' to 'PE_96'.
WARNING: [SYN 201-103] Legalizing function name 'PE.97' to 'PE_97'.
WARNING: [SYN 201-103] Legalizing function name 'PE.98' to 'PE_98'.
WARNING: [SYN 201-103] Legalizing function name 'PE.99' to 'PE_99'.
WARNING: [SYN 201-103] Legalizing function name 'PE.100' to 'PE_100'.
WARNING: [SYN 201-103] Legalizing function name 'PE.101' to 'PE_101'.
WARNING: [SYN 201-103] Legalizing function name 'PE.102' to 'PE_102'.
WARNING: [SYN 201-103] Legalizing function name 'PE.103' to 'PE_103'.
WARNING: [SYN 201-103] Legalizing function name 'PE.104' to 'PE_104'.
WARNING: [SYN 201-103] Legalizing function name 'PE.105' to 'PE_105'.
WARNING: [SYN 201-103] Legalizing function name 'PE.106' to 'PE_106'.
WARNING: [SYN 201-103] Legalizing function name 'PE.107' to 'PE_107'.
WARNING: [SYN 201-103] Legalizing function name 'PE.108' to 'PE_108'.
WARNING: [SYN 201-103] Legalizing function name 'PE.109' to 'PE_109'.
WARNING: [SYN 201-103] Legalizing function name 'PE.110' to 'PE_110'.
WARNING: [SYN 201-103] Legalizing function name 'PE.111' to 'PE_111'.
WARNING: [SYN 201-103] Legalizing function name 'PE.112' to 'PE_112'.
WARNING: [SYN 201-103] Legalizing function name 'PE.113' to 'PE_113'.
WARNING: [SYN 201-103] Legalizing function name 'PE.114' to 'PE_114'.
WARNING: [SYN 201-103] Legalizing function name 'PE.115' to 'PE_115'.
WARNING: [SYN 201-103] Legalizing function name 'PE.116' to 'PE_116'.
WARNING: [SYN 201-103] Legalizing function name 'PE.117' to 'PE_117'.
WARNING: [SYN 201-103] Legalizing function name 'PE.118' to 'PE_118'.
WARNING: [SYN 201-103] Legalizing function name 'PE.119' to 'PE_119'.
WARNING: [SYN 201-103] Legalizing function name 'PE.120' to 'PE_120'.
WARNING: [SYN 201-103] Legalizing function name 'PE.121' to 'PE_121'.
WARNING: [SYN 201-103] Legalizing function name 'PE.122' to 'PE_122'.
WARNING: [SYN 201-103] Legalizing function name 'PE.123' to 'PE_123'.
WARNING: [SYN 201-103] Legalizing function name 'PE.124' to 'PE_124'.
WARNING: [SYN 201-103] Legalizing function name 'PE.125' to 'PE_125'.
WARNING: [SYN 201-103] Legalizing function name 'PE.126' to 'PE_126'.
WARNING: [SYN 201-103] Legalizing function name 'PE.127' to 'PE_127'.
WARNING: [SYN 201-103] Legalizing function name 'PE.128' to 'PE_128'.
WARNING: [SYN 201-103] Legalizing function name 'PE.129' to 'PE_129'.
WARNING: [SYN 201-103] Legalizing function name 'PE.130' to 'PE_130'.
WARNING: [SYN 201-103] Legalizing function name 'PE.131' to 'PE_131'.
WARNING: [SYN 201-103] Legalizing function name 'PE.132' to 'PE_132'.
WARNING: [SYN 201-103] Legalizing function name 'PE.133' to 'PE_133'.
WARNING: [SYN 201-103] Legalizing function name 'PE.134' to 'PE_134'.
WARNING: [SYN 201-103] Legalizing function name 'PE.135' to 'PE_135'.
WARNING: [SYN 201-103] Legalizing function name 'PE.136' to 'PE_136'.
WARNING: [SYN 201-103] Legalizing function name 'PE.137' to 'PE_137'.
WARNING: [SYN 201-103] Legalizing function name 'PE.138' to 'PE_138'.
WARNING: [SYN 201-103] Legalizing function name 'PE.139' to 'PE_139'.
WARNING: [SYN 201-103] Legalizing function name 'PE.140' to 'PE_140'.
WARNING: [SYN 201-103] Legalizing function name 'PE.141' to 'PE_141'.
WARNING: [SYN 201-103] Legalizing function name 'PE.142' to 'PE_142'.
WARNING: [SYN 201-103] Legalizing function name 'PE.143' to 'PE_143'.
WARNING: [SYN 201-103] Legalizing function name 'PE.144' to 'PE_144'.
WARNING: [SYN 201-103] Legalizing function name 'PE.145' to 'PE_145'.
WARNING: [SYN 201-103] Legalizing function name 'PE.146' to 'PE_146'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768_Block_for.end114_proc' to 'systolic_array_k_768_Block_for_end114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'PE.579' to 'PE_579'.
WARNING: [SYN 201-103] Legalizing function name 'PE.580' to 'PE_580'.
WARNING: [SYN 201-103] Legalizing function name 'PE.581' to 'PE_581'.
WARNING: [SYN 201-103] Legalizing function name 'PE.582' to 'PE_582'.
WARNING: [SYN 201-103] Legalizing function name 'PE.583' to 'PE_583'.
WARNING: [SYN 201-103] Legalizing function name 'PE.584' to 'PE_584'.
WARNING: [SYN 201-103] Legalizing function name 'PE.585' to 'PE_585'.
WARNING: [SYN 201-103] Legalizing function name 'PE.586' to 'PE_586'.
WARNING: [SYN 201-103] Legalizing function name 'PE.587' to 'PE_587'.
WARNING: [SYN 201-103] Legalizing function name 'PE.588' to 'PE_588'.
WARNING: [SYN 201-103] Legalizing function name 'PE.589' to 'PE_589'.
WARNING: [SYN 201-103] Legalizing function name 'PE.590' to 'PE_590'.
WARNING: [SYN 201-103] Legalizing function name 'PE.591' to 'PE_591'.
WARNING: [SYN 201-103] Legalizing function name 'PE.592' to 'PE_592'.
WARNING: [SYN 201-103] Legalizing function name 'PE.593' to 'PE_593'.
WARNING: [SYN 201-103] Legalizing function name 'PE.594' to 'PE_594'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64_Block_for.end114_proc' to 'systolic_array_k_64_Block_for_end114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'PE.595' to 'PE_595'.
WARNING: [SYN 201-103] Legalizing function name 'PE.596' to 'PE_596'.
WARNING: [SYN 201-103] Legalizing function name 'PE.597' to 'PE_597'.
WARNING: [SYN 201-103] Legalizing function name 'PE.598' to 'PE_598'.
WARNING: [SYN 201-103] Legalizing function name 'PE.599' to 'PE_599'.
WARNING: [SYN 201-103] Legalizing function name 'PE.600' to 'PE_600'.
WARNING: [SYN 201-103] Legalizing function name 'PE.601' to 'PE_601'.
WARNING: [SYN 201-103] Legalizing function name 'PE.602' to 'PE_602'.
WARNING: [SYN 201-103] Legalizing function name 'PE.603' to 'PE_603'.
WARNING: [SYN 201-103] Legalizing function name 'PE.604' to 'PE_604'.
WARNING: [SYN 201-103] Legalizing function name 'PE.605' to 'PE_605'.
WARNING: [SYN 201-103] Legalizing function name 'PE.606' to 'PE_606'.
WARNING: [SYN 201-103] Legalizing function name 'PE.607' to 'PE_607'.
WARNING: [SYN 201-103] Legalizing function name 'PE.608' to 'PE_608'.
WARNING: [SYN 201-103] Legalizing function name 'PE.609' to 'PE_609'.
WARNING: [SYN 201-103] Legalizing function name 'PE.610' to 'PE_610'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_12_Block_for.end114_proc' to 'systolic_array_k_12_Block_for_end114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2_Loop_data_load_proc21' to 'systolic_array_k_768_2_Loop_data_load_proc21'.
WARNING: [SYN 201-103] Legalizing function name 'PE.147' to 'PE_147'.
WARNING: [SYN 201-103] Legalizing function name 'PE.148' to 'PE_148'.
WARNING: [SYN 201-103] Legalizing function name 'PE.149' to 'PE_149'.
WARNING: [SYN 201-103] Legalizing function name 'PE.150' to 'PE_150'.
WARNING: [SYN 201-103] Legalizing function name 'PE.151' to 'PE_151'.
WARNING: [SYN 201-103] Legalizing function name 'PE.152' to 'PE_152'.
WARNING: [SYN 201-103] Legalizing function name 'PE.153' to 'PE_153'.
WARNING: [SYN 201-103] Legalizing function name 'PE.154' to 'PE_154'.
WARNING: [SYN 201-103] Legalizing function name 'PE.155' to 'PE_155'.
WARNING: [SYN 201-103] Legalizing function name 'PE.156' to 'PE_156'.
WARNING: [SYN 201-103] Legalizing function name 'PE.157' to 'PE_157'.
WARNING: [SYN 201-103] Legalizing function name 'PE.158' to 'PE_158'.
WARNING: [SYN 201-103] Legalizing function name 'PE.159' to 'PE_159'.
WARNING: [SYN 201-103] Legalizing function name 'PE.160' to 'PE_160'.
WARNING: [SYN 201-103] Legalizing function name 'PE.161' to 'PE_161'.
WARNING: [SYN 201-103] Legalizing function name 'PE.162' to 'PE_162'.
WARNING: [SYN 201-103] Legalizing function name 'PE.163' to 'PE_163'.
WARNING: [SYN 201-103] Legalizing function name 'PE.164' to 'PE_164'.
WARNING: [SYN 201-103] Legalizing function name 'PE.165' to 'PE_165'.
WARNING: [SYN 201-103] Legalizing function name 'PE.166' to 'PE_166'.
WARNING: [SYN 201-103] Legalizing function name 'PE.167' to 'PE_167'.
WARNING: [SYN 201-103] Legalizing function name 'PE.168' to 'PE_168'.
WARNING: [SYN 201-103] Legalizing function name 'PE.169' to 'PE_169'.
WARNING: [SYN 201-103] Legalizing function name 'PE.170' to 'PE_170'.
WARNING: [SYN 201-103] Legalizing function name 'PE.171' to 'PE_171'.
WARNING: [SYN 201-103] Legalizing function name 'PE.172' to 'PE_172'.
WARNING: [SYN 201-103] Legalizing function name 'PE.173' to 'PE_173'.
WARNING: [SYN 201-103] Legalizing function name 'PE.174' to 'PE_174'.
WARNING: [SYN 201-103] Legalizing function name 'PE.175' to 'PE_175'.
WARNING: [SYN 201-103] Legalizing function name 'PE.176' to 'PE_176'.
WARNING: [SYN 201-103] Legalizing function name 'PE.177' to 'PE_177'.
WARNING: [SYN 201-103] Legalizing function name 'PE.178' to 'PE_178'.
WARNING: [SYN 201-103] Legalizing function name 'PE.179' to 'PE_179'.
WARNING: [SYN 201-103] Legalizing function name 'PE.180' to 'PE_180'.
WARNING: [SYN 201-103] Legalizing function name 'PE.181' to 'PE_181'.
WARNING: [SYN 201-103] Legalizing function name 'PE.182' to 'PE_182'.
WARNING: [SYN 201-103] Legalizing function name 'PE.183' to 'PE_183'.
WARNING: [SYN 201-103] Legalizing function name 'PE.184' to 'PE_184'.
WARNING: [SYN 201-103] Legalizing function name 'PE.185' to 'PE_185'.
WARNING: [SYN 201-103] Legalizing function name 'PE.186' to 'PE_186'.
WARNING: [SYN 201-103] Legalizing function name 'PE.187' to 'PE_187'.
WARNING: [SYN 201-103] Legalizing function name 'PE.188' to 'PE_188'.
WARNING: [SYN 201-103] Legalizing function name 'PE.189' to 'PE_189'.
WARNING: [SYN 201-103] Legalizing function name 'PE.190' to 'PE_190'.
WARNING: [SYN 201-103] Legalizing function name 'PE.191' to 'PE_191'.
WARNING: [SYN 201-103] Legalizing function name 'PE.192' to 'PE_192'.
WARNING: [SYN 201-103] Legalizing function name 'PE.193' to 'PE_193'.
WARNING: [SYN 201-103] Legalizing function name 'PE.194' to 'PE_194'.
WARNING: [SYN 201-103] Legalizing function name 'PE.195' to 'PE_195'.
WARNING: [SYN 201-103] Legalizing function name 'PE.196' to 'PE_196'.
WARNING: [SYN 201-103] Legalizing function name 'PE.197' to 'PE_197'.
WARNING: [SYN 201-103] Legalizing function name 'PE.198' to 'PE_198'.
WARNING: [SYN 201-103] Legalizing function name 'PE.199' to 'PE_199'.
WARNING: [SYN 201-103] Legalizing function name 'PE.200' to 'PE_200'.
WARNING: [SYN 201-103] Legalizing function name 'PE.201' to 'PE_201'.
WARNING: [SYN 201-103] Legalizing function name 'PE.202' to 'PE_202'.
WARNING: [SYN 201-103] Legalizing function name 'PE.203' to 'PE_203'.
WARNING: [SYN 201-103] Legalizing function name 'PE.204' to 'PE_204'.
WARNING: [SYN 201-103] Legalizing function name 'PE.205' to 'PE_205'.
WARNING: [SYN 201-103] Legalizing function name 'PE.206' to 'PE_206'.
WARNING: [SYN 201-103] Legalizing function name 'PE.207' to 'PE_207'.
WARNING: [SYN 201-103] Legalizing function name 'PE.208' to 'PE_208'.
WARNING: [SYN 201-103] Legalizing function name 'PE.209' to 'PE_209'.
WARNING: [SYN 201-103] Legalizing function name 'PE.210' to 'PE_210'.
WARNING: [SYN 201-103] Legalizing function name 'PE.211' to 'PE_211'.
WARNING: [SYN 201-103] Legalizing function name 'PE.212' to 'PE_212'.
WARNING: [SYN 201-103] Legalizing function name 'PE.213' to 'PE_213'.
WARNING: [SYN 201-103] Legalizing function name 'PE.214' to 'PE_214'.
WARNING: [SYN 201-103] Legalizing function name 'PE.215' to 'PE_215'.
WARNING: [SYN 201-103] Legalizing function name 'PE.216' to 'PE_216'.
WARNING: [SYN 201-103] Legalizing function name 'PE.217' to 'PE_217'.
WARNING: [SYN 201-103] Legalizing function name 'PE.218' to 'PE_218'.
WARNING: [SYN 201-103] Legalizing function name 'PE.219' to 'PE_219'.
WARNING: [SYN 201-103] Legalizing function name 'PE.220' to 'PE_220'.
WARNING: [SYN 201-103] Legalizing function name 'PE.221' to 'PE_221'.
WARNING: [SYN 201-103] Legalizing function name 'PE.222' to 'PE_222'.
WARNING: [SYN 201-103] Legalizing function name 'PE.223' to 'PE_223'.
WARNING: [SYN 201-103] Legalizing function name 'PE.224' to 'PE_224'.
WARNING: [SYN 201-103] Legalizing function name 'PE.225' to 'PE_225'.
WARNING: [SYN 201-103] Legalizing function name 'PE.226' to 'PE_226'.
WARNING: [SYN 201-103] Legalizing function name 'PE.227' to 'PE_227'.
WARNING: [SYN 201-103] Legalizing function name 'PE.228' to 'PE_228'.
WARNING: [SYN 201-103] Legalizing function name 'PE.229' to 'PE_229'.
WARNING: [SYN 201-103] Legalizing function name 'PE.230' to 'PE_230'.
WARNING: [SYN 201-103] Legalizing function name 'PE.231' to 'PE_231'.
WARNING: [SYN 201-103] Legalizing function name 'PE.232' to 'PE_232'.
WARNING: [SYN 201-103] Legalizing function name 'PE.233' to 'PE_233'.
WARNING: [SYN 201-103] Legalizing function name 'PE.234' to 'PE_234'.
WARNING: [SYN 201-103] Legalizing function name 'PE.235' to 'PE_235'.
WARNING: [SYN 201-103] Legalizing function name 'PE.236' to 'PE_236'.
WARNING: [SYN 201-103] Legalizing function name 'PE.237' to 'PE_237'.
WARNING: [SYN 201-103] Legalizing function name 'PE.238' to 'PE_238'.
WARNING: [SYN 201-103] Legalizing function name 'PE.239' to 'PE_239'.
WARNING: [SYN 201-103] Legalizing function name 'PE.240' to 'PE_240'.
WARNING: [SYN 201-103] Legalizing function name 'PE.241' to 'PE_241'.
WARNING: [SYN 201-103] Legalizing function name 'PE.242' to 'PE_242'.
WARNING: [SYN 201-103] Legalizing function name 'PE.243' to 'PE_243'.
WARNING: [SYN 201-103] Legalizing function name 'PE.244' to 'PE_244'.
WARNING: [SYN 201-103] Legalizing function name 'PE.245' to 'PE_245'.
WARNING: [SYN 201-103] Legalizing function name 'PE.246' to 'PE_246'.
WARNING: [SYN 201-103] Legalizing function name 'PE.247' to 'PE_247'.
WARNING: [SYN 201-103] Legalizing function name 'PE.248' to 'PE_248'.
WARNING: [SYN 201-103] Legalizing function name 'PE.249' to 'PE_249'.
WARNING: [SYN 201-103] Legalizing function name 'PE.250' to 'PE_250'.
WARNING: [SYN 201-103] Legalizing function name 'PE.251' to 'PE_251'.
WARNING: [SYN 201-103] Legalizing function name 'PE.252' to 'PE_252'.
WARNING: [SYN 201-103] Legalizing function name 'PE.253' to 'PE_253'.
WARNING: [SYN 201-103] Legalizing function name 'PE.254' to 'PE_254'.
WARNING: [SYN 201-103] Legalizing function name 'PE.255' to 'PE_255'.
WARNING: [SYN 201-103] Legalizing function name 'PE.256' to 'PE_256'.
WARNING: [SYN 201-103] Legalizing function name 'PE.257' to 'PE_257'.
WARNING: [SYN 201-103] Legalizing function name 'PE.258' to 'PE_258'.
WARNING: [SYN 201-103] Legalizing function name 'PE.259' to 'PE_259'.
WARNING: [SYN 201-103] Legalizing function name 'PE.260' to 'PE_260'.
WARNING: [SYN 201-103] Legalizing function name 'PE.261' to 'PE_261'.
WARNING: [SYN 201-103] Legalizing function name 'PE.262' to 'PE_262'.
WARNING: [SYN 201-103] Legalizing function name 'PE.263' to 'PE_263'.
WARNING: [SYN 201-103] Legalizing function name 'PE.264' to 'PE_264'.
WARNING: [SYN 201-103] Legalizing function name 'PE.265' to 'PE_265'.
WARNING: [SYN 201-103] Legalizing function name 'PE.266' to 'PE_266'.
WARNING: [SYN 201-103] Legalizing function name 'PE.267' to 'PE_267'.
WARNING: [SYN 201-103] Legalizing function name 'PE.268' to 'PE_268'.
WARNING: [SYN 201-103] Legalizing function name 'PE.269' to 'PE_269'.
WARNING: [SYN 201-103] Legalizing function name 'PE.270' to 'PE_270'.
WARNING: [SYN 201-103] Legalizing function name 'PE.271' to 'PE_271'.
WARNING: [SYN 201-103] Legalizing function name 'PE.272' to 'PE_272'.
WARNING: [SYN 201-103] Legalizing function name 'PE.273' to 'PE_273'.
WARNING: [SYN 201-103] Legalizing function name 'PE.274' to 'PE_274'.
WARNING: [SYN 201-103] Legalizing function name 'PE.275' to 'PE_275'.
WARNING: [SYN 201-103] Legalizing function name 'PE.276' to 'PE_276'.
WARNING: [SYN 201-103] Legalizing function name 'PE.277' to 'PE_277'.
WARNING: [SYN 201-103] Legalizing function name 'PE.278' to 'PE_278'.
WARNING: [SYN 201-103] Legalizing function name 'PE.279' to 'PE_279'.
WARNING: [SYN 201-103] Legalizing function name 'PE.280' to 'PE_280'.
WARNING: [SYN 201-103] Legalizing function name 'PE.281' to 'PE_281'.
WARNING: [SYN 201-103] Legalizing function name 'PE.282' to 'PE_282'.
WARNING: [SYN 201-103] Legalizing function name 'PE.283' to 'PE_283'.
WARNING: [SYN 201-103] Legalizing function name 'PE.284' to 'PE_284'.
WARNING: [SYN 201-103] Legalizing function name 'PE.285' to 'PE_285'.
WARNING: [SYN 201-103] Legalizing function name 'PE.286' to 'PE_286'.
WARNING: [SYN 201-103] Legalizing function name 'PE.287' to 'PE_287'.
WARNING: [SYN 201-103] Legalizing function name 'PE.288' to 'PE_288'.
WARNING: [SYN 201-103] Legalizing function name 'PE.289' to 'PE_289'.
WARNING: [SYN 201-103] Legalizing function name 'PE.290' to 'PE_290'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2_Loop_data_drain_AB_proc22' to 'systolic_array_k_768_2_Loop_data_drain_AB_proc22'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2_Block_for.end114_proc' to 'systolic_array_k_768_2_Block_for_end114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2_Loop_data_drain_C_proc' to 'systolic_array_k_768_2_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.2' to 'systolic_array_k_768_2'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3_Loop_data_load_proc23' to 'systolic_array_k_768_3_Loop_data_load_proc23'.
WARNING: [SYN 201-103] Legalizing function name 'PE.291' to 'PE_291'.
WARNING: [SYN 201-103] Legalizing function name 'PE.292' to 'PE_292'.
WARNING: [SYN 201-103] Legalizing function name 'PE.293' to 'PE_293'.
WARNING: [SYN 201-103] Legalizing function name 'PE.294' to 'PE_294'.
WARNING: [SYN 201-103] Legalizing function name 'PE.295' to 'PE_295'.
WARNING: [SYN 201-103] Legalizing function name 'PE.296' to 'PE_296'.
WARNING: [SYN 201-103] Legalizing function name 'PE.297' to 'PE_297'.
WARNING: [SYN 201-103] Legalizing function name 'PE.298' to 'PE_298'.
WARNING: [SYN 201-103] Legalizing function name 'PE.299' to 'PE_299'.
WARNING: [SYN 201-103] Legalizing function name 'PE.300' to 'PE_300'.
WARNING: [SYN 201-103] Legalizing function name 'PE.301' to 'PE_301'.
WARNING: [SYN 201-103] Legalizing function name 'PE.302' to 'PE_302'.
WARNING: [SYN 201-103] Legalizing function name 'PE.303' to 'PE_303'.
WARNING: [SYN 201-103] Legalizing function name 'PE.304' to 'PE_304'.
WARNING: [SYN 201-103] Legalizing function name 'PE.305' to 'PE_305'.
WARNING: [SYN 201-103] Legalizing function name 'PE.306' to 'PE_306'.
WARNING: [SYN 201-103] Legalizing function name 'PE.307' to 'PE_307'.
WARNING: [SYN 201-103] Legalizing function name 'PE.308' to 'PE_308'.
WARNING: [SYN 201-103] Legalizing function name 'PE.309' to 'PE_309'.
WARNING: [SYN 201-103] Legalizing function name 'PE.310' to 'PE_310'.
WARNING: [SYN 201-103] Legalizing function name 'PE.311' to 'PE_311'.
WARNING: [SYN 201-103] Legalizing function name 'PE.312' to 'PE_312'.
WARNING: [SYN 201-103] Legalizing function name 'PE.313' to 'PE_313'.
WARNING: [SYN 201-103] Legalizing function name 'PE.314' to 'PE_314'.
WARNING: [SYN 201-103] Legalizing function name 'PE.315' to 'PE_315'.
WARNING: [SYN 201-103] Legalizing function name 'PE.316' to 'PE_316'.
WARNING: [SYN 201-103] Legalizing function name 'PE.317' to 'PE_317'.
WARNING: [SYN 201-103] Legalizing function name 'PE.318' to 'PE_318'.
WARNING: [SYN 201-103] Legalizing function name 'PE.319' to 'PE_319'.
WARNING: [SYN 201-103] Legalizing function name 'PE.320' to 'PE_320'.
WARNING: [SYN 201-103] Legalizing function name 'PE.321' to 'PE_321'.
WARNING: [SYN 201-103] Legalizing function name 'PE.322' to 'PE_322'.
WARNING: [SYN 201-103] Legalizing function name 'PE.323' to 'PE_323'.
WARNING: [SYN 201-103] Legalizing function name 'PE.324' to 'PE_324'.
WARNING: [SYN 201-103] Legalizing function name 'PE.325' to 'PE_325'.
WARNING: [SYN 201-103] Legalizing function name 'PE.326' to 'PE_326'.
WARNING: [SYN 201-103] Legalizing function name 'PE.327' to 'PE_327'.
WARNING: [SYN 201-103] Legalizing function name 'PE.328' to 'PE_328'.
WARNING: [SYN 201-103] Legalizing function name 'PE.329' to 'PE_329'.
WARNING: [SYN 201-103] Legalizing function name 'PE.330' to 'PE_330'.
WARNING: [SYN 201-103] Legalizing function name 'PE.331' to 'PE_331'.
WARNING: [SYN 201-103] Legalizing function name 'PE.332' to 'PE_332'.
WARNING: [SYN 201-103] Legalizing function name 'PE.333' to 'PE_333'.
WARNING: [SYN 201-103] Legalizing function name 'PE.334' to 'PE_334'.
WARNING: [SYN 201-103] Legalizing function name 'PE.335' to 'PE_335'.
WARNING: [SYN 201-103] Legalizing function name 'PE.336' to 'PE_336'.
WARNING: [SYN 201-103] Legalizing function name 'PE.337' to 'PE_337'.
WARNING: [SYN 201-103] Legalizing function name 'PE.338' to 'PE_338'.
WARNING: [SYN 201-103] Legalizing function name 'PE.339' to 'PE_339'.
WARNING: [SYN 201-103] Legalizing function name 'PE.340' to 'PE_340'.
WARNING: [SYN 201-103] Legalizing function name 'PE.341' to 'PE_341'.
WARNING: [SYN 201-103] Legalizing function name 'PE.342' to 'PE_342'.
WARNING: [SYN 201-103] Legalizing function name 'PE.343' to 'PE_343'.
WARNING: [SYN 201-103] Legalizing function name 'PE.344' to 'PE_344'.
WARNING: [SYN 201-103] Legalizing function name 'PE.345' to 'PE_345'.
WARNING: [SYN 201-103] Legalizing function name 'PE.346' to 'PE_346'.
WARNING: [SYN 201-103] Legalizing function name 'PE.347' to 'PE_347'.
WARNING: [SYN 201-103] Legalizing function name 'PE.348' to 'PE_348'.
WARNING: [SYN 201-103] Legalizing function name 'PE.349' to 'PE_349'.
WARNING: [SYN 201-103] Legalizing function name 'PE.350' to 'PE_350'.
WARNING: [SYN 201-103] Legalizing function name 'PE.351' to 'PE_351'.
WARNING: [SYN 201-103] Legalizing function name 'PE.352' to 'PE_352'.
WARNING: [SYN 201-103] Legalizing function name 'PE.353' to 'PE_353'.
WARNING: [SYN 201-103] Legalizing function name 'PE.354' to 'PE_354'.
WARNING: [SYN 201-103] Legalizing function name 'PE.355' to 'PE_355'.
WARNING: [SYN 201-103] Legalizing function name 'PE.356' to 'PE_356'.
WARNING: [SYN 201-103] Legalizing function name 'PE.357' to 'PE_357'.
WARNING: [SYN 201-103] Legalizing function name 'PE.358' to 'PE_358'.
WARNING: [SYN 201-103] Legalizing function name 'PE.359' to 'PE_359'.
WARNING: [SYN 201-103] Legalizing function name 'PE.360' to 'PE_360'.
WARNING: [SYN 201-103] Legalizing function name 'PE.361' to 'PE_361'.
WARNING: [SYN 201-103] Legalizing function name 'PE.362' to 'PE_362'.
WARNING: [SYN 201-103] Legalizing function name 'PE.363' to 'PE_363'.
WARNING: [SYN 201-103] Legalizing function name 'PE.364' to 'PE_364'.
WARNING: [SYN 201-103] Legalizing function name 'PE.365' to 'PE_365'.
WARNING: [SYN 201-103] Legalizing function name 'PE.366' to 'PE_366'.
WARNING: [SYN 201-103] Legalizing function name 'PE.367' to 'PE_367'.
WARNING: [SYN 201-103] Legalizing function name 'PE.368' to 'PE_368'.
WARNING: [SYN 201-103] Legalizing function name 'PE.369' to 'PE_369'.
WARNING: [SYN 201-103] Legalizing function name 'PE.370' to 'PE_370'.
WARNING: [SYN 201-103] Legalizing function name 'PE.371' to 'PE_371'.
WARNING: [SYN 201-103] Legalizing function name 'PE.372' to 'PE_372'.
WARNING: [SYN 201-103] Legalizing function name 'PE.373' to 'PE_373'.
WARNING: [SYN 201-103] Legalizing function name 'PE.374' to 'PE_374'.
WARNING: [SYN 201-103] Legalizing function name 'PE.375' to 'PE_375'.
WARNING: [SYN 201-103] Legalizing function name 'PE.376' to 'PE_376'.
WARNING: [SYN 201-103] Legalizing function name 'PE.377' to 'PE_377'.
WARNING: [SYN 201-103] Legalizing function name 'PE.378' to 'PE_378'.
WARNING: [SYN 201-103] Legalizing function name 'PE.379' to 'PE_379'.
WARNING: [SYN 201-103] Legalizing function name 'PE.380' to 'PE_380'.
WARNING: [SYN 201-103] Legalizing function name 'PE.381' to 'PE_381'.
WARNING: [SYN 201-103] Legalizing function name 'PE.382' to 'PE_382'.
WARNING: [SYN 201-103] Legalizing function name 'PE.383' to 'PE_383'.
WARNING: [SYN 201-103] Legalizing function name 'PE.384' to 'PE_384'.
WARNING: [SYN 201-103] Legalizing function name 'PE.385' to 'PE_385'.
WARNING: [SYN 201-103] Legalizing function name 'PE.386' to 'PE_386'.
WARNING: [SYN 201-103] Legalizing function name 'PE.387' to 'PE_387'.
WARNING: [SYN 201-103] Legalizing function name 'PE.388' to 'PE_388'.
WARNING: [SYN 201-103] Legalizing function name 'PE.389' to 'PE_389'.
WARNING: [SYN 201-103] Legalizing function name 'PE.390' to 'PE_390'.
WARNING: [SYN 201-103] Legalizing function name 'PE.391' to 'PE_391'.
WARNING: [SYN 201-103] Legalizing function name 'PE.392' to 'PE_392'.
WARNING: [SYN 201-103] Legalizing function name 'PE.393' to 'PE_393'.
WARNING: [SYN 201-103] Legalizing function name 'PE.394' to 'PE_394'.
WARNING: [SYN 201-103] Legalizing function name 'PE.395' to 'PE_395'.
WARNING: [SYN 201-103] Legalizing function name 'PE.396' to 'PE_396'.
WARNING: [SYN 201-103] Legalizing function name 'PE.397' to 'PE_397'.
WARNING: [SYN 201-103] Legalizing function name 'PE.398' to 'PE_398'.
WARNING: [SYN 201-103] Legalizing function name 'PE.399' to 'PE_399'.
WARNING: [SYN 201-103] Legalizing function name 'PE.400' to 'PE_400'.
WARNING: [SYN 201-103] Legalizing function name 'PE.401' to 'PE_401'.
WARNING: [SYN 201-103] Legalizing function name 'PE.402' to 'PE_402'.
WARNING: [SYN 201-103] Legalizing function name 'PE.403' to 'PE_403'.
WARNING: [SYN 201-103] Legalizing function name 'PE.404' to 'PE_404'.
WARNING: [SYN 201-103] Legalizing function name 'PE.405' to 'PE_405'.
WARNING: [SYN 201-103] Legalizing function name 'PE.406' to 'PE_406'.
WARNING: [SYN 201-103] Legalizing function name 'PE.407' to 'PE_407'.
WARNING: [SYN 201-103] Legalizing function name 'PE.408' to 'PE_408'.
WARNING: [SYN 201-103] Legalizing function name 'PE.409' to 'PE_409'.
WARNING: [SYN 201-103] Legalizing function name 'PE.410' to 'PE_410'.
WARNING: [SYN 201-103] Legalizing function name 'PE.411' to 'PE_411'.
WARNING: [SYN 201-103] Legalizing function name 'PE.412' to 'PE_412'.
WARNING: [SYN 201-103] Legalizing function name 'PE.413' to 'PE_413'.
WARNING: [SYN 201-103] Legalizing function name 'PE.414' to 'PE_414'.
WARNING: [SYN 201-103] Legalizing function name 'PE.415' to 'PE_415'.
WARNING: [SYN 201-103] Legalizing function name 'PE.416' to 'PE_416'.
WARNING: [SYN 201-103] Legalizing function name 'PE.417' to 'PE_417'.
WARNING: [SYN 201-103] Legalizing function name 'PE.418' to 'PE_418'.
WARNING: [SYN 201-103] Legalizing function name 'PE.419' to 'PE_419'.
WARNING: [SYN 201-103] Legalizing function name 'PE.420' to 'PE_420'.
WARNING: [SYN 201-103] Legalizing function name 'PE.421' to 'PE_421'.
WARNING: [SYN 201-103] Legalizing function name 'PE.422' to 'PE_422'.
WARNING: [SYN 201-103] Legalizing function name 'PE.423' to 'PE_423'.
WARNING: [SYN 201-103] Legalizing function name 'PE.424' to 'PE_424'.
WARNING: [SYN 201-103] Legalizing function name 'PE.425' to 'PE_425'.
WARNING: [SYN 201-103] Legalizing function name 'PE.426' to 'PE_426'.
WARNING: [SYN 201-103] Legalizing function name 'PE.427' to 'PE_427'.
WARNING: [SYN 201-103] Legalizing function name 'PE.428' to 'PE_428'.
WARNING: [SYN 201-103] Legalizing function name 'PE.429' to 'PE_429'.
WARNING: [SYN 201-103] Legalizing function name 'PE.430' to 'PE_430'.
WARNING: [SYN 201-103] Legalizing function name 'PE.431' to 'PE_431'.
WARNING: [SYN 201-103] Legalizing function name 'PE.432' to 'PE_432'.
WARNING: [SYN 201-103] Legalizing function name 'PE.433' to 'PE_433'.
WARNING: [SYN 201-103] Legalizing function name 'PE.434' to 'PE_434'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3_Loop_data_drain_AB_proc24' to 'systolic_array_k_768_3_Loop_data_drain_AB_proc24'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3_Block_for.end114_proc' to 'systolic_array_k_768_3_Block_for_end114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3_Loop_data_drain_C_proc' to 'systolic_array_k_768_3_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.3' to 'systolic_array_k_768_3'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE.435' to 'PE_435'.
WARNING: [SYN 201-103] Legalizing function name 'PE.436' to 'PE_436'.
WARNING: [SYN 201-103] Legalizing function name 'PE.437' to 'PE_437'.
WARNING: [SYN 201-103] Legalizing function name 'PE.438' to 'PE_438'.
WARNING: [SYN 201-103] Legalizing function name 'PE.439' to 'PE_439'.
WARNING: [SYN 201-103] Legalizing function name 'PE.440' to 'PE_440'.
WARNING: [SYN 201-103] Legalizing function name 'PE.441' to 'PE_441'.
WARNING: [SYN 201-103] Legalizing function name 'PE.442' to 'PE_442'.
WARNING: [SYN 201-103] Legalizing function name 'PE.443' to 'PE_443'.
WARNING: [SYN 201-103] Legalizing function name 'PE.444' to 'PE_444'.
WARNING: [SYN 201-103] Legalizing function name 'PE.445' to 'PE_445'.
WARNING: [SYN 201-103] Legalizing function name 'PE.446' to 'PE_446'.
WARNING: [SYN 201-103] Legalizing function name 'PE.447' to 'PE_447'.
WARNING: [SYN 201-103] Legalizing function name 'PE.448' to 'PE_448'.
WARNING: [SYN 201-103] Legalizing function name 'PE.449' to 'PE_449'.
WARNING: [SYN 201-103] Legalizing function name 'PE.450' to 'PE_450'.
WARNING: [SYN 201-103] Legalizing function name 'PE.451' to 'PE_451'.
WARNING: [SYN 201-103] Legalizing function name 'PE.452' to 'PE_452'.
WARNING: [SYN 201-103] Legalizing function name 'PE.453' to 'PE_453'.
WARNING: [SYN 201-103] Legalizing function name 'PE.454' to 'PE_454'.
WARNING: [SYN 201-103] Legalizing function name 'PE.455' to 'PE_455'.
WARNING: [SYN 201-103] Legalizing function name 'PE.456' to 'PE_456'.
WARNING: [SYN 201-103] Legalizing function name 'PE.457' to 'PE_457'.
WARNING: [SYN 201-103] Legalizing function name 'PE.458' to 'PE_458'.
WARNING: [SYN 201-103] Legalizing function name 'PE.459' to 'PE_459'.
WARNING: [SYN 201-103] Legalizing function name 'PE.460' to 'PE_460'.
WARNING: [SYN 201-103] Legalizing function name 'PE.461' to 'PE_461'.
WARNING: [SYN 201-103] Legalizing function name 'PE.462' to 'PE_462'.
WARNING: [SYN 201-103] Legalizing function name 'PE.463' to 'PE_463'.
WARNING: [SYN 201-103] Legalizing function name 'PE.464' to 'PE_464'.
WARNING: [SYN 201-103] Legalizing function name 'PE.465' to 'PE_465'.
WARNING: [SYN 201-103] Legalizing function name 'PE.466' to 'PE_466'.
WARNING: [SYN 201-103] Legalizing function name 'PE.467' to 'PE_467'.
WARNING: [SYN 201-103] Legalizing function name 'PE.468' to 'PE_468'.
WARNING: [SYN 201-103] Legalizing function name 'PE.469' to 'PE_469'.
WARNING: [SYN 201-103] Legalizing function name 'PE.470' to 'PE_470'.
WARNING: [SYN 201-103] Legalizing function name 'PE.471' to 'PE_471'.
WARNING: [SYN 201-103] Legalizing function name 'PE.472' to 'PE_472'.
WARNING: [SYN 201-103] Legalizing function name 'PE.473' to 'PE_473'.
WARNING: [SYN 201-103] Legalizing function name 'PE.474' to 'PE_474'.
WARNING: [SYN 201-103] Legalizing function name 'PE.475' to 'PE_475'.
WARNING: [SYN 201-103] Legalizing function name 'PE.476' to 'PE_476'.
WARNING: [SYN 201-103] Legalizing function name 'PE.477' to 'PE_477'.
WARNING: [SYN 201-103] Legalizing function name 'PE.478' to 'PE_478'.
WARNING: [SYN 201-103] Legalizing function name 'PE.479' to 'PE_479'.
WARNING: [SYN 201-103] Legalizing function name 'PE.480' to 'PE_480'.
WARNING: [SYN 201-103] Legalizing function name 'PE.481' to 'PE_481'.
WARNING: [SYN 201-103] Legalizing function name 'PE.482' to 'PE_482'.
WARNING: [SYN 201-103] Legalizing function name 'PE.483' to 'PE_483'.
WARNING: [SYN 201-103] Legalizing function name 'PE.484' to 'PE_484'.
WARNING: [SYN 201-103] Legalizing function name 'PE.485' to 'PE_485'.
WARNING: [SYN 201-103] Legalizing function name 'PE.486' to 'PE_486'.
WARNING: [SYN 201-103] Legalizing function name 'PE.487' to 'PE_487'.
WARNING: [SYN 201-103] Legalizing function name 'PE.488' to 'PE_488'.
WARNING: [SYN 201-103] Legalizing function name 'PE.489' to 'PE_489'.
WARNING: [SYN 201-103] Legalizing function name 'PE.490' to 'PE_490'.
WARNING: [SYN 201-103] Legalizing function name 'PE.491' to 'PE_491'.
WARNING: [SYN 201-103] Legalizing function name 'PE.492' to 'PE_492'.
WARNING: [SYN 201-103] Legalizing function name 'PE.493' to 'PE_493'.
WARNING: [SYN 201-103] Legalizing function name 'PE.494' to 'PE_494'.
WARNING: [SYN 201-103] Legalizing function name 'PE.495' to 'PE_495'.
WARNING: [SYN 201-103] Legalizing function name 'PE.496' to 'PE_496'.
WARNING: [SYN 201-103] Legalizing function name 'PE.497' to 'PE_497'.
WARNING: [SYN 201-103] Legalizing function name 'PE.498' to 'PE_498'.
WARNING: [SYN 201-103] Legalizing function name 'PE.499' to 'PE_499'.
WARNING: [SYN 201-103] Legalizing function name 'PE.500' to 'PE_500'.
WARNING: [SYN 201-103] Legalizing function name 'PE.501' to 'PE_501'.
WARNING: [SYN 201-103] Legalizing function name 'PE.502' to 'PE_502'.
WARNING: [SYN 201-103] Legalizing function name 'PE.503' to 'PE_503'.
WARNING: [SYN 201-103] Legalizing function name 'PE.504' to 'PE_504'.
WARNING: [SYN 201-103] Legalizing function name 'PE.505' to 'PE_505'.
WARNING: [SYN 201-103] Legalizing function name 'PE.506' to 'PE_506'.
WARNING: [SYN 201-103] Legalizing function name 'PE.507' to 'PE_507'.
WARNING: [SYN 201-103] Legalizing function name 'PE.508' to 'PE_508'.
WARNING: [SYN 201-103] Legalizing function name 'PE.509' to 'PE_509'.
WARNING: [SYN 201-103] Legalizing function name 'PE.510' to 'PE_510'.
WARNING: [SYN 201-103] Legalizing function name 'PE.511' to 'PE_511'.
WARNING: [SYN 201-103] Legalizing function name 'PE.512' to 'PE_512'.
WARNING: [SYN 201-103] Legalizing function name 'PE.513' to 'PE_513'.
WARNING: [SYN 201-103] Legalizing function name 'PE.514' to 'PE_514'.
WARNING: [SYN 201-103] Legalizing function name 'PE.515' to 'PE_515'.
WARNING: [SYN 201-103] Legalizing function name 'PE.516' to 'PE_516'.
WARNING: [SYN 201-103] Legalizing function name 'PE.517' to 'PE_517'.
WARNING: [SYN 201-103] Legalizing function name 'PE.518' to 'PE_518'.
WARNING: [SYN 201-103] Legalizing function name 'PE.519' to 'PE_519'.
WARNING: [SYN 201-103] Legalizing function name 'PE.520' to 'PE_520'.
WARNING: [SYN 201-103] Legalizing function name 'PE.521' to 'PE_521'.
WARNING: [SYN 201-103] Legalizing function name 'PE.522' to 'PE_522'.
WARNING: [SYN 201-103] Legalizing function name 'PE.523' to 'PE_523'.
WARNING: [SYN 201-103] Legalizing function name 'PE.524' to 'PE_524'.
WARNING: [SYN 201-103] Legalizing function name 'PE.525' to 'PE_525'.
WARNING: [SYN 201-103] Legalizing function name 'PE.526' to 'PE_526'.
WARNING: [SYN 201-103] Legalizing function name 'PE.527' to 'PE_527'.
WARNING: [SYN 201-103] Legalizing function name 'PE.528' to 'PE_528'.
WARNING: [SYN 201-103] Legalizing function name 'PE.529' to 'PE_529'.
WARNING: [SYN 201-103] Legalizing function name 'PE.530' to 'PE_530'.
WARNING: [SYN 201-103] Legalizing function name 'PE.531' to 'PE_531'.
WARNING: [SYN 201-103] Legalizing function name 'PE.532' to 'PE_532'.
WARNING: [SYN 201-103] Legalizing function name 'PE.533' to 'PE_533'.
WARNING: [SYN 201-103] Legalizing function name 'PE.534' to 'PE_534'.
WARNING: [SYN 201-103] Legalizing function name 'PE.535' to 'PE_535'.
WARNING: [SYN 201-103] Legalizing function name 'PE.536' to 'PE_536'.
WARNING: [SYN 201-103] Legalizing function name 'PE.537' to 'PE_537'.
WARNING: [SYN 201-103] Legalizing function name 'PE.538' to 'PE_538'.
WARNING: [SYN 201-103] Legalizing function name 'PE.539' to 'PE_539'.
WARNING: [SYN 201-103] Legalizing function name 'PE.540' to 'PE_540'.
WARNING: [SYN 201-103] Legalizing function name 'PE.541' to 'PE_541'.
WARNING: [SYN 201-103] Legalizing function name 'PE.542' to 'PE_542'.
WARNING: [SYN 201-103] Legalizing function name 'PE.543' to 'PE_543'.
WARNING: [SYN 201-103] Legalizing function name 'PE.544' to 'PE_544'.
WARNING: [SYN 201-103] Legalizing function name 'PE.545' to 'PE_545'.
WARNING: [SYN 201-103] Legalizing function name 'PE.546' to 'PE_546'.
WARNING: [SYN 201-103] Legalizing function name 'PE.547' to 'PE_547'.
WARNING: [SYN 201-103] Legalizing function name 'PE.548' to 'PE_548'.
WARNING: [SYN 201-103] Legalizing function name 'PE.549' to 'PE_549'.
WARNING: [SYN 201-103] Legalizing function name 'PE.550' to 'PE_550'.
WARNING: [SYN 201-103] Legalizing function name 'PE.551' to 'PE_551'.
WARNING: [SYN 201-103] Legalizing function name 'PE.552' to 'PE_552'.
WARNING: [SYN 201-103] Legalizing function name 'PE.553' to 'PE_553'.
WARNING: [SYN 201-103] Legalizing function name 'PE.554' to 'PE_554'.
WARNING: [SYN 201-103] Legalizing function name 'PE.555' to 'PE_555'.
WARNING: [SYN 201-103] Legalizing function name 'PE.556' to 'PE_556'.
WARNING: [SYN 201-103] Legalizing function name 'PE.557' to 'PE_557'.
WARNING: [SYN 201-103] Legalizing function name 'PE.558' to 'PE_558'.
WARNING: [SYN 201-103] Legalizing function name 'PE.559' to 'PE_559'.
WARNING: [SYN 201-103] Legalizing function name 'PE.560' to 'PE_560'.
WARNING: [SYN 201-103] Legalizing function name 'PE.561' to 'PE_561'.
WARNING: [SYN 201-103] Legalizing function name 'PE.562' to 'PE_562'.
WARNING: [SYN 201-103] Legalizing function name 'PE.563' to 'PE_563'.
WARNING: [SYN 201-103] Legalizing function name 'PE.564' to 'PE_564'.
WARNING: [SYN 201-103] Legalizing function name 'PE.565' to 'PE_565'.
WARNING: [SYN 201-103] Legalizing function name 'PE.566' to 'PE_566'.
WARNING: [SYN 201-103] Legalizing function name 'PE.567' to 'PE_567'.
WARNING: [SYN 201-103] Legalizing function name 'PE.568' to 'PE_568'.
WARNING: [SYN 201-103] Legalizing function name 'PE.569' to 'PE_569'.
WARNING: [SYN 201-103] Legalizing function name 'PE.570' to 'PE_570'.
WARNING: [SYN 201-103] Legalizing function name 'PE.571' to 'PE_571'.
WARNING: [SYN 201-103] Legalizing function name 'PE.572' to 'PE_572'.
WARNING: [SYN 201-103] Legalizing function name 'PE.573' to 'PE_573'.
WARNING: [SYN 201-103] Legalizing function name 'PE.574' to 'PE_574'.
WARNING: [SYN 201-103] Legalizing function name 'PE.575' to 'PE_575'.
WARNING: [SYN 201-103] Legalizing function name 'PE.576' to 'PE_576'.
WARNING: [SYN 201-103] Legalizing function name 'PE.577' to 'PE_577'.
WARNING: [SYN 201-103] Legalizing function name 'PE.578' to 'PE_578'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072_Block_for.end114_proc' to 'systolic_array_k_3072_Block_for_end114_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_219_1' to 'Layer_norm_1_Pipeline_VITIS_LOOP_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_223_2' to 'Layer_norm_1_Pipeline_VITIS_LOOP_223_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j6' to 'Layer_norm_1_Pipeline_l_j6'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j7' to 'Layer_norm_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1' to 'Layer_norm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.66 seconds. CPU system time: 1.08 seconds. Elapsed time: 25.26 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_load_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 9.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_144' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_144' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_144' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_145' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_145' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_145' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_146' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_146' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_146' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_drain_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_15_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_27_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_39_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_51_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_63_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_75_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_87_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_99_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_111_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_123_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_135_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_4_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_5_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_6_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_7_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_8_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_9_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_10_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_11_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_12_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_13_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_Loop_data_load_proc15_U0 to PE_14_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C (from PE_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_287 (from PE_4_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_288 (from PE_5_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_289 (from PE_6_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_290 (from PE_7_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_291 (from PE_8_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_292 (from PE_9_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_293 (from PE_10_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_294 (from PE_11_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_295 (from PE_12_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_296 (from PE_13_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_14_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_297 (from PE_14_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_298 (from PE_15_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_299 (from PE_16_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_300 (from PE_17_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_301 (from PE_18_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_302 (from PE_19_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_303 (from PE_20_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_304 (from PE_21_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_305 (from PE_22_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_306 (from PE_23_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_307 (from PE_24_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_308 (from PE_25_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_26_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_309 (from PE_26_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_310 (from PE_27_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_311 (from PE_28_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_312 (from PE_29_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_313 (from PE_30_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_314 (from PE_31_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_315 (from PE_32_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_316 (from PE_33_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_317 (from PE_34_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_318 (from PE_35_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_319 (from PE_36_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_320 (from PE_37_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_38_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_321 (from PE_38_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_322 (from PE_39_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_323 (from PE_40_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_324 (from PE_41_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_325 (from PE_42_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_326 (from PE_43_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_327 (from PE_44_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_328 (from PE_45_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_329 (from PE_46_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_330 (from PE_47_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_331 (from PE_48_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_332 (from PE_49_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_50_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_333 (from PE_50_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_334 (from PE_51_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_335 (from PE_52_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_336 (from PE_53_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_337 (from PE_54_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_338 (from PE_55_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_339 (from PE_56_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_340 (from PE_57_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_341 (from PE_58_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_342 (from PE_59_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_343 (from PE_60_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_344 (from PE_61_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_62_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_345 (from PE_62_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_346 (from PE_63_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_347 (from PE_64_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_348 (from PE_65_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_349 (from PE_66_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_350 (from PE_67_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_351 (from PE_68_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_352 (from PE_69_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_353 (from PE_70_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_354 (from PE_71_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_355 (from PE_72_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_356 (from PE_73_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_74_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_357 (from PE_74_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_358 (from PE_75_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_359 (from PE_76_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_360 (from PE_77_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_361 (from PE_78_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_362 (from PE_79_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_363 (from PE_80_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_364 (from PE_81_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_365 (from PE_82_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_366 (from PE_83_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_367 (from PE_84_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_368 (from PE_85_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_86_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_369 (from PE_86_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_370 (from PE_87_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_371 (from PE_88_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_372 (from PE_89_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_373 (from PE_90_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_374 (from PE_91_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_375 (from PE_92_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_376 (from PE_93_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_377 (from PE_94_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_378 (from PE_95_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_379 (from PE_96_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_380 (from PE_97_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_98_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_381 (from PE_98_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_382 (from PE_99_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_383 (from PE_100_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_384 (from PE_101_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_385 (from PE_102_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_386 (from PE_103_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_387 (from PE_104_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_388 (from PE_105_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_389 (from PE_106_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_390 (from PE_107_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_391 (from PE_108_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_392 (from PE_109_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_110_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_393 (from PE_110_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_394 (from PE_111_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_395 (from PE_112_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_396 (from PE_113_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_397 (from PE_114_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_398 (from PE_115_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_399 (from PE_116_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_400 (from PE_117_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_401 (from PE_118_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_402 (from PE_119_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_403 (from PE_120_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_404 (from PE_121_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_122_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_405 (from PE_122_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_406 (from PE_123_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_407 (from PE_124_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_408 (from PE_125_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_409 (from PE_126_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_410 (from PE_127_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_411 (from PE_128_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_412 (from PE_129_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_413 (from PE_130_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_414 (from PE_131_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_415 (from PE_132_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_416 (from PE_133_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_134_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_417 (from PE_134_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_135_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_418 (from PE_135_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_136_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_419 (from PE_136_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_137_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_420 (from PE_137_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_138_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_421 (from PE_138_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_139_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_422 (from PE_139_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_140_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_423 (from PE_140_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_141_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_424 (from PE_141_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_142_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_425 (from PE_142_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_143_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_426 (from PE_143_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_144_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_427 (from PE_144_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_145_U0 to systolic_array_k_768_Loop_data_drain_AB_proc16_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_428 (from PE_145_U0 to systolic_array_k_768_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.47 seconds. CPU system time: 0.48 seconds. Elapsed time: 13.63 seconds; current allocated memory: 9.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 9.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc36_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_block_C'.
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc36_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln42', gemm_systolic_array.cpp:42) of variable 'add73_i_i_i', gemm_systolic_array.cpp:42 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:42) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc36_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln42', gemm_systolic_array.cpp:42) of variable 'add73_i_i_i', gemm_systolic_array.cpp:42 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:42) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc36_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln42', gemm_systolic_array.cpp:42) of variable 'add73_i_i_i', gemm_systolic_array.cpp:42 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:42) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc36_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln42', gemm_systolic_array.cpp:42) of variable 'add73_i_i_i', gemm_systolic_array.cpp:42 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:42) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc36_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln42', gemm_systolic_array.cpp:42) of variable 'add73_i_i_i', gemm_systolic_array.cpp:42 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:42) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 73, loop 'store_block_C'
WARNING: [HLS 200-871] Estimated clock period (13.291ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'store_block_C_proc36_Pipeline_store_block_C' consists of the following:	'load' operation ('C_1_0_load_6', gemm_systolic_array.cpp:42) on array 'C_1_0' [1306]  (3.25 ns)
	'mux' operation ('tmp_131_i_i', gemm_systolic_array.cpp:42) [1318]  (2.78 ns)
	'fadd' operation ('add73_1193_i_i_i', gemm_systolic_array.cpp:42) [1319]  (7.26 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.55 seconds. CPU system time: 0.16 seconds. Elapsed time: 18.9 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.28 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.89 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.55 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i_l_j31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.21 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i_l_j32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln140) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_mh_separate_i_s_l_j_s'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.68 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_10'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_load_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_579' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_579' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_579' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_579' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_580' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_580' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_580' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_580' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_581' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_581' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_581' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_581' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_582' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_582' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_582' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_582' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_583' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_583' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_583' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_583' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_584' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_584' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_584' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_584' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_585' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_585' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_585' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_585' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_586' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_586' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_586' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_586' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_587' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_587' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_587' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_587' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_588' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_588' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_588' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_588' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_589' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_589' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_589' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_589' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_590' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_590' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_590' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_590' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_591' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_591' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_591' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_591' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_592' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_592' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_592' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_592' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_593' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_593' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_593' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_593' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_594' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_594' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_594' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_594' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_drain_AB_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_64_Loop_data_load_proc17_U0 to PE_583_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_64_Loop_data_load_proc17_U0 to PE_587_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_64_Loop_data_load_proc17_U0 to PE_591_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_64_Loop_data_load_proc17_U0 to PE_580_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_64_Loop_data_load_proc17_U0 to PE_581_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_64_Loop_data_load_proc17_U0 to PE_582_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C (from PE_579_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_430 (from PE_580_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_431 (from PE_581_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_4 (from PE_582_U0 to systolic_array_k_64_Loop_data_drain_AB_proc18_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_432 (from PE_582_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_433 (from PE_583_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_434 (from PE_584_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_435 (from PE_585_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_4 (from PE_586_U0 to systolic_array_k_64_Loop_data_drain_AB_proc18_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_436 (from PE_586_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_437 (from PE_587_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_438 (from PE_588_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_439 (from PE_589_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_4 (from PE_590_U0 to systolic_array_k_64_Loop_data_drain_AB_proc18_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_440 (from PE_590_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_4 (from PE_591_U0 to systolic_array_k_64_Loop_data_drain_AB_proc18_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_441 (from PE_591_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_4 (from PE_592_U0 to systolic_array_k_64_Loop_data_drain_AB_proc18_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_442 (from PE_592_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_4 (from PE_593_U0 to systolic_array_k_64_Loop_data_drain_AB_proc18_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_443 (from PE_593_U0 to systolic_array_k_64_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.56 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'store_block_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'store_block_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_norm_i2_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_10'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i2_l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_norm_i2_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_10'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_j2'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v47_write_ln79', bert_layer.cpp:79) of variable 'v48', bert_layer.cpp:79 on local variable 'v47' and 'load' operation ('v47_load', bert_layer.cpp:79) on local variable 'v47'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v47_write_ln79', bert_layer.cpp:79) of variable 'v48', bert_layer.cpp:79 on local variable 'v47' and 'load' operation ('v47_load', bert_layer.cpp:79) on local variable 'v47'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j2' (loop 'l_j2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v47_write_ln79', bert_layer.cpp:79) of variable 'v48', bert_layer.cpp:79 on local variable 'v47' and 'load' operation ('v47_load', bert_layer.cpp:79) on local variable 'v47'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 18, loop 'l_j2'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Self_attention_Pipeline_l_j2' consists of the following:	'fadd' operation ('v48', bert_layer.cpp:79) [152]  (7.26 ns)
	'store' operation ('v47_write_ln79', bert_layer.cpp:79) of variable 'v48', bert_layer.cpp:79 on local variable 'v47' [160]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i4_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v84_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_update_i4_l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_update_i4_l_j3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_10'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc27_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_load_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_595' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_595' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_595' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_595' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_596' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_596' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_596' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_596' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_597' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_597' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_597' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_597' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_598' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_598' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_598' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_598' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_599' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_599' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_599' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_599' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_600' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_600' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_600' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_600' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_601' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_601' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_601' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_601' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_602' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_602' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_602' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_602' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_603' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_603' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_603' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_603' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_604' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_604' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_604' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_604' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_605' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_605' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_605' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_605' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_606' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_606' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_606' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_606' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_607' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_607' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_607' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_607' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_608' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_608' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_608' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_609' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_609' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_609' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_610' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_610' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_610' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_610' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_drain_AB_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_12_Loop_data_load_proc19_U0 to PE_599_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_12_Loop_data_load_proc19_U0 to PE_603_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_12_Loop_data_load_proc19_U0 to PE_607_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_12_Loop_data_load_proc19_U0 to PE_596_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_12_Loop_data_load_proc19_U0 to PE_597_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_12_Loop_data_load_proc19_U0 to PE_598_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C (from PE_595_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_588 (from PE_596_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_589 (from PE_597_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_4 (from PE_598_U0 to systolic_array_k_12_Loop_data_drain_AB_proc20_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_590 (from PE_598_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_591 (from PE_599_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_592 (from PE_600_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_593 (from PE_601_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_4 (from PE_602_U0 to systolic_array_k_12_Loop_data_drain_AB_proc20_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_594 (from PE_602_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_595 (from PE_603_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_596 (from PE_604_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_597 (from PE_605_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_4 (from PE_606_U0 to systolic_array_k_12_Loop_data_drain_AB_proc20_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_598 (from PE_606_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_4 (from PE_607_U0 to systolic_array_k_12_Loop_data_drain_AB_proc20_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_599 (from PE_607_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_4 (from PE_608_U0 to systolic_array_k_12_Loop_data_drain_AB_proc20_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_600 (from PE_608_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_4 (from PE_609_U0 to systolic_array_k_12_Loop_data_drain_AB_proc20_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_601 (from PE_609_U0 to systolic_array_k_12_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.86 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc28_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'store_block_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'store_block_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_cont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v86_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_mh_merge_i_m_l_j_m'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i5_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_143'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_132'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_133'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_134'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_135'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_136'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_137'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_138'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_139'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_140'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_141'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_142'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_131'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_128'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_129'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_130'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i5_l_j4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i5_l_j4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.97 seconds. CPU system time: 0.38 seconds. Elapsed time: 13.85 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc29_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2_Loop_data_load_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_147' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_147' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_147' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_148' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_148' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_148' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_149' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_149' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_149' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_150' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_150' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_150' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_151' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_151' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_151' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_152' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_152' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_152' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_153' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_153' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_153' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_154' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_154' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_154' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_155' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_155' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_155' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_156' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_156' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_156' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_157' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_157' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_157' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_158' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_158' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_158' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_159' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_159' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_159' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_160' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_160' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_160' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_161' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_161' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_161' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_162' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_162' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_162' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_163' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_163' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_163' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_164' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_164' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_164' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_165' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_165' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_165' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_166' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_166' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_166' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_167' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_167' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_167' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_168' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_168' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_168' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_169' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_169' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_169' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_170' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_170' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_170' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_171' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_171' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_171' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_172' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_172' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_172' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_173' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_173' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_173' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_174' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_174' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_174' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_175' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_175' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_175' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_176' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_176' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_176' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_177' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_177' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_177' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_178' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_178' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_178' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_179' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_179' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_179' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_180' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_180' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_180' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_181' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_181' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_181' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_182' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_182' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_182' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_183' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_183' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_183' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_184' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_184' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_184' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_185' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_185' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_185' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_186' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_186' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_186' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_187' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_187' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_187' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_188' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_188' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_188' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_189' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_189' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_189' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_190' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_190' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_190' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_191' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_191' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_191' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_192' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_192' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_192' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_193' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_193' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_193' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_194' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_194' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_194' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_195' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_195' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_195' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_196' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_196' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_196' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_197' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_197' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_197' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_198' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_198' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_198' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_199' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_199' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_199' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_200' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_200' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_200' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_201' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_201' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_201' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_202' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_202' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_202' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_203' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_203' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_203' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_204' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_204' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_204' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_205' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_205' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_205' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_206' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_206' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_206' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_207' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_207' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_207' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_208' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_208' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_208' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_209' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_209' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_209' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_210' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_210' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_210' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_211' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_211' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_211' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_212' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_212' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_212' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_213' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_213' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_213' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_214' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_214' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_214' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_215' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_215' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_215' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_216' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_216' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_216' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_217' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_217' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_217' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_218' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_218' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_218' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_219' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_219' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_219' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_220' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_220' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_220' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_221' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_221' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_221' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_222' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_222' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_222' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_223' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_223' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_223' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_224' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_224' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_224' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_225' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_225' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_225' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_226' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_226' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_226' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_227' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_227' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_227' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_228' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_228' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_228' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_229' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_229' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_229' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_230' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_230' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_230' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_231' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_231' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_231' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_232' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_232' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_232' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_233' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_233' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_233' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_234' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_234' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_234' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_235' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_235' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_235' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_236' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_236' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_236' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_237' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_237' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_237' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 9.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_238' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_238' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_238' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_239' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_239' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_239' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_240' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_240' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_240' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 9.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_241' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_241' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_241' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_242' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_242' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_242' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_243' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_243' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_243' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_244' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_244' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_244' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_245' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_245' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_245' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_246' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_246' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_246' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_247' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_247' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_247' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_248' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_248' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_248' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_249' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_249' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_249' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_250' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_250' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_250' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_251' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_251' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_251' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_252' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_252' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_252' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_253' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_253' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_253' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_254' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_254' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_254' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_255' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_255' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_255' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_256' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_256' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_256' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_257' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_257' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_257' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_258' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_258' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_258' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_259' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_259' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_259' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_260' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_260' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_260' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_261' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_261' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_261' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_262' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_262' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_262' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_263' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_263' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_263' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_264' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_264' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_264' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_265' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_265' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_265' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_266' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_266' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_266' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_267' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_267' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_267' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_268' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_268' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_268' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_269' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_269' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_269' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_270' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_270' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_270' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_271' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_271' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_271' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_272' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_272' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_272' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_273' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_273' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_273' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_274' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_274' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_274' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_275' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_275' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_275' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_276' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_276' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_276' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_277' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_277' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_277' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_278' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_278' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_278' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_279' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_279' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_279' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_280' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_280' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_280' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_281' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_281' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_281' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_282' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_282' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_282' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_283' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_283' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_283' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_284' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_284' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_284' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_285' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_285' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_285' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_286' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_286' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_286' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_287' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_287' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_287' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_288' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_288' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_288' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_289' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_289' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_289' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_290' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_290' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_290' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2_Loop_data_drain_AB_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_159_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_171_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_183_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_195_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_207_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_219_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_231_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_243_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_255_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_267_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_279_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_148_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_149_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_150_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_151_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_152_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_153_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_154_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_155_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_156_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_157_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_2_Loop_data_load_proc21_U0 to PE_158_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C (from PE_147_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_144 (from PE_148_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_145 (from PE_149_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_146 (from PE_150_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_147 (from PE_151_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_148 (from PE_152_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_149 (from PE_153_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_150 (from PE_154_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_151 (from PE_155_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_152 (from PE_156_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_153 (from PE_157_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_158_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_154 (from PE_158_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_155 (from PE_159_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_156 (from PE_160_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_157 (from PE_161_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_158 (from PE_162_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_159 (from PE_163_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_160 (from PE_164_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_161 (from PE_165_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_162 (from PE_166_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_163 (from PE_167_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_164 (from PE_168_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_165 (from PE_169_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_170_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_166 (from PE_170_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_167 (from PE_171_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_168 (from PE_172_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_169 (from PE_173_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_170 (from PE_174_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_171 (from PE_175_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_172 (from PE_176_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_173 (from PE_177_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_174 (from PE_178_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_175 (from PE_179_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_176 (from PE_180_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_177 (from PE_181_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_182_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_178 (from PE_182_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_179 (from PE_183_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_180 (from PE_184_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_181 (from PE_185_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_182 (from PE_186_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_183 (from PE_187_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_184 (from PE_188_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_185 (from PE_189_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_186 (from PE_190_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_187 (from PE_191_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_188 (from PE_192_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_189 (from PE_193_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_194_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_190 (from PE_194_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_191 (from PE_195_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_192 (from PE_196_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_193 (from PE_197_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_194 (from PE_198_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_195 (from PE_199_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_196 (from PE_200_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_197 (from PE_201_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_198 (from PE_202_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_199 (from PE_203_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_200 (from PE_204_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_201 (from PE_205_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_206_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_202 (from PE_206_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_203 (from PE_207_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_204 (from PE_208_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_205 (from PE_209_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_206 (from PE_210_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_207 (from PE_211_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_208 (from PE_212_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_209 (from PE_213_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_210 (from PE_214_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_211 (from PE_215_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_212 (from PE_216_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_213 (from PE_217_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_218_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_214 (from PE_218_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_215 (from PE_219_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_216 (from PE_220_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_217 (from PE_221_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_218 (from PE_222_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_219 (from PE_223_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_220 (from PE_224_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_221 (from PE_225_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_222 (from PE_226_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_223 (from PE_227_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_224 (from PE_228_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_225 (from PE_229_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_230_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_226 (from PE_230_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_227 (from PE_231_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_228 (from PE_232_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_229 (from PE_233_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_230 (from PE_234_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_231 (from PE_235_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_232 (from PE_236_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_233 (from PE_237_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_234 (from PE_238_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_235 (from PE_239_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_236 (from PE_240_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_237 (from PE_241_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_242_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_238 (from PE_242_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_239 (from PE_243_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_240 (from PE_244_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_241 (from PE_245_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_242 (from PE_246_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_243 (from PE_247_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_244 (from PE_248_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_245 (from PE_249_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_246 (from PE_250_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_247 (from PE_251_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_248 (from PE_252_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_249 (from PE_253_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_254_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_250 (from PE_254_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_251 (from PE_255_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_252 (from PE_256_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_253 (from PE_257_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_254 (from PE_258_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_255 (from PE_259_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_256 (from PE_260_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_257 (from PE_261_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_258 (from PE_262_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_259 (from PE_263_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_260 (from PE_264_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_261 (from PE_265_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_266_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_262 (from PE_266_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_263 (from PE_267_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_264 (from PE_268_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_265 (from PE_269_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_266 (from PE_270_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_267 (from PE_271_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_268 (from PE_272_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_269 (from PE_273_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_270 (from PE_274_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_271 (from PE_275_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_272 (from PE_276_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_273 (from PE_277_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_278_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_274 (from PE_278_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_279_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_275 (from PE_279_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_280_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_276 (from PE_280_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_281_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_277 (from PE_281_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_282_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_278 (from PE_282_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_283_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_279 (from PE_283_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_284_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_280 (from PE_284_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_285_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_281 (from PE_285_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_286_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_282 (from PE_286_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_287_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_283 (from PE_287_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_288_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_284 (from PE_288_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_289_U0 to systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_285 (from PE_289_U0 to systolic_array_k_768_2_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.23 seconds. CPU system time: 0.72 seconds. Elapsed time: 22.96 seconds; current allocated memory: 9.515 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.88 seconds; current allocated memory: 9.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc30_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'store_block_C'.
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc30_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln178', gemm_systolic_array.cpp:178) of variable 'add73_i_i_i', gemm_systolic_array.cpp:178 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:178) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc30_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln178', gemm_systolic_array.cpp:178) of variable 'add73_i_i_i', gemm_systolic_array.cpp:178 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:178) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc30_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln178', gemm_systolic_array.cpp:178) of variable 'add73_i_i_i', gemm_systolic_array.cpp:178 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:178) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc30_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln178', gemm_systolic_array.cpp:178) of variable 'add73_i_i_i', gemm_systolic_array.cpp:178 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:178) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc30_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln178', gemm_systolic_array.cpp:178) of variable 'add73_i_i_i', gemm_systolic_array.cpp:178 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:178) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 73, loop 'store_block_C'
WARNING: [HLS 200-871] Estimated clock period (13.291ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'store_block_C_proc30_Pipeline_store_block_C' consists of the following:	'load' operation ('C_1_0_load_39', gemm_systolic_array.cpp:178) on array 'C_1_0' [1306]  (3.25 ns)
	'mux' operation ('tmp_560_i_i', gemm_systolic_array.cpp:178) [1318]  (2.78 ns)
	'fadd' operation ('add73_1193_i_i_i', gemm_systolic_array.cpp:178) [1319]  (7.26 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.23 seconds. CPU system time: 0.57 seconds. Elapsed time: 33.42 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.48 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.03 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_143'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_142'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_141'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_140'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_139'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_138'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_137'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_136'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_135'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_134'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_133'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_132'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_131'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_130'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_129'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_128'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v231_12'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i7_l_j5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'l_S_i_j_0_i7_l_j5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.72 seconds. CPU system time: 0.52 seconds. Elapsed time: 19.7 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_219_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_223_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v127_write_ln232', bert_layer.cpp:232) of variable 'v128', bert_layer.cpp:232 on local variable 'v127' and 'load' operation ('v127_load', bert_layer.cpp:232) on local variable 'v127'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v127_write_ln232', bert_layer.cpp:232) of variable 'v128', bert_layer.cpp:232 on local variable 'v127' and 'load' operation ('v127_load', bert_layer.cpp:232) on local variable 'v127'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v127_write_ln232', bert_layer.cpp:232) of variable 'v128', bert_layer.cpp:232 on local variable 'v127' and 'load' operation ('v127_load', bert_layer.cpp:232) on local variable 'v127'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 34, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm_Pipeline_l_j6' consists of the following:	'fadd' operation ('v128', bert_layer.cpp:232) [40]  (7.26 ns)
	'store' operation ('v127_write_ln232', bert_layer.cpp:232) of variable 'v128', bert_layer.cpp:232 on local variable 'v127' [57]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i10_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_143'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_132'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_133'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_134'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_135'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_136'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_137'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_138'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_139'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_140'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_141'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_142'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_131'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_128'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_129'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_130'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_bias_i10_l_j8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.04 seconds. CPU system time: 0.52 seconds. Elapsed time: 18.08 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc31_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3_Loop_data_load_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_291' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_291' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_291' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_292' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_292' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_292' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_293' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_293' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_293' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_294' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_294' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_294' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_295' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_295' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_295' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_296' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_296' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_296' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_297' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_297' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_297' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_298' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_298' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_298' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_299' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_299' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_299' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_300' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_300' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_300' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_300' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_301' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_301' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_301' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_301' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_302' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_302' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_302' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_303' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_303' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_303' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_304' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_304' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_304' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_305' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_305' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_305' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_305' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_306' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_306' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_306' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_307' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_307' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_307' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_307' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_308' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_308' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_308' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_308' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_309' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_309' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_309' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_309' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_310' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_310' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_310' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_311' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_311' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_311' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_312' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_312' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_312' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_313' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_313' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_313' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_314' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_314' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_314' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_315' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_315' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_315' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_316' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_316' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_316' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_317' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_317' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_317' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_318' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_318' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_318' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_319' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_319' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_319' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_320' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_320' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_320' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_321' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_321' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_321' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_322' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_322' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_322' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_323' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_323' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_323' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_324' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_324' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_324' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_325' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_325' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_325' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_326' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_326' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_326' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_327' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_327' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_327' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_328' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_328' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_328' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_329' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_329' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_329' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_330' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_330' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_330' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_331' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_331' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_331' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_332' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_332' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_332' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.48 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_333' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_333' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_333' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_334' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_334' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_334' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_335' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_335' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_335' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_336' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_336' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_336' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_337' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_337' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_337' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_338' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_338' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_338' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_339' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_339' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_339' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_340' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_340' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_340' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_341' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_341' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_341' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_342' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_342' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_342' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_343' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_343' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_343' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_344' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_344' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_344' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_345' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_345' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_345' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_346' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_346' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_346' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_347' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_347' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_347' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_348' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_348' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_348' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.57 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_349' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_349' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_349' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_350' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_350' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_350' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.56 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_351' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_351' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_351' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_352' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_352' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_352' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_353' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_353' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_353' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_354' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_354' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_354' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_355' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_355' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_355' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_356' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_356' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_356' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_357' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_357' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_357' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_358' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_358' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_358' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_359' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_359' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_359' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_360' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_360' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_360' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_361' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_361' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_361' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_362' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_362' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_362' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.57 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_363' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_363' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_363' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_364' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_364' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_364' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_365' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_365' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_365' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_366' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_366' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_366' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_367' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_367' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_367' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_368' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_368' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_368' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_369' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_369' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_369' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_370' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_370' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_370' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_371' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_371' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_371' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_372' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_372' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_372' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_373' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_373' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_373' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_374' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_374' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_374' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_375' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_375' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_375' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_376' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_376' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_376' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_377' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_377' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_377' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_378' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_378' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_378' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_379' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_379' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_379' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_380' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_380' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_380' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_381' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_381' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_381' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_382' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_382' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_382' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_383' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_383' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_383' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_384' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_384' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_384' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_385' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_385' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_385' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_386' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_386' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_386' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_387' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_387' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_387' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_388' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_388' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_388' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_389' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_389' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_389' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_390' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_390' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_390' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.65 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_391' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_391' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_391' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_392' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_392' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_392' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_393' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_393' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_393' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_394' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_394' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_394' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_395' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_395' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_395' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_396' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_396' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_396' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_397' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_397' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_397' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_398' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_398' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_398' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_399' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_399' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_399' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_400' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_400' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_400' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_401' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_401' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_401' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_402' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_402' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_402' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_403' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_403' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_403' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_404' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_404' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_404' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.69 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_405' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_405' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_405' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_406' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_406' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_406' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.66 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_407' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_407' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_407' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_408' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_408' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_408' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_409' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_409' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_409' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_410' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_410' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_410' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_411' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_411' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_411' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_412' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_412' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_412' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_413' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_413' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_413' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_414' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_414' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_414' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_415' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_415' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_415' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_416' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_416' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_416' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_417' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_417' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_417' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_418' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_418' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_418' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_419' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_419' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_419' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_420' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_420' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_420' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_421' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_421' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_421' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_422' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_422' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_422' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_423' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_423' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_423' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_423' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 9.578 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_424' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_424' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_424' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_424' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_425' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_425' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_425' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_425' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_426' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_426' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_426' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_426' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_427' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_427' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_427' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_427' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_428' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_428' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_428' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_428' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.72 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_429' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_429' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_429' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_429' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.75 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_430' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_430' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_430' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_430' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_431' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_431' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_431' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_431' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_432' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_432' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_432' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_433' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_433' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_433' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.72 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_434' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_434' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_434' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3_Loop_data_drain_AB_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_303_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_315_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_327_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_339_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_351_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_363_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_375_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_387_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_399_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_411_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_423_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_292_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_293_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_294_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_295_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_296_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_297_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_298_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_299_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_300_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_301_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_3_Loop_data_load_proc23_U0 to PE_302_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C (from PE_291_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_1 (from PE_292_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_2 (from PE_293_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_3 (from PE_294_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_4 (from PE_295_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_5 (from PE_296_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_6 (from PE_297_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_7 (from PE_298_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_8 (from PE_299_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_9 (from PE_300_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_10 (from PE_301_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_302_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_11 (from PE_302_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_12 (from PE_303_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_13 (from PE_304_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_14 (from PE_305_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_15 (from PE_306_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_16 (from PE_307_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_17 (from PE_308_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_18 (from PE_309_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_19 (from PE_310_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_20 (from PE_311_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_21 (from PE_312_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_22 (from PE_313_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_314_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_23 (from PE_314_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_24 (from PE_315_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_25 (from PE_316_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_26 (from PE_317_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_27 (from PE_318_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_28 (from PE_319_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_29 (from PE_320_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_30 (from PE_321_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_31 (from PE_322_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_32 (from PE_323_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_33 (from PE_324_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_34 (from PE_325_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_326_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_35 (from PE_326_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_36 (from PE_327_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_37 (from PE_328_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_38 (from PE_329_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_39 (from PE_330_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_40 (from PE_331_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_41 (from PE_332_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_42 (from PE_333_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_43 (from PE_334_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_44 (from PE_335_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_45 (from PE_336_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_46 (from PE_337_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_338_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_47 (from PE_338_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_48 (from PE_339_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_49 (from PE_340_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_50 (from PE_341_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_51 (from PE_342_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_52 (from PE_343_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_53 (from PE_344_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_54 (from PE_345_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_55 (from PE_346_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_56 (from PE_347_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_57 (from PE_348_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_58 (from PE_349_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_350_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_59 (from PE_350_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_60 (from PE_351_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_61 (from PE_352_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_62 (from PE_353_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_63 (from PE_354_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_64 (from PE_355_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_65 (from PE_356_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_66 (from PE_357_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_67 (from PE_358_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_68 (from PE_359_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_69 (from PE_360_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_70 (from PE_361_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_362_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_71 (from PE_362_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_72 (from PE_363_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_73 (from PE_364_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_74 (from PE_365_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_75 (from PE_366_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_76 (from PE_367_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_77 (from PE_368_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_78 (from PE_369_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_79 (from PE_370_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_80 (from PE_371_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_81 (from PE_372_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_82 (from PE_373_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_374_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_83 (from PE_374_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_84 (from PE_375_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_85 (from PE_376_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_86 (from PE_377_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_87 (from PE_378_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_88 (from PE_379_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_89 (from PE_380_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_90 (from PE_381_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_91 (from PE_382_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_92 (from PE_383_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_93 (from PE_384_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_94 (from PE_385_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_386_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_95 (from PE_386_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_96 (from PE_387_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_97 (from PE_388_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_98 (from PE_389_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_99 (from PE_390_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_100 (from PE_391_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_101 (from PE_392_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_102 (from PE_393_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_103 (from PE_394_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_104 (from PE_395_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_105 (from PE_396_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_106 (from PE_397_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_398_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_107 (from PE_398_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_108 (from PE_399_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_109 (from PE_400_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_110 (from PE_401_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_111 (from PE_402_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_112 (from PE_403_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_113 (from PE_404_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_114 (from PE_405_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_115 (from PE_406_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_116 (from PE_407_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_117 (from PE_408_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_118 (from PE_409_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_410_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_119 (from PE_410_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_120 (from PE_411_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_121 (from PE_412_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_122 (from PE_413_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_123 (from PE_414_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_124 (from PE_415_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_125 (from PE_416_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_126 (from PE_417_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_127 (from PE_418_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_128 (from PE_419_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_129 (from PE_420_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_130 (from PE_421_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_422_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_131 (from PE_422_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_423_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_132 (from PE_423_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_424_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_133 (from PE_424_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_425_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_134 (from PE_425_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_426_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_135 (from PE_426_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_427_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_136 (from PE_427_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_428_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_137 (from PE_428_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_429_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_138 (from PE_429_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_430_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_139 (from PE_430_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_431_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_140 (from PE_431_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_432_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_141 (from PE_432_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_433_U0 to systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_142 (from PE_433_U0 to systolic_array_k_768_3_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.51 seconds. CPU system time: 0.95 seconds. Elapsed time: 30.73 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.25 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc32_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'store_block_C'.
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc32_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln223', gemm_systolic_array.cpp:223) of variable 'add73_i_i_i', gemm_systolic_array.cpp:223 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:223) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc32_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln223', gemm_systolic_array.cpp:223) of variable 'add73_i_i_i', gemm_systolic_array.cpp:223 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:223) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc32_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln223', gemm_systolic_array.cpp:223) of variable 'add73_i_i_i', gemm_systolic_array.cpp:223 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:223) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc32_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln223', gemm_systolic_array.cpp:223) of variable 'add73_i_i_i', gemm_systolic_array.cpp:223 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:223) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc32_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln223', gemm_systolic_array.cpp:223) of variable 'add73_i_i_i', gemm_systolic_array.cpp:223 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:223) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 73, loop 'store_block_C'
WARNING: [HLS 200-871] Estimated clock period (13.291ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'store_block_C_proc32_Pipeline_store_block_C' consists of the following:	'load' operation ('C_1_0_load_29', gemm_systolic_array.cpp:223) on array 'C_1_0' [1116]  (3.25 ns)
	'mux' operation ('tmp_428_i_i', gemm_systolic_array.cpp:223) [1128]  (2.78 ns)
	'fadd' operation ('add73_1221_i_i_i', gemm_systolic_array.cpp:223) [1129]  (7.26 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 37.1 seconds. CPU system time: 0.75 seconds. Elapsed time: 39.81 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.64 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.94 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.82 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 87, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.89 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_143'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_142'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_141'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_140'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_139'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_138'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_137'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_136'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_135'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_134'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_133'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_132'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_131'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_130'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_129'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_128'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v234_12'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i12_l_j9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 217, loop 'l_S_i_j_0_i12_l_j9'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' consists of the following:	'call' operation ('tmp_73', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [504]  (7.42 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.33 seconds. CPU system time: 0.77 seconds. Elapsed time: 23.97 seconds; current allocated memory: 9.640 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 9.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i13_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_143'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_132'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_133'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_134'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_135'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_136'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_137'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_138'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_139'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_140'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_141'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_142'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_131'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_128'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_129'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_130'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i13_l_j10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_bias_i13_l_j10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.58 seconds. CPU system time: 0.8 seconds. Elapsed time: 24.09 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc33_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_load_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_435' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_435' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_435' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_436' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_436' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_436' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_437' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_437' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_437' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_438' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_438' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_438' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_439' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_439' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_439' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_440' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_440' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_440' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_441' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_441' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_441' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_442' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_442' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_442' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_443' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_443' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_443' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_444' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_444' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_444' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_445' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_445' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_445' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_445' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_446' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_446' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_446' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_447' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_447' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_447' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_447' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_448' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_448' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_448' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_449' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_449' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_449' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_449' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_450' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_450' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_450' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_450' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_451' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_451' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_451' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_451' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_452' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_452' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_452' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_452' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_453' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_453' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_453' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_453' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_454' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_454' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_454' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_454' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.85 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_455' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_455' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_455' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_455' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_456' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_456' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_456' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_456' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_457' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_457' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_457' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_457' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_458' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_458' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_458' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.84 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_459' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_459' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_459' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_459' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.87 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_460' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_460' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_460' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_460' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_461' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_461' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_461' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_461' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_462' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_462' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_462' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_463' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_463' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_463' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_463' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_464' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_464' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_464' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_464' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_465' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_465' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_465' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_465' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_466' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_466' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_466' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_466' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_467' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_467' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_467' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_468' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_468' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_468' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_469' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_469' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_469' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_469' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_470' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_470' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_470' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_470' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_471' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_471' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_471' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_471' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_472' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_472' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_472' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_472' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_473' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_473' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_473' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_473' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_474' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_474' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_474' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_474' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_475' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_475' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_475' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_476' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_476' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_476' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_476' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_477' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_477' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_477' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_477' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_478' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_478' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_478' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.91 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_479' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_479' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_479' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_479' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_480' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_480' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_480' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_481' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_481' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_481' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_482' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_482' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_482' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_482' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_483' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_483' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_483' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_484' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_484' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_484' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_484' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_485' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_485' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_485' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_485' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_486' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_486' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_486' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_486' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_487' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_487' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_487' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_487' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_488' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_488' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_488' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_489' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_489' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_489' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_489' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_490' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_490' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_490' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_490' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_491' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_491' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_491' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_491' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_492' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_492' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_492' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_493' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_493' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_493' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_493' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_494' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_494' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_494' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_494' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_495' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_495' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_495' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_495' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_496' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_496' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_496' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_496' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_497' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_497' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_497' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_497' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_498' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_498' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_498' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_498' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_499' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_499' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_499' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_499' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_500' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_500' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_500' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_500' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_501' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_501' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_501' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_501' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_502' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_502' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_502' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_502' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_503' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_503' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_503' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_503' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_504' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_504' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_504' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_504' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.94 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_505' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_505' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_505' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_505' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_506' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_506' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_506' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_506' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_507' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_507' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_507' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_507' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_508' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_508' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_508' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_508' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_509' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_509' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_509' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_509' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_510' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_510' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_510' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_511' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_511' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_511' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_511' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_512' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_512' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_512' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_513' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_513' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_513' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_514' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_514' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_514' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_514' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_515' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_515' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_515' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_515' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_516' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_516' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_516' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_516' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_517' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_517' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_517' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_517' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_518' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_518' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_518' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_518' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_519' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_519' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_519' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_519' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_520' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_520' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_520' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_520' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_521' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_521' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_521' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_521' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_522' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_522' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_522' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_522' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_523' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_523' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_523' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_523' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_524' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_524' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_524' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_524' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_525' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_525' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_525' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_526' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_526' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_526' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_526' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_527' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_527' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_527' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_527' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_528' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_528' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_528' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_528' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_529' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_529' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_529' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_529' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_530' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_530' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_530' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_530' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_531' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_531' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_531' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_531' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_532' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_532' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_532' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_532' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_533' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_533' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_533' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_533' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_534' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_534' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_534' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_534' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_535' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_535' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_535' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_535' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_536' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_536' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_536' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_536' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_537' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_537' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_537' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_537' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_538' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_538' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_538' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_538' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_539' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_539' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_539' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_539' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_540' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_540' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_540' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_540' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_541' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_541' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_541' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_541' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_542' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_542' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_542' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_542' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_543' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_543' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_543' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_543' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_544' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_544' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_544' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_544' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.11 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_545' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_545' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_545' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_545' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_546' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_546' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_546' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_546' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_547' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_547' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_547' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_547' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_548' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_548' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_548' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_548' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_549' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_549' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_549' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_549' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_550' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_550' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_550' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_550' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_551' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_551' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_551' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_551' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_552' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_552' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_552' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_552' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_553' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_553' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_553' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_553' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_554' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_554' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_554' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_554' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_555' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_555' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_555' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_555' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.09 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_556' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_556' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_556' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_556' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_557' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_557' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_557' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_557' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_558' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_558' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_558' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_558' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_559' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_559' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_559' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_559' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_560' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_560' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_560' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_560' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_561' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_561' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_561' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_561' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.14 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_562' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_562' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_562' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_562' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_563' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_563' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_563' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_563' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_564' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_564' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_564' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_564' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_565' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_565' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_565' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_565' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_566' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_566' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_566' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_566' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_567' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_567' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_567' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_567' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_568' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_568' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_568' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_568' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_569' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_569' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_569' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_569' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_570' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_570' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_570' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_570' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.14 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_571' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_571' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_571' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_571' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_572' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_572' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_572' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_572' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_573' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_573' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_573' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_573' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.16 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_574' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_574' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_574' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_574' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_575' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_575' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_575' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_575' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.16 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_576' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_576' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_576' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_576' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 9.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_577' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_577' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_577' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_577' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 9.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 9.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_578' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_578' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_578' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'PE_578' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.15 seconds; current allocated memory: 9.707 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 9.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_drain_AB_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 9.707 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 9.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 9.707 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 9.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 9.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 9.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_447_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_459_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_471_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_483_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_495_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_507_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_519_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_531_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_543_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_555_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_567_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_436_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_437_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_438_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_439_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_440_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_441_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_442_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_443_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_444_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_445_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_3072_Loop_data_load_proc25_U0 to PE_446_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C (from PE_435_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_445 (from PE_436_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_446 (from PE_437_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_447 (from PE_438_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_448 (from PE_439_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_449 (from PE_440_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_450 (from PE_441_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_451 (from PE_442_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_452 (from PE_443_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_453 (from PE_444_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_454 (from PE_445_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_446_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_455 (from PE_446_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_456 (from PE_447_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_457 (from PE_448_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_458 (from PE_449_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_459 (from PE_450_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_460 (from PE_451_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_461 (from PE_452_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_462 (from PE_453_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_463 (from PE_454_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_464 (from PE_455_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_465 (from PE_456_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_466 (from PE_457_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_458_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_467 (from PE_458_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_468 (from PE_459_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_469 (from PE_460_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_470 (from PE_461_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_471 (from PE_462_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_472 (from PE_463_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_473 (from PE_464_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_474 (from PE_465_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_475 (from PE_466_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_476 (from PE_467_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_477 (from PE_468_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_478 (from PE_469_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_470_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_479 (from PE_470_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_480 (from PE_471_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_481 (from PE_472_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_482 (from PE_473_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_483 (from PE_474_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_484 (from PE_475_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_485 (from PE_476_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_486 (from PE_477_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_487 (from PE_478_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_488 (from PE_479_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_489 (from PE_480_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_490 (from PE_481_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_482_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_491 (from PE_482_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_492 (from PE_483_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_493 (from PE_484_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_494 (from PE_485_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_495 (from PE_486_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_496 (from PE_487_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_497 (from PE_488_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_498 (from PE_489_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_499 (from PE_490_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_500 (from PE_491_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_501 (from PE_492_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_502 (from PE_493_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_494_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_503 (from PE_494_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_504 (from PE_495_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_505 (from PE_496_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_506 (from PE_497_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_507 (from PE_498_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_508 (from PE_499_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_509 (from PE_500_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_510 (from PE_501_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_511 (from PE_502_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_512 (from PE_503_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_513 (from PE_504_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_514 (from PE_505_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_506_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_515 (from PE_506_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_516 (from PE_507_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_517 (from PE_508_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_518 (from PE_509_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_519 (from PE_510_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_520 (from PE_511_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_521 (from PE_512_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_522 (from PE_513_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_523 (from PE_514_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_524 (from PE_515_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_525 (from PE_516_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_526 (from PE_517_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_518_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_527 (from PE_518_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_528 (from PE_519_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_529 (from PE_520_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_530 (from PE_521_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_531 (from PE_522_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_532 (from PE_523_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_533 (from PE_524_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_534 (from PE_525_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_535 (from PE_526_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_536 (from PE_527_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_537 (from PE_528_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_538 (from PE_529_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_530_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_539 (from PE_530_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_540 (from PE_531_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_541 (from PE_532_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_542 (from PE_533_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_543 (from PE_534_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_544 (from PE_535_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_545 (from PE_536_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_546 (from PE_537_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_547 (from PE_538_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_548 (from PE_539_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_549 (from PE_540_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_550 (from PE_541_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_542_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_551 (from PE_542_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_552 (from PE_543_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_553 (from PE_544_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_554 (from PE_545_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_555 (from PE_546_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_556 (from PE_547_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_557 (from PE_548_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_558 (from PE_549_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_559 (from PE_550_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_560 (from PE_551_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_561 (from PE_552_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_562 (from PE_553_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_554_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_563 (from PE_554_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_564 (from PE_555_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_565 (from PE_556_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_566 (from PE_557_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_567 (from PE_558_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_568 (from PE_559_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_569 (from PE_560_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_570 (from PE_561_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_571 (from PE_562_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_572 (from PE_563_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_573 (from PE_564_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_574 (from PE_565_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_566_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_575 (from PE_566_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_567_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_576 (from PE_567_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_568_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_577 (from PE_568_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_569_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_578 (from PE_569_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_570_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_579 (from PE_570_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_571_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_580 (from PE_571_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_572_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_581 (from PE_572_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_573_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_582 (from PE_573_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_574_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_583 (from PE_574_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_575_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_584 (from PE_575_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_576_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_585 (from PE_576_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_577_U0 to systolic_array_k_3072_Loop_data_drain_AB_proc26_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_586 (from PE_577_U0 to systolic_array_k_3072_Block_for_end114_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 34.93 seconds. CPU system time: 1.19 seconds. Elapsed time: 38.64 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.56 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc34_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_11_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_10_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_9_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_8_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_7_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_6_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_5_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_4_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_3_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_2_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'C_1_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'store_block_C'.
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc34_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln268', gemm_systolic_array.cpp:268) of variable 'add73_i_i_i', gemm_systolic_array.cpp:268 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:268) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc34_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln268', gemm_systolic_array.cpp:268) of variable 'add73_i_i_i', gemm_systolic_array.cpp:268 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:268) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc34_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln268', gemm_systolic_array.cpp:268) of variable 'add73_i_i_i', gemm_systolic_array.cpp:268 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:268) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc34_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln268', gemm_systolic_array.cpp:268) of variable 'add73_i_i_i', gemm_systolic_array.cpp:268 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:268) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'store_block_C_proc34_Pipeline_store_block_C' (loop 'store_block_C'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('C_0_0_addr_write_ln268', gemm_systolic_array.cpp:268) of variable 'add73_i_i_i', gemm_systolic_array.cpp:268 on array 'C_0_0' and 'load' operation ('C_0_0_load', gemm_systolic_array.cpp:268) on array 'C_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 73, loop 'store_block_C'
WARNING: [HLS 200-871] Estimated clock period (13.291ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'store_block_C_proc34_Pipeline_store_block_C' consists of the following:	'load' operation ('C_1_0_load_22', gemm_systolic_array.cpp:268) on array 'C_1_0' [356]  (3.25 ns)
	'mux' operation ('tmp_329_i_i', gemm_systolic_array.cpp:268) [368]  (2.78 ns)
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:268) [369]  (7.26 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 42.22 seconds. CPU system time: 0.95 seconds. Elapsed time: 45.19 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.79 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_block_C_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.43 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.93 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_143'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_142'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_141'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_140'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_139'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_138'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_137'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_136'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_135'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_134'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_133'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_132'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_131'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_130'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_129'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_128'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v236_12'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i15_l_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'l_S_i_j_0_i15_l_j11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.97 seconds. CPU system time: 0.87 seconds. Elapsed time: 29.72 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_219_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.54 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_223_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_223_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v127_write_ln232', bert_layer.cpp:232) of variable 'v128', bert_layer.cpp:232 on local variable 'v127' and 'load' operation ('v127_load', bert_layer.cpp:232) on local variable 'v127'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v127_write_ln232', bert_layer.cpp:232) of variable 'v128', bert_layer.cpp:232 on local variable 'v127' and 'load' operation ('v127_load', bert_layer.cpp:232) on local variable 'v127'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v127_write_ln232', bert_layer.cpp:232) of variable 'v128', bert_layer.cpp:232 on local variable 'v127' and 'load' operation ('v127_load', bert_layer.cpp:232) on local variable 'v127'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 34, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm_1_Pipeline_l_j6' consists of the following:	'fadd' operation ('v128', bert_layer.cpp:232) [40]  (7.26 ns)
	'store' operation ('v127_write_ln232', bert_layer.cpp:232) of variable 'v128', bert_layer.cpp:232 on local variable 'v127' [57]  (1.59 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.45 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.52 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 9.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.49 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i_l_j' pipeline 'l_bias_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_bias_i_l_j' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i_l_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.78 seconds. CPU system time: 0.18 seconds. Elapsed time: 12.68 seconds; current allocated memory: 9.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_load_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_Loop_data_load_proc15' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_load_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_4' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_5' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_6' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_7' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_9' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_10' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_11' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_12' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_13' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_14' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_15' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_16' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_17' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_18' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_19' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_20' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_21' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_22' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_23' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_24' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_25' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_26' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_27' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_28' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_29' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_30' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_31' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_32' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_33' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_34' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_35' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_36' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_37' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_38' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_39' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.29 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_40' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_41' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_42' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_43' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_44' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_45' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_46' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_47' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_48' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_49' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_50' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_51' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_52' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_53' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_54' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_55' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_56' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_57' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_58' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_59' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_60' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_61' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_62' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_63' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_64' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_65' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_66' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_67' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_68' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_69' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_70' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_71' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_72' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_73' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_74' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_75' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_76' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_77' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_78' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_79' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_80' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_81' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_82' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_83' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_84' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_85' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_85'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_86' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_86'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_87' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_88' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_88'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_89' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_89'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_90' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_91' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_92' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_93' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_94' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_95' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_96' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_97' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_98' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_99' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_100' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_101' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_102' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_103' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_104' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_105' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_106' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_107' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_108' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_109' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_110' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_111' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_112' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_113' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_114' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_115' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_116' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.35 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_117' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_118' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_119' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_120' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_121' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.39 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_122' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_123' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.4 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_124' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 9.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_125' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_126' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_127' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_128' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_129' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_130' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_131' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_132' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_133' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_134' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.39 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_135' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_136' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_137' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_138' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_139' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_140' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_141' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_142' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_143' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.37 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_144' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_145' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.39 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_146' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.39 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_drain_AB_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_Loop_data_drain_AB_proc16' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_drain_AB_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.03 seconds; current allocated memory: 10.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_Block_for_end114_proc' is 9219 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Block_for_end114_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 10.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.33 seconds; current allocated memory: 10.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.32 seconds; current allocated memory: 10.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc36_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_block_C_proc36_Pipeline_store_block_C' pipeline 'store_block_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'store_block_C_proc36_Pipeline_store_block_C' is 5472 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1264_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc36_Pipeline_store_block_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.58 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.89 seconds; current allocated memory: 10.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_block_C_proc36' is 5772 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.37 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.64 seconds; current allocated memory: 10.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_qkv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.23 seconds; current allocated memory: 10.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i_l_j31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i_l_j31' pipeline 'l_bias_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_bias_i_l_j31' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i_l_j31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.85 seconds; current allocated memory: 10.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i_l_j32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i_l_j32' pipeline 'l_bias_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_bias_i_l_j32' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i_l_j32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.84 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' pipeline 'l_mh_separate_i_s_l_j_s' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_32_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.16 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline 'VITIS_LOOP_40_1_VITIS_LOOP_41_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.69 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_load_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_Loop_data_load_proc17' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_load_proc17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_579' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_579' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_579'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_580' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_580' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_580'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_581' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_581' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_581'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_582' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_582' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_582'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_583' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_583' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_583'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_584' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_584' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_584'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.39 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_585' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_585' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_585'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_586' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_586' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_586'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_587' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_587' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_587'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_588' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_588' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_588'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_589' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_589' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_589'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_590' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_590' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_590'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_591' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_591' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_591'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_592' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_592' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_592'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_593' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_593' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_593'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.44 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_594' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_594' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_594'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.39 seconds; current allocated memory: 10.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_drain_AB_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_Loop_data_drain_AB_proc18' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_drain_AB_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.05 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Block_for_end114_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_43_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d8_S' is changed to 'fifo_w32_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d7_S' is changed to 'fifo_w32_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d6_S' is changed to 'fifo_w32_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d5_S' is changed to 'fifo_w32_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.12 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_block_C_proc_Pipeline_store_block_C' pipeline 'store_block_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc_Pipeline_store_block_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.87 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_attn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_norm_i2_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_norm_i2_l_j1' pipeline 'l_norm_i2_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_norm_i2_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j2' pipeline 'l_j2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.59 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i4_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i4_l_j3' pipeline 'l_update_i4_l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i4_l_j3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc27_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc27_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc27_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_load_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_Loop_data_load_proc19' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_load_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_595' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_595' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_595'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_596' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_596' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_596'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_597' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_597' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_597'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_598' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_598' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_598'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.44 seconds; current allocated memory: 10.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_599' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_599' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_599'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_600' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_600' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_600'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.39 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_601' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_601' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_601'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_602' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_602' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_602'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_603' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_603' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_603'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_604' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_604' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_604'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_605' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_605' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_605'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_606' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_606' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_606'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.41 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_607' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_607' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_607'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_608' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_608' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_608'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_609' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_609' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_609'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_610' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_610' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_610'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_drain_AB_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_Loop_data_drain_AB_proc20' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_drain_AB_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Block_for_end114_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_12_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_43_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d8_S' is changed to 'fifo_w32_d8_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d7_S' is changed to 'fifo_w32_d7_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d6_S' is changed to 'fifo_w32_d6_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d5_S' is changed to 'fifo_w32_d5_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.11 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc28_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_block_C_proc28_Pipeline_store_block_C' pipeline 'store_block_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc28_Pipeline_store_block_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d3_S' is changed to 'fifo_w2_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_cont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_cont'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' pipeline 'l_mh_merge_i_m_l_j_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.68 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i5_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i5_l_j4' pipeline 'l_bias_i5_l_j4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_bias_i5_l_j4' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i5_l_j4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.77 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc29_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc29_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc29_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.3 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2_Loop_data_load_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_2_Loop_data_load_proc21' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2_Loop_data_load_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_147' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_148' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_149' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_150' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_151' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_152' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_153' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_154' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_155' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_156' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_157' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_158' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_159' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_160' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_161' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_162' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_163' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_164' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_165' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_166' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_167' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_168' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_169' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_169'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_170' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_170'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_171' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_172' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_173' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_174' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_175' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_176' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_176'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_177' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_178' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_178'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_179' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.51 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_180' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_181' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_181'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_182' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_183' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_183'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_184' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_184'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_185' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_185'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_186' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_186'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_187' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_187'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_188' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_188'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.49 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_189' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_189'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_190' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_190'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_191' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_191'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_192' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.51 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_193' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_193'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_194' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_194'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.44 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_195' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_196' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_196'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_197' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.49 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_198' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_199' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_199'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_200' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_200' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_200'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_201' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_201' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_201'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_202' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_202' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_202'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_203' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_203'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_204' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_204' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_204'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_205' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_205' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_205'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_206' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_206' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_206'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_207' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_207' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_207'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_208' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_208' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_208'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.49 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_209' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_209'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_210' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_211' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_212' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_213' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_214' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_215' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_216' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_217' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_218' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_219' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_220' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_221' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_222' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_223' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_224' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_225' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.49 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_226' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_227' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_228' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_229' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_230' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_231' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_232' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_233' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_233'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_234' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_234'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_235' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_235'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_236' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_236'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_237' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_238' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_238'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_239' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_240' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.49 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_241' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_241'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_242' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_242' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_242'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_243' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_243'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.52 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_244' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_244' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_244'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.52 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_245' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_245'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.52 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_246' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_247' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_247'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_248' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_249' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_249'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.57 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_250' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_250' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_250'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.5 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_251' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_251'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_252' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_252'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.52 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_253' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_253'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_254' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_255' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_255'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_256' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_257' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_257' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_257'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_258' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_258' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_258'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.61 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_259' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_259'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.6 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_260' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_260' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_260'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.62 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_261' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_261'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.61 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_262' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_262'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.61 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_263' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_263' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_263'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.65 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_264' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_264'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.58 seconds; current allocated memory: 10.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_265' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_265'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.56 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_266' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_266'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.58 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_267' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_267'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.57 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_268' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_268'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.58 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_269' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_269'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_270' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_270'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.58 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_271' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_271'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_272' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_272'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_273' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_273'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_274' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_274'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_275' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_275'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_276' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_276'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_277' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_277'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_278' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_278'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_279' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_279' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_279'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_280' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_280'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_281' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_281' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_281'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.56 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_282' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_282'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.56 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_283' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_283'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.56 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_284' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_284'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.54 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_285' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_285'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.56 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_286' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_286'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_287' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_287'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.59 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_288' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_288'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_289' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_289' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_289'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_290' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_290' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_290'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.57 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2_Loop_data_drain_AB_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_2_Loop_data_drain_AB_proc22' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2_Loop_data_drain_AB_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.2 seconds; current allocated memory: 10.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_2_Block_for_end114_proc' is 9219 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2_Block_for_end114_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 10.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_2_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.47 seconds; current allocated memory: 10.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d24_S' is changed to 'fifo_w32_d24_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d23_S' is changed to 'fifo_w32_d23_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d22_S' is changed to 'fifo_w32_d22_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d21_S' is changed to 'fifo_w32_d21_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d20_S' is changed to 'fifo_w32_d20_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d19_S' is changed to 'fifo_w32_d19_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d18_S' is changed to 'fifo_w32_d18_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d17_S' is changed to 'fifo_w32_d17_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d16_S' is changed to 'fifo_w32_d16_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d15_S' is changed to 'fifo_w32_d15_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d14_S' is changed to 'fifo_w32_d14_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d13_S' is changed to 'fifo_w32_d13_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d12_S' is changed to 'fifo_w32_d12_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d11_S' is changed to 'fifo_w32_d11_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d10_S' is changed to 'fifo_w32_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d9_S' is changed to 'fifo_w32_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d8_S' is changed to 'fifo_w32_d8_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d7_S' is changed to 'fifo_w32_d7_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d6_S' is changed to 'fifo_w32_d6_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d5_S' is changed to 'fifo_w32_d5_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.24 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.8 seconds; current allocated memory: 10.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc30_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_block_C_proc30_Pipeline_store_block_C' pipeline 'store_block_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'store_block_C_proc30_Pipeline_store_block_C' is 5472 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1264_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc30_Pipeline_store_block_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.75 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.06 seconds; current allocated memory: 10.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_block_C_proc30' is 5772 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.45 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.73 seconds; current allocated memory: 10.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d3_S' is changed to 'fifo_w6_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_156_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 10.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.96 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.19 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' pipeline 'l_S_i_j_0_i7_l_j5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5' is 39309 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i7_l_j5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.98 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.31 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_223_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_223_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm/grp_fu_7488_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.52 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.94 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i10_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i10_l_j8' pipeline 'l_bias_i10_l_j8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_bias_i10_l_j8' is 5785 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_4_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i10_l_j8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.28 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc31_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc31_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc31_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 11.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3_Loop_data_load_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_3_Loop_data_load_proc23' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3_Loop_data_load_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_291' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_291'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_292' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_292' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_292'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_293' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_293'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_294' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_294'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_295' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_295' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_295'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_296' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_296'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_297' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_297' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_297'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.59 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_298' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_298' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_298'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_299' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_299'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_300' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_300' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_300'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_301' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_301' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_301'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_302' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_302' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_302'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.59 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_303' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_303'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_304' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_304'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_305' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_305' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_305'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_306' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_306'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_307' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_307' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_307'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_308' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_308' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_308'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_309' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_309' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_309'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_310' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_311' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_312' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_313' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_313' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_313'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_314' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_314'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_315' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_316' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_316' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_316'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_317' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_317' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_317'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_318' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_318'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_319' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_319' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_319'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_320' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_320' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_320'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_321' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_321' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_321'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_322' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_322'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_323' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_323' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_323'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_324' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_324' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_324'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_325' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_325'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_326' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_326'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_327' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_327'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_328' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_328' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_328'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_329' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_329' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_329'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_330' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_330' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_330'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_331' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_331' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_331'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_332' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_332' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_332'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_333' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_333'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_334' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_334'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_335' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_335' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_335'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_336' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_336' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_336'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_337' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_337' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_337'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_338' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_338' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_338'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_339' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_339' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_339'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_340' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_340' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_340'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_341' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_341' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_341'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_342' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_342' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_342'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_343' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_343' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_343'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_344' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_344' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_344'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_345' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_345' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_345'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_346' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_346' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_346'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_347' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_347' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_347'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_348' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_348' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_348'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_349' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_349'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_350' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_351' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_352' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_352' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_352'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_353' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_354' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_354' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_354'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_355' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_355'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_356' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_356'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_357' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_357'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_358' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_358' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_358'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_359' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_359' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_359'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_360' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_360'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_361' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_361'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_362' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_363' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_363'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_364' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_364' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_364'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_365' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_365' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_365'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_366' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_366' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_366'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_367' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_367' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_367'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_368' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_368' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_368'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_369' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_369' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_369'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_370' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_370' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_370'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_371' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_371' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_371'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_372' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_372' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_372'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_373' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_373' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_373'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_374' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_374' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_374'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_375' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_375' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_375'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_376' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_376' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_376'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_377' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_377' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_377'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_378' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_378' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_378'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_379' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_379'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_380' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_380'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_381' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_381'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_382' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_382'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_383' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_383' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_383'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_384' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_384'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.68 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_385' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_385'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_386' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_386'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_387' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_387'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_388' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_388'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.68 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_389' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_389'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_390' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_390'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_391' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_391'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_392' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_392'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_393' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_393'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_394' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_394'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_395' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_395'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_396' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_396'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_397' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_397'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_398' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_398'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_399' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_399'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_400' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_400'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.68 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_401' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_401'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_402' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_402'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_403' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_403'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_404' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_404'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_405' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_405'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_406' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_406'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_407' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_407'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.68 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_408' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_408'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_409' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_409'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_410' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_410'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_411' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_411'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_412' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_412'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_413' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_413'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_414' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_414'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_415' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_415'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_416' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_416'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_417' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_417'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_418' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_418'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_419' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_419'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.68 seconds; current allocated memory: 11.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_420' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_420'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_421' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_421' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_421'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_422' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_422'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_423' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_423' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_423'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_424' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_424' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_424'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_425' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_425' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_425'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_426' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_426' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_426'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_427' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_427' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_427'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_428' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_428' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_428'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_429' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_429' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_429'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_430' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_430' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_430'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_431' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_431' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_431'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_432' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_432'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_433' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_433'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_434' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_434'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.68 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3_Loop_data_drain_AB_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_3_Loop_data_drain_AB_proc24' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3_Loop_data_drain_AB_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.29 seconds; current allocated memory: 11.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_3_Block_for_end114_proc' is 9219 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3_Block_for_end114_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.47 seconds; current allocated memory: 11.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_3_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.58 seconds; current allocated memory: 11.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d24_S' is changed to 'fifo_w32_d24_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d23_S' is changed to 'fifo_w32_d23_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d22_S' is changed to 'fifo_w32_d22_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d21_S' is changed to 'fifo_w32_d21_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d20_S' is changed to 'fifo_w32_d20_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d19_S' is changed to 'fifo_w32_d19_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d18_S' is changed to 'fifo_w32_d18_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d17_S' is changed to 'fifo_w32_d17_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d16_S' is changed to 'fifo_w32_d16_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d15_S' is changed to 'fifo_w32_d15_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d14_S' is changed to 'fifo_w32_d14_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d13_S' is changed to 'fifo_w32_d13_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d12_S' is changed to 'fifo_w32_d12_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d11_S' is changed to 'fifo_w32_d11_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d10_S' is changed to 'fifo_w32_d10_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d9_S' is changed to 'fifo_w32_d9_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d8_S' is changed to 'fifo_w32_d8_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d7_S' is changed to 'fifo_w32_d7_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d6_S' is changed to 'fifo_w32_d6_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d5_S' is changed to 'fifo_w32_d5_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.6 seconds. CPU system time: 0.21 seconds. Elapsed time: 6.22 seconds; current allocated memory: 11.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc32_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_block_C_proc32_Pipeline_store_block_C' pipeline 'store_block_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'store_block_C_proc32_Pipeline_store_block_C' is 5760 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1264_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc32_Pipeline_store_block_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.85 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.16 seconds; current allocated memory: 11.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_block_C_proc32' is 6060 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.54 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.82 seconds; current allocated memory: 11.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x7' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.6 seconds; current allocated memory: 11.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.3 seconds; current allocated memory: 11.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12417 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.72 seconds. CPU system time: 0.29 seconds. Elapsed time: 10.61 seconds; current allocated memory: 11.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.82 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.16 seconds; current allocated memory: 11.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_16_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_16_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_7_full_dsp_1' is changed to 'dadd_64ns_64ns_64_7_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.31 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.92 seconds; current allocated memory: 11.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' pipeline 'l_S_i_j_0_i12_l_j9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9' is 57938 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1212_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_12_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i12_l_j9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.42 seconds; current allocated memory: 11.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i13_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i13_l_j10' pipeline 'l_bias_i13_l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_bias_i13_l_j10' is 5493 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i13_l_j10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.36 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.62 seconds; current allocated memory: 11.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc33_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc33_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc33_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.54 seconds; current allocated memory: 11.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.11 seconds; current allocated memory: 11.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_load_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_Loop_data_load_proc25' pipeline 'data_load' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_load_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_435' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_435'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.72 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_436' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_436'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.71 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_437' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_437'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_438' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_438'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_439' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_439'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_440' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_440'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_441' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_441'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_442' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_442'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_443' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_443'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_444' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_444'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_445' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_445' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_445'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.72 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_446' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_446' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_446'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_447' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_447' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_447'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_448' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_448'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.72 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_449' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_449' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_449'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_450' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_450' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_450'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_451' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_451' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_451'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.72 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_452' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_452' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_452'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_453' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_453' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_453'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_454' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_454' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_454'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_455' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_455' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_455'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_456' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_456' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_456'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_457' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_457' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_457'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_458' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_458' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_458'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_459' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_459' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_459'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_460' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_460' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_460'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_461' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_461' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_461'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_462' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_462' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_462'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_463' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_463' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_463'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_464' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_464' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_464'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_465' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_465' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_465'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_466' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_466' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_466'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.72 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_467' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_467'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_468' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_468' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_468'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_469' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_469' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_469'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_470' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_470' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_470'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_471' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_471' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_471'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_472' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_472' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_472'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_473' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_473' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_473'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_474' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_474' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_474'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_475' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_475'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_476' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_476' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_476'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_477' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_477' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_477'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_478' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_478'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_479' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_479' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_479'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_480' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_480' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_480'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_481' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_481'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_482' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_482' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_482'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_483' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_483' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_483'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_484' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_484' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_484'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_485' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_485' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_485'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_486' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_486' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_486'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_487' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_487' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_487'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_488' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_488'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_489' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_489' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_489'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_490' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_490' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_490'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_491' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_491' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_491'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_492' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_492' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_492'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_493' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_493' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_493'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_494' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_494' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_494'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_495' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_495' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_495'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_496' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_496' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_496'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_497' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_497' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_497'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_498' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_498' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_498'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_499' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_499' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_499'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_500' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_500' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_500'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_501' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_501' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_501'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_502' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_502' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_502'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_503' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_503' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_503'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_504' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_504' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_504'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_505' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_505' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_505'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_506' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_506' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_506'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_507' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_507' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_507'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.74 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_508' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_508' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_508'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_509' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_509' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_509'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_510' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_510'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_511' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_511' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_511'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.81 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_512' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_512'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_513' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_513'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_514' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_514' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_514'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_515' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_515' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_515'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_516' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_516' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_516'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_517' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_517' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_517'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_518' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_518' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_518'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_519' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_519' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_519'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_520' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_520' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_520'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_521' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_521' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_521'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_522' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_522' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_522'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_523' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_523' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_523'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_524' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_524' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_524'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_525' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_525'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_526' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_526' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_526'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_527' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_527' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_527'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_528' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_528' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_528'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_529' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_529' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_529'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_530' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_530' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_530'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_531' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_531' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_531'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_532' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_532' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_532'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_533' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_533' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_533'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_534' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_534' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_534'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_535' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_535' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_535'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_536' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_536' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_536'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_537' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_537' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_537'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_538' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_538' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_538'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_539' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_539' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_539'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_540' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_540' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_540'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_541' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_541' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_541'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_542' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_542' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_542'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_543' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_543' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_543'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_544' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_544' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_544'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_545' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_545' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_545'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_546' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_546' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_546'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.81 seconds; current allocated memory: 11.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_547' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_547' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_547'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_548' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_548' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_548'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_549' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_549' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_549'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_550' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_550' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_550'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_551' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_551' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_551'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_552' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_552' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_552'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_553' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_553' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_553'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_554' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_554' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_554'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_555' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_555' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_555'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_556' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_556' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_556'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_557' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_557' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_557'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_558' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_558' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_558'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_559' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_559' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_559'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_560' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_560' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_560'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_561' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_561' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_561'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_562' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_562' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_562'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.77 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_563' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_563' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_563'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_564' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_564' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_564'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_565' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_565' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_565'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_566' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_566' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_566'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_567' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_567' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_567'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_568' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_568' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_568'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_569' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_569' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_569'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_570' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_570' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_570'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_571' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_571' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_571'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.83 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_572' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_572' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_572'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.82 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_573' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_573' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_573'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_574' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_574' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_574'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.8 seconds; current allocated memory: 11.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_575' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_575' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_575'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 12.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_576' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_576' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_576'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 12.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_577' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_577' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_577'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 12.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_578' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_578' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_578'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 12.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_drain_AB_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_Loop_data_drain_AB_proc26' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_drain_AB_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 12.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Block_for_end114_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_3072_Block_for_end114_proc' is 9219 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Block_for_end114_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.56 seconds; current allocated memory: 12.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 12.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x8' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d24_S' is changed to 'fifo_w32_d24_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d23_S' is changed to 'fifo_w32_d23_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d22_S' is changed to 'fifo_w32_d22_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d21_S' is changed to 'fifo_w32_d21_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d20_S' is changed to 'fifo_w32_d20_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d19_S' is changed to 'fifo_w32_d19_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d18_S' is changed to 'fifo_w32_d18_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d17_S' is changed to 'fifo_w32_d17_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d16_S' is changed to 'fifo_w32_d16_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d15_S' is changed to 'fifo_w32_d15_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d14_S' is changed to 'fifo_w32_d14_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d13_S' is changed to 'fifo_w32_d13_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d12_S' is changed to 'fifo_w32_d12_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d11_S' is changed to 'fifo_w32_d11_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d10_S' is changed to 'fifo_w32_d10_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d9_S' is changed to 'fifo_w32_d9_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d8_S' is changed to 'fifo_w32_d8_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d7_S' is changed to 'fifo_w32_d7_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d6_S' is changed to 'fifo_w32_d6_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d5_S' is changed to 'fifo_w32_d5_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.93 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.61 seconds; current allocated memory: 12.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc34_Pipeline_store_block_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_block_C_proc34_Pipeline_store_block_C' pipeline 'store_block_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'store_block_C_proc34_Pipeline_store_block_C' is 5472 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1264_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc34_Pipeline_store_block_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.91 seconds. CPU system time: 0.14 seconds. Elapsed time: 7.24 seconds; current allocated memory: 12.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_block_C_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_block_C_proc34' is 5772 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_block_C_proc34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.66 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.97 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x9' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d3_S' is changed to 'fifo_w6_d3_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 12.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.31 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11' pipeline 'l_S_i_j_0_i15_l_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11' is 39309 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1210_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_10_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.23 seconds. CPU system time: 0.12 seconds. Elapsed time: 5.59 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_223_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_223_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 12.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm_1/grp_fu_7488_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.87 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.18 seconds; current allocated memory: 12.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v209_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v210_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v212_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v214_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v216_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v218_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer' is 34916 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.56 seconds. CPU system time: 0.99 seconds. Elapsed time: 28.41 seconds; current allocated memory: 12.461 GB.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_U(Bert_layer_fifo_w32_d24_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_287_U(Bert_layer_fifo_w32_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_288_U(Bert_layer_fifo_w32_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_289_U(Bert_layer_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_290_U(Bert_layer_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_291_U(Bert_layer_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_292_U(Bert_layer_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_293_U(Bert_layer_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_294_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_295_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_296_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_297_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_298_U(Bert_layer_fifo_w32_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_299_U(Bert_layer_fifo_w32_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_300_U(Bert_layer_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_301_U(Bert_layer_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_302_U(Bert_layer_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_303_U(Bert_layer_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_304_U(Bert_layer_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_305_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_306_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_307_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_308_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_309_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_310_U(Bert_layer_fifo_w32_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_311_U(Bert_layer_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_312_U(Bert_layer_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_313_U(Bert_layer_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_314_U(Bert_layer_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_315_U(Bert_layer_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_316_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_317_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_318_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_319_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_320_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_321_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_322_U(Bert_layer_fifo_w32_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_323_U(Bert_layer_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_324_U(Bert_layer_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_325_U(Bert_layer_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_326_U(Bert_layer_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_327_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_328_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_329_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_330_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_331_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_332_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_333_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_334_U(Bert_layer_fifo_w32_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_335_U(Bert_layer_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_336_U(Bert_layer_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_337_U(Bert_layer_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_338_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_339_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_340_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_341_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_342_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_343_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_344_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_345_U(Bert_layer_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_346_U(Bert_layer_fifo_w32_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_347_U(Bert_layer_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_348_U(Bert_layer_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_349_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_350_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_351_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_352_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_353_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_354_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_355_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_356_U(Bert_layer_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_357_U(Bert_layer_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_358_U(Bert_layer_fifo_w32_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_359_U(Bert_layer_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_360_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_361_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_362_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_363_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_364_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_365_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_366_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_367_U(Bert_layer_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_368_U(Bert_layer_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_369_U(Bert_layer_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_370_U(Bert_layer_fifo_w32_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_371_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_372_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_373_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_374_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_375_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_376_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_377_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_378_U(Bert_layer_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_379_U(Bert_layer_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_380_U(Bert_layer_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_381_U(Bert_layer_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_382_U(Bert_layer_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_383_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_384_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_385_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_386_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_387_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_388_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_389_U(Bert_layer_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_390_U(Bert_layer_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_391_U(Bert_layer_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_392_U(Bert_layer_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_393_U(Bert_layer_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_394_U(Bert_layer_fifo_w32_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_395_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_396_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_397_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_398_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_399_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_400_U(Bert_layer_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_401_U(Bert_layer_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_402_U(Bert_layer_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_403_U(Bert_layer_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_404_U(Bert_layer_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_405_U(Bert_layer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_406_U(Bert_layer_fifo_w32_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_407_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_408_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_409_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_410_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_411_U(Bert_layer_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_412_U(Bert_layer_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_413_U(Bert_layer_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_414_U(Bert_layer_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_415_U(Bert_layer_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_416_U(Bert_layer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_417_U(Bert_layer_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_418_U(Bert_layer_fifo_w32_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_419_U(Bert_layer_fifo_w32_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_420_U(Bert_layer_fifo_w32_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_421_U(Bert_layer_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_422_U(Bert_layer_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_423_U(Bert_layer_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_424_U(Bert_layer_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_425_U(Bert_layer_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_426_U(Bert_layer_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_427_U(Bert_layer_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_428_U(Bert_layer_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_429_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_287_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_288_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_289_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_290_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_291_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_292_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_293_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_294_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_295_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_296_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_297_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_298_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_299_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_300_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_301_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_302_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_303_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_304_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_305_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_306_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_307_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_308_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_309_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_310_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_311_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_312_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_313_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_314_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_315_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_316_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_317_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_318_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_319_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_320_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_321_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_322_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_323_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_324_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_325_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_326_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_327_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_328_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_329_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_330_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_331_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_332_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_333_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_334_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_335_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_336_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_337_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_338_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_339_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_340_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_341_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_342_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_343_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_344_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_345_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_346_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_347_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_348_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_349_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_350_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_351_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_352_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_353_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_354_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_355_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_356_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_357_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_358_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_359_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_360_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_361_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_362_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_363_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_364_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_365_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_366_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_367_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_368_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_369_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_370_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_371_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_372_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_373_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_374_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_375_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_376_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_377_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_378_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_379_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_380_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_381_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_382_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_383_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_384_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_385_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_386_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_387_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_388_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_389_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_390_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_391_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_392_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_393_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_394_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_395_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_396_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_397_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_398_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_399_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_400_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_401_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_402_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_403_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_404_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_405_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_406_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_407_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_408_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_409_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_410_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_411_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_412_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_413_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_414_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_415_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_416_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_417_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_418_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_419_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_420_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_421_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_422_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_423_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_424_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_425_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_426_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_427_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_428_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_429_load_loc_channel_U(Bert_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(Bert_layer_start_for_PE_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_4_U0_U(Bert_layer_start_for_PE_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_5_U0_U(Bert_layer_start_for_PE_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_6_U0_U(Bert_layer_start_for_PE_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_7_U0_U(Bert_layer_start_for_PE_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_U0_U(Bert_layer_start_for_PE_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_9_U0_U(Bert_layer_start_for_PE_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_10_U0_U(Bert_layer_start_for_PE_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_11_U0_U(Bert_layer_start_for_PE_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_12_U0_U(Bert_layer_start_for_PE_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_13_U0_U(Bert_layer_start_for_PE_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_14_U0_U(Bert_layer_start_for_PE_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_15_U0_U(Bert_layer_start_for_PE_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_27_U0_U(Bert_layer_start_for_PE_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_39_U0_U(Bert_layer_start_for_PE_39_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_51_U0_U(Bert_layer_start_for_PE_51_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_63_U0_U(Bert_layer_start_for_PE_63_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_75_U0_U(Bert_layer_start_for_PE_75_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_87_U0_U(Bert_layer_start_for_PE_87_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_99_U0_U(Bert_layer_start_for_PE_99_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_111_U0_U(Bert_layer_start_for_PE_111_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_123_U0_U(Bert_layer_start_for_PE_123_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_135_U0_U(Bert_layer_start_for_PE_135_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_16_U0_U(Bert_layer_start_for_PE_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_17_U0_U(Bert_layer_start_for_PE_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_18_U0_U(Bert_layer_start_for_PE_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_19_U0_U(Bert_layer_start_for_PE_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_20_U0_U(Bert_layer_start_for_PE_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_21_U0_U(Bert_layer_start_for_PE_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_22_U0_U(Bert_layer_start_for_PE_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_23_U0_U(Bert_layer_start_for_PE_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_24_U0_U(Bert_layer_start_for_PE_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_25_U0_U(Bert_layer_start_for_PE_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_26_U0_U(Bert_layer_start_for_PE_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_Loop_data_drain_AB_proc16_U0_U(Bert_layer_start_for_systolic_array_k_768_Loop_data_drain_AB_proc16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_29_U0_U(Bert_layer_start_for_PE_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_30_U0_U(Bert_layer_start_for_PE_30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_31_U0_U(Bert_layer_start_for_PE_31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_32_U0_U(Bert_layer_start_for_PE_32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_33_U0_U(Bert_layer_start_for_PE_33_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_34_U0_U(Bert_layer_start_for_PE_34_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_35_U0_U(Bert_layer_start_for_PE_35_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_36_U0_U(Bert_layer_start_for_PE_36_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_37_U0_U(Bert_layer_start_for_PE_37_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_38_U0_U(Bert_layer_start_for_PE_38_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_28_U0_U(Bert_layer_start_for_PE_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_42_U0_U(Bert_layer_start_for_PE_42_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_43_U0_U(Bert_layer_start_for_PE_43_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_44_U0_U(Bert_layer_start_for_PE_44_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_45_U0_U(Bert_layer_start_for_PE_45_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_46_U0_U(Bert_layer_start_for_PE_46_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_47_U0_U(Bert_layer_start_for_PE_47_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_48_U0_U(Bert_layer_start_for_PE_48_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_49_U0_U(Bert_layer_start_for_PE_49_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_50_U0_U(Bert_layer_start_for_PE_50_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_40_U0_U(Bert_layer_start_for_PE_40_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_41_U0_U(Bert_layer_start_for_PE_41_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_55_U0_U(Bert_layer_start_for_PE_55_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_56_U0_U(Bert_layer_start_for_PE_56_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_57_U0_U(Bert_layer_start_for_PE_57_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_58_U0_U(Bert_layer_start_for_PE_58_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_59_U0_U(Bert_layer_start_for_PE_59_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_60_U0_U(Bert_layer_start_for_PE_60_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_61_U0_U(Bert_layer_start_for_PE_61_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_62_U0_U(Bert_layer_start_for_PE_62_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_52_U0_U(Bert_layer_start_for_PE_52_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_53_U0_U(Bert_layer_start_for_PE_53_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_54_U0_U(Bert_layer_start_for_PE_54_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_68_U0_U(Bert_layer_start_for_PE_68_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_69_U0_U(Bert_layer_start_for_PE_69_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_70_U0_U(Bert_layer_start_for_PE_70_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_71_U0_U(Bert_layer_start_for_PE_71_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_72_U0_U(Bert_layer_start_for_PE_72_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_73_U0_U(Bert_layer_start_for_PE_73_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_74_U0_U(Bert_layer_start_for_PE_74_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_64_U0_U(Bert_layer_start_for_PE_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_65_U0_U(Bert_layer_start_for_PE_65_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_66_U0_U(Bert_layer_start_for_PE_66_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_67_U0_U(Bert_layer_start_for_PE_67_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_81_U0_U(Bert_layer_start_for_PE_81_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_82_U0_U(Bert_layer_start_for_PE_82_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_83_U0_U(Bert_layer_start_for_PE_83_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_84_U0_U(Bert_layer_start_for_PE_84_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_85_U0_U(Bert_layer_start_for_PE_85_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_86_U0_U(Bert_layer_start_for_PE_86_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_76_U0_U(Bert_layer_start_for_PE_76_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_77_U0_U(Bert_layer_start_for_PE_77_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_78_U0_U(Bert_layer_start_for_PE_78_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_79_U0_U(Bert_layer_start_for_PE_79_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_80_U0_U(Bert_layer_start_for_PE_80_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_94_U0_U(Bert_layer_start_for_PE_94_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_95_U0_U(Bert_layer_start_for_PE_95_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_96_U0_U(Bert_layer_start_for_PE_96_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_97_U0_U(Bert_layer_start_for_PE_97_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_98_U0_U(Bert_layer_start_for_PE_98_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_88_U0_U(Bert_layer_start_for_PE_88_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_89_U0_U(Bert_layer_start_for_PE_89_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_90_U0_U(Bert_layer_start_for_PE_90_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_91_U0_U(Bert_layer_start_for_PE_91_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_92_U0_U(Bert_layer_start_for_PE_92_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_93_U0_U(Bert_layer_start_for_PE_93_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_107_U0_U(Bert_layer_start_for_PE_107_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_108_U0_U(Bert_layer_start_for_PE_108_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_109_U0_U(Bert_layer_start_for_PE_109_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_110_U0_U(Bert_layer_start_for_PE_110_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_100_U0_U(Bert_layer_start_for_PE_100_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_101_U0_U(Bert_layer_start_for_PE_101_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_102_U0_U(Bert_layer_start_for_PE_102_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_103_U0_U(Bert_layer_start_for_PE_103_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_104_U0_U(Bert_layer_start_for_PE_104_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_105_U0_U(Bert_layer_start_for_PE_105_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_106_U0_U(Bert_layer_start_for_PE_106_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_120_U0_U(Bert_layer_start_for_PE_120_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_121_U0_U(Bert_layer_start_for_PE_121_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_122_U0_U(Bert_layer_start_for_PE_122_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_112_U0_U(Bert_layer_start_for_PE_112_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_113_U0_U(Bert_layer_start_for_PE_113_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_114_U0_U(Bert_layer_start_for_PE_114_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_115_U0_U(Bert_layer_start_for_PE_115_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_116_U0_U(Bert_layer_start_for_PE_116_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_117_U0_U(Bert_layer_start_for_PE_117_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_118_U0_U(Bert_layer_start_for_PE_118_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_119_U0_U(Bert_layer_start_for_PE_119_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_133_U0_U(Bert_layer_start_for_PE_133_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_134_U0_U(Bert_layer_start_for_PE_134_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_124_U0_U(Bert_layer_start_for_PE_124_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_125_U0_U(Bert_layer_start_for_PE_125_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_126_U0_U(Bert_layer_start_for_PE_126_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_127_U0_U(Bert_layer_start_for_PE_127_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_128_U0_U(Bert_layer_start_for_PE_128_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_129_U0_U(Bert_layer_start_for_PE_129_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_130_U0_U(Bert_layer_start_for_PE_130_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_131_U0_U(Bert_layer_start_for_PE_131_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_132_U0_U(Bert_layer_start_for_PE_132_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_146_U0_U(Bert_layer_start_for_PE_146_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_136_U0_U(Bert_layer_start_for_PE_136_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_137_U0_U(Bert_layer_start_for_PE_137_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_138_U0_U(Bert_layer_start_for_PE_138_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_139_U0_U(Bert_layer_start_for_PE_139_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_140_U0_U(Bert_layer_start_for_PE_140_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_141_U0_U(Bert_layer_start_for_PE_141_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_142_U0_U(Bert_layer_start_for_PE_142_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_143_U0_U(Bert_layer_start_for_PE_143_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_144_U0_U(Bert_layer_start_for_PE_144_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_145_U0_U(Bert_layer_start_for_PE_145_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_U0_U(Bert_layer_start_for_systolic_array_k_768_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_U(Bert_layer_fifo_w32_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_430_U(Bert_layer_fifo_w32_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_431_U(Bert_layer_fifo_w32_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_432_U(Bert_layer_fifo_w32_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_433_U(Bert_layer_fifo_w32_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_434_U(Bert_layer_fifo_w32_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_435_U(Bert_layer_fifo_w32_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_436_U(Bert_layer_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_437_U(Bert_layer_fifo_w32_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_438_U(Bert_layer_fifo_w32_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_439_U(Bert_layer_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_440_U(Bert_layer_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_441_U(Bert_layer_fifo_w32_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_442_U(Bert_layer_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_443_U(Bert_layer_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_444_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_430_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_431_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_432_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_433_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_434_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_435_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_436_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_437_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_438_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_439_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_440_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_441_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_442_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_443_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_444_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_579_U0_U(Bert_layer_start_for_PE_579_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_580_U0_U(Bert_layer_start_for_PE_580_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_581_U0_U(Bert_layer_start_for_PE_581_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_582_U0_U(Bert_layer_start_for_PE_582_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_583_U0_U(Bert_layer_start_for_PE_583_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_587_U0_U(Bert_layer_start_for_PE_587_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_591_U0_U(Bert_layer_start_for_PE_591_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_584_U0_U(Bert_layer_start_for_PE_584_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_585_U0_U(Bert_layer_start_for_PE_585_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_586_U0_U(Bert_layer_start_for_PE_586_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_Loop_data_drain_AB_proc18_U0_U(Bert_layer_start_for_systolic_array_k_64_Loop_data_drain_AB_proc18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_589_U0_U(Bert_layer_start_for_PE_589_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_590_U0_U(Bert_layer_start_for_PE_590_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_588_U0_U(Bert_layer_start_for_PE_588_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_594_U0_U(Bert_layer_start_for_PE_594_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_592_U0_U(Bert_layer_start_for_PE_592_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_593_U0_U(Bert_layer_start_for_PE_593_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_05_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_16_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_27_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_38_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_09_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_110_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_211_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_312_U(Bert_layer_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_64_U0_U(Bert_layer_start_for_systolic_array_k_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_U(Bert_layer_fifo_w32_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_588_U(Bert_layer_fifo_w32_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_589_U(Bert_layer_fifo_w32_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_590_U(Bert_layer_fifo_w32_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_591_U(Bert_layer_fifo_w32_d7_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_592_U(Bert_layer_fifo_w32_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_593_U(Bert_layer_fifo_w32_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_594_U(Bert_layer_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_595_U(Bert_layer_fifo_w32_d6_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_596_U(Bert_layer_fifo_w32_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_597_U(Bert_layer_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_598_U(Bert_layer_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_599_U(Bert_layer_fifo_w32_d5_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_600_U(Bert_layer_fifo_w32_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_601_U(Bert_layer_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_602_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_588_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_589_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_590_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_591_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_592_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_593_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_594_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_595_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_596_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_597_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_598_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_599_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_600_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_601_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_602_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_595_U0_U(Bert_layer_start_for_PE_595_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_596_U0_U(Bert_layer_start_for_PE_596_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_597_U0_U(Bert_layer_start_for_PE_597_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_598_U0_U(Bert_layer_start_for_PE_598_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_599_U0_U(Bert_layer_start_for_PE_599_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_603_U0_U(Bert_layer_start_for_PE_603_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_607_U0_U(Bert_layer_start_for_PE_607_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_600_U0_U(Bert_layer_start_for_PE_600_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_601_U0_U(Bert_layer_start_for_PE_601_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_602_U0_U(Bert_layer_start_for_PE_602_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_Loop_data_drain_AB_proc20_U0_U(Bert_layer_start_for_systolic_array_k_12_Loop_data_drain_AB_proc20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_605_U0_U(Bert_layer_start_for_PE_605_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_606_U0_U(Bert_layer_start_for_PE_606_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_604_U0_U(Bert_layer_start_for_PE_604_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_610_U0_U(Bert_layer_start_for_PE_610_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_608_U0_U(Bert_layer_start_for_PE_608_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_609_U0_U(Bert_layer_start_for_PE_609_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_05_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_16_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_27_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_38_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ii_c_U(Bert_layer_fifo_w2_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w4_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_09_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_110_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_211_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_312_U(Bert_layer_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_12_U0_U(Bert_layer_start_for_systolic_array_k_12_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v84_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v84_4_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v85_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v86_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v86_4_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_U(Bert_layer_fifo_w32_d24_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_144_U(Bert_layer_fifo_w32_d23_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_145_U(Bert_layer_fifo_w32_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_146_U(Bert_layer_fifo_w32_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_147_U(Bert_layer_fifo_w32_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_148_U(Bert_layer_fifo_w32_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_149_U(Bert_layer_fifo_w32_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_150_U(Bert_layer_fifo_w32_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_151_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_152_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_153_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_154_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_155_U(Bert_layer_fifo_w32_d23_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_156_U(Bert_layer_fifo_w32_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_157_U(Bert_layer_fifo_w32_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_158_U(Bert_layer_fifo_w32_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_159_U(Bert_layer_fifo_w32_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_160_U(Bert_layer_fifo_w32_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_161_U(Bert_layer_fifo_w32_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_162_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_163_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_164_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_165_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_166_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_167_U(Bert_layer_fifo_w32_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_168_U(Bert_layer_fifo_w32_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_169_U(Bert_layer_fifo_w32_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_170_U(Bert_layer_fifo_w32_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_171_U(Bert_layer_fifo_w32_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_172_U(Bert_layer_fifo_w32_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_173_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_174_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_175_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_176_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_177_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_178_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_179_U(Bert_layer_fifo_w32_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_180_U(Bert_layer_fifo_w32_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_181_U(Bert_layer_fifo_w32_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_182_U(Bert_layer_fifo_w32_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_183_U(Bert_layer_fifo_w32_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_184_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_185_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_186_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_187_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_188_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_189_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_190_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_191_U(Bert_layer_fifo_w32_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_192_U(Bert_layer_fifo_w32_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_193_U(Bert_layer_fifo_w32_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_194_U(Bert_layer_fifo_w32_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_195_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_196_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_197_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_198_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_199_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_200_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_201_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_202_U(Bert_layer_fifo_w32_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_203_U(Bert_layer_fifo_w32_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_204_U(Bert_layer_fifo_w32_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_205_U(Bert_layer_fifo_w32_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_206_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_207_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_208_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_209_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_210_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_211_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_212_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_213_U(Bert_layer_fifo_w32_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_214_U(Bert_layer_fifo_w32_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_215_U(Bert_layer_fifo_w32_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_216_U(Bert_layer_fifo_w32_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_217_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_218_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_219_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_220_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_221_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_222_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_223_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_224_U(Bert_layer_fifo_w32_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_225_U(Bert_layer_fifo_w32_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_226_U(Bert_layer_fifo_w32_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_227_U(Bert_layer_fifo_w32_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_228_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_229_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_230_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_231_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_232_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_233_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_234_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_235_U(Bert_layer_fifo_w32_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_236_U(Bert_layer_fifo_w32_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_237_U(Bert_layer_fifo_w32_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_238_U(Bert_layer_fifo_w32_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_239_U(Bert_layer_fifo_w32_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_240_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_241_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_242_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_243_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_244_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_245_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_246_U(Bert_layer_fifo_w32_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_247_U(Bert_layer_fifo_w32_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_248_U(Bert_layer_fifo_w32_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_249_U(Bert_layer_fifo_w32_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_250_U(Bert_layer_fifo_w32_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_251_U(Bert_layer_fifo_w32_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_252_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_253_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_254_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_255_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_256_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_257_U(Bert_layer_fifo_w32_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_258_U(Bert_layer_fifo_w32_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_259_U(Bert_layer_fifo_w32_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_260_U(Bert_layer_fifo_w32_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_261_U(Bert_layer_fifo_w32_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_262_U(Bert_layer_fifo_w32_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_263_U(Bert_layer_fifo_w32_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_264_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_265_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_266_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_267_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_268_U(Bert_layer_fifo_w32_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_269_U(Bert_layer_fifo_w32_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_270_U(Bert_layer_fifo_w32_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_271_U(Bert_layer_fifo_w32_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_272_U(Bert_layer_fifo_w32_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_273_U(Bert_layer_fifo_w32_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_274_U(Bert_layer_fifo_w32_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_275_U(Bert_layer_fifo_w32_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_276_U(Bert_layer_fifo_w32_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_277_U(Bert_layer_fifo_w32_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_278_U(Bert_layer_fifo_w32_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_279_U(Bert_layer_fifo_w32_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_280_U(Bert_layer_fifo_w32_d8_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_281_U(Bert_layer_fifo_w32_d7_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_282_U(Bert_layer_fifo_w32_d6_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_283_U(Bert_layer_fifo_w32_d5_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_284_U(Bert_layer_fifo_w32_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_285_U(Bert_layer_fifo_w32_d3_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_286_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_144_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_145_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_146_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_147_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_148_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_149_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_150_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_151_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_152_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_153_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_154_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_155_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_156_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_157_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_158_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_159_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_160_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_161_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_162_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_163_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_164_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_165_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_166_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_167_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_168_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_169_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_170_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_171_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_172_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_173_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_174_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_175_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_176_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_177_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_178_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_179_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_180_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_181_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_182_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_183_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_184_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_185_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_186_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_187_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_188_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_189_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_190_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_191_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_192_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_193_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_194_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_195_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_196_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_197_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_198_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_199_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_200_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_201_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_202_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_203_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_204_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_205_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_206_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_207_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_208_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_209_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_210_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_211_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_212_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_213_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_214_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_215_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_216_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_217_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_218_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_219_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_220_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_221_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_222_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_223_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_224_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_225_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_226_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_227_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_228_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_229_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_230_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_231_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_232_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_233_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_234_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_235_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_236_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_237_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_238_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_239_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_240_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_241_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_242_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_243_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_244_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_245_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_246_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_247_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_248_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_249_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_250_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_251_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_252_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_253_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_254_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_255_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_256_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_257_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_258_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_259_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_260_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_261_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_262_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_263_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_264_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_265_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_266_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_267_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_268_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_269_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_270_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_271_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_272_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_273_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_274_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_275_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_276_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_277_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_278_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_279_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_280_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_281_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_282_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_283_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_284_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_285_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_286_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_147_U0_U(Bert_layer_start_for_PE_147_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_148_U0_U(Bert_layer_start_for_PE_148_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_149_U0_U(Bert_layer_start_for_PE_149_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_150_U0_U(Bert_layer_start_for_PE_150_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_151_U0_U(Bert_layer_start_for_PE_151_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_152_U0_U(Bert_layer_start_for_PE_152_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_153_U0_U(Bert_layer_start_for_PE_153_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_154_U0_U(Bert_layer_start_for_PE_154_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_155_U0_U(Bert_layer_start_for_PE_155_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_156_U0_U(Bert_layer_start_for_PE_156_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_157_U0_U(Bert_layer_start_for_PE_157_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_158_U0_U(Bert_layer_start_for_PE_158_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_159_U0_U(Bert_layer_start_for_PE_159_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_171_U0_U(Bert_layer_start_for_PE_171_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_183_U0_U(Bert_layer_start_for_PE_183_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_195_U0_U(Bert_layer_start_for_PE_195_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_207_U0_U(Bert_layer_start_for_PE_207_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_219_U0_U(Bert_layer_start_for_PE_219_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_231_U0_U(Bert_layer_start_for_PE_231_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_243_U0_U(Bert_layer_start_for_PE_243_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_255_U0_U(Bert_layer_start_for_PE_255_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_267_U0_U(Bert_layer_start_for_PE_267_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_279_U0_U(Bert_layer_start_for_PE_279_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_160_U0_U(Bert_layer_start_for_PE_160_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_161_U0_U(Bert_layer_start_for_PE_161_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_162_U0_U(Bert_layer_start_for_PE_162_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_163_U0_U(Bert_layer_start_for_PE_163_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_164_U0_U(Bert_layer_start_for_PE_164_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_165_U0_U(Bert_layer_start_for_PE_165_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_166_U0_U(Bert_layer_start_for_PE_166_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_167_U0_U(Bert_layer_start_for_PE_167_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_168_U0_U(Bert_layer_start_for_PE_168_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_169_U0_U(Bert_layer_start_for_PE_169_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_170_U0_U(Bert_layer_start_for_PE_170_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0_U(Bert_layer_start_for_systolic_array_k_768_2_Loop_data_drain_AB_proc22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_173_U0_U(Bert_layer_start_for_PE_173_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_174_U0_U(Bert_layer_start_for_PE_174_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_175_U0_U(Bert_layer_start_for_PE_175_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_176_U0_U(Bert_layer_start_for_PE_176_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_177_U0_U(Bert_layer_start_for_PE_177_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_178_U0_U(Bert_layer_start_for_PE_178_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_179_U0_U(Bert_layer_start_for_PE_179_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_180_U0_U(Bert_layer_start_for_PE_180_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_181_U0_U(Bert_layer_start_for_PE_181_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_182_U0_U(Bert_layer_start_for_PE_182_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_172_U0_U(Bert_layer_start_for_PE_172_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_186_U0_U(Bert_layer_start_for_PE_186_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_187_U0_U(Bert_layer_start_for_PE_187_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_188_U0_U(Bert_layer_start_for_PE_188_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_189_U0_U(Bert_layer_start_for_PE_189_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_190_U0_U(Bert_layer_start_for_PE_190_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_191_U0_U(Bert_layer_start_for_PE_191_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_192_U0_U(Bert_layer_start_for_PE_192_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_193_U0_U(Bert_layer_start_for_PE_193_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_194_U0_U(Bert_layer_start_for_PE_194_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_184_U0_U(Bert_layer_start_for_PE_184_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_185_U0_U(Bert_layer_start_for_PE_185_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_199_U0_U(Bert_layer_start_for_PE_199_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_200_U0_U(Bert_layer_start_for_PE_200_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_201_U0_U(Bert_layer_start_for_PE_201_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_202_U0_U(Bert_layer_start_for_PE_202_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_203_U0_U(Bert_layer_start_for_PE_203_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_204_U0_U(Bert_layer_start_for_PE_204_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_205_U0_U(Bert_layer_start_for_PE_205_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_206_U0_U(Bert_layer_start_for_PE_206_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_196_U0_U(Bert_layer_start_for_PE_196_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_197_U0_U(Bert_layer_start_for_PE_197_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_198_U0_U(Bert_layer_start_for_PE_198_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_212_U0_U(Bert_layer_start_for_PE_212_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_213_U0_U(Bert_layer_start_for_PE_213_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_214_U0_U(Bert_layer_start_for_PE_214_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_215_U0_U(Bert_layer_start_for_PE_215_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_216_U0_U(Bert_layer_start_for_PE_216_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_217_U0_U(Bert_layer_start_for_PE_217_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_218_U0_U(Bert_layer_start_for_PE_218_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_208_U0_U(Bert_layer_start_for_PE_208_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_209_U0_U(Bert_layer_start_for_PE_209_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_210_U0_U(Bert_layer_start_for_PE_210_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_211_U0_U(Bert_layer_start_for_PE_211_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_225_U0_U(Bert_layer_start_for_PE_225_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_226_U0_U(Bert_layer_start_for_PE_226_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_227_U0_U(Bert_layer_start_for_PE_227_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_228_U0_U(Bert_layer_start_for_PE_228_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_229_U0_U(Bert_layer_start_for_PE_229_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_230_U0_U(Bert_layer_start_for_PE_230_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_220_U0_U(Bert_layer_start_for_PE_220_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_221_U0_U(Bert_layer_start_for_PE_221_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_222_U0_U(Bert_layer_start_for_PE_222_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_223_U0_U(Bert_layer_start_for_PE_223_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_224_U0_U(Bert_layer_start_for_PE_224_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_238_U0_U(Bert_layer_start_for_PE_238_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_239_U0_U(Bert_layer_start_for_PE_239_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_240_U0_U(Bert_layer_start_for_PE_240_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_241_U0_U(Bert_layer_start_for_PE_241_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_242_U0_U(Bert_layer_start_for_PE_242_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_232_U0_U(Bert_layer_start_for_PE_232_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_233_U0_U(Bert_layer_start_for_PE_233_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_234_U0_U(Bert_layer_start_for_PE_234_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_235_U0_U(Bert_layer_start_for_PE_235_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_236_U0_U(Bert_layer_start_for_PE_236_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_237_U0_U(Bert_layer_start_for_PE_237_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_251_U0_U(Bert_layer_start_for_PE_251_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_252_U0_U(Bert_layer_start_for_PE_252_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_253_U0_U(Bert_layer_start_for_PE_253_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_254_U0_U(Bert_layer_start_for_PE_254_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_244_U0_U(Bert_layer_start_for_PE_244_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_245_U0_U(Bert_layer_start_for_PE_245_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_246_U0_U(Bert_layer_start_for_PE_246_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_247_U0_U(Bert_layer_start_for_PE_247_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_248_U0_U(Bert_layer_start_for_PE_248_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_249_U0_U(Bert_layer_start_for_PE_249_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_250_U0_U(Bert_layer_start_for_PE_250_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_264_U0_U(Bert_layer_start_for_PE_264_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_265_U0_U(Bert_layer_start_for_PE_265_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_266_U0_U(Bert_layer_start_for_PE_266_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_256_U0_U(Bert_layer_start_for_PE_256_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_257_U0_U(Bert_layer_start_for_PE_257_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_258_U0_U(Bert_layer_start_for_PE_258_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_259_U0_U(Bert_layer_start_for_PE_259_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_260_U0_U(Bert_layer_start_for_PE_260_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_261_U0_U(Bert_layer_start_for_PE_261_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_262_U0_U(Bert_layer_start_for_PE_262_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_263_U0_U(Bert_layer_start_for_PE_263_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_277_U0_U(Bert_layer_start_for_PE_277_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_278_U0_U(Bert_layer_start_for_PE_278_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_268_U0_U(Bert_layer_start_for_PE_268_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_269_U0_U(Bert_layer_start_for_PE_269_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_270_U0_U(Bert_layer_start_for_PE_270_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_271_U0_U(Bert_layer_start_for_PE_271_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_272_U0_U(Bert_layer_start_for_PE_272_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_273_U0_U(Bert_layer_start_for_PE_273_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_274_U0_U(Bert_layer_start_for_PE_274_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_275_U0_U(Bert_layer_start_for_PE_275_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_276_U0_U(Bert_layer_start_for_PE_276_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_290_U0_U(Bert_layer_start_for_PE_290_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_280_U0_U(Bert_layer_start_for_PE_280_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_281_U0_U(Bert_layer_start_for_PE_281_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_282_U0_U(Bert_layer_start_for_PE_282_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_283_U0_U(Bert_layer_start_for_PE_283_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_284_U0_U(Bert_layer_start_for_PE_284_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_285_U0_U(Bert_layer_start_for_PE_285_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_286_U0_U(Bert_layer_start_for_PE_286_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_287_U0_U(Bert_layer_start_for_PE_287_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_288_U0_U(Bert_layer_start_for_PE_288_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_289_U0_U(Bert_layer_start_for_PE_289_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w6_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_2_U0_U(Bert_layer_start_for_systolic_array_k_768_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_U(Bert_layer_fifo_w32_d24_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_U(Bert_layer_fifo_w32_d23_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_U(Bert_layer_fifo_w32_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_U(Bert_layer_fifo_w32_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_U(Bert_layer_fifo_w32_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_U(Bert_layer_fifo_w32_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_U(Bert_layer_fifo_w32_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_U(Bert_layer_fifo_w32_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_12_U(Bert_layer_fifo_w32_d23_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_13_U(Bert_layer_fifo_w32_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_14_U(Bert_layer_fifo_w32_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_15_U(Bert_layer_fifo_w32_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_16_U(Bert_layer_fifo_w32_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_17_U(Bert_layer_fifo_w32_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_18_U(Bert_layer_fifo_w32_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_19_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_20_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_21_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_22_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_23_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_24_U(Bert_layer_fifo_w32_d22_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_25_U(Bert_layer_fifo_w32_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_26_U(Bert_layer_fifo_w32_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_27_U(Bert_layer_fifo_w32_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_28_U(Bert_layer_fifo_w32_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_29_U(Bert_layer_fifo_w32_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_30_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_31_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_32_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_33_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_34_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_35_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_36_U(Bert_layer_fifo_w32_d21_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_37_U(Bert_layer_fifo_w32_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_38_U(Bert_layer_fifo_w32_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_39_U(Bert_layer_fifo_w32_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_40_U(Bert_layer_fifo_w32_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_41_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_42_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_43_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_44_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_45_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_46_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_47_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_48_U(Bert_layer_fifo_w32_d20_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_49_U(Bert_layer_fifo_w32_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_50_U(Bert_layer_fifo_w32_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_51_U(Bert_layer_fifo_w32_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_52_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_53_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_54_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_55_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_56_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_57_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_58_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_59_U(Bert_layer_fifo_w32_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_60_U(Bert_layer_fifo_w32_d19_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_61_U(Bert_layer_fifo_w32_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_62_U(Bert_layer_fifo_w32_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_63_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_64_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_65_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_66_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_67_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_68_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_69_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_70_U(Bert_layer_fifo_w32_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_71_U(Bert_layer_fifo_w32_d8_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_72_U(Bert_layer_fifo_w32_d18_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_73_U(Bert_layer_fifo_w32_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_74_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_75_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_76_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_77_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_78_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_79_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_80_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_81_U(Bert_layer_fifo_w32_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_82_U(Bert_layer_fifo_w32_d8_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_83_U(Bert_layer_fifo_w32_d7_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_84_U(Bert_layer_fifo_w32_d17_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_85_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_86_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_87_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_88_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_89_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_90_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_91_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_92_U(Bert_layer_fifo_w32_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_93_U(Bert_layer_fifo_w32_d8_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_94_U(Bert_layer_fifo_w32_d7_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_95_U(Bert_layer_fifo_w32_d6_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_96_U(Bert_layer_fifo_w32_d16_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_97_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_98_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_99_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_100_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_101_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_102_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_103_U(Bert_layer_fifo_w32_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_104_U(Bert_layer_fifo_w32_d8_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_105_U(Bert_layer_fifo_w32_d7_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_106_U(Bert_layer_fifo_w32_d6_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_107_U(Bert_layer_fifo_w32_d5_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_108_U(Bert_layer_fifo_w32_d15_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_109_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_110_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_111_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_112_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_113_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_114_U(Bert_layer_fifo_w32_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_115_U(Bert_layer_fifo_w32_d8_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_116_U(Bert_layer_fifo_w32_d7_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_117_U(Bert_layer_fifo_w32_d6_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_118_U(Bert_layer_fifo_w32_d5_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_119_U(Bert_layer_fifo_w32_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_120_U(Bert_layer_fifo_w32_d14_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_121_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_122_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_123_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_124_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_125_U(Bert_layer_fifo_w32_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_126_U(Bert_layer_fifo_w32_d8_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_127_U(Bert_layer_fifo_w32_d7_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_128_U(Bert_layer_fifo_w32_d6_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_129_U(Bert_layer_fifo_w32_d5_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_130_U(Bert_layer_fifo_w32_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_131_U(Bert_layer_fifo_w32_d3_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_132_U(Bert_layer_fifo_w32_d13_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_133_U(Bert_layer_fifo_w32_d12_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_134_U(Bert_layer_fifo_w32_d11_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_135_U(Bert_layer_fifo_w32_d10_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_136_U(Bert_layer_fifo_w32_d9_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_137_U(Bert_layer_fifo_w32_d8_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_138_U(Bert_layer_fifo_w32_d7_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_139_U(Bert_layer_fifo_w32_d6_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_140_U(Bert_layer_fifo_w32_d5_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_141_U(Bert_layer_fifo_w32_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_142_U(Bert_layer_fifo_w32_d3_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_143_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_1_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_2_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_3_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_4_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_5_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_6_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_7_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_8_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_9_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_10_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_11_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_12_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_13_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_14_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_15_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_16_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_17_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_18_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_19_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_20_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_21_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_22_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_23_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_24_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_25_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_26_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_27_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_28_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_29_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_30_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_31_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_32_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_33_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_34_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_35_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_36_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_37_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_38_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_39_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_40_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_41_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_42_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_43_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_44_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_45_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_46_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_47_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_48_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_49_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_50_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_51_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_52_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_53_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_54_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_55_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_56_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_57_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_58_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_59_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_60_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_61_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_62_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_63_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_64_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_65_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_66_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_67_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_68_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_69_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_70_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_71_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_72_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_73_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_74_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_75_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_76_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_77_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_78_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_79_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_80_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_81_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_82_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_83_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_84_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_85_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_86_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_87_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_88_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_89_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_90_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_91_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_92_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_93_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_94_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_95_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_96_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_97_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_98_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_99_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_100_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_101_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_102_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_103_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_104_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_105_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_106_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_107_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_108_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_109_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_110_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_111_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_112_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_113_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_114_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_115_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_116_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_117_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_118_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_119_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_120_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_121_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_122_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_123_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_124_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_125_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_126_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_127_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_128_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_129_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_130_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_131_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_132_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_133_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_134_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_135_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_136_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_137_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_138_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_139_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_140_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_141_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_142_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_143_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_291_U0_U(Bert_layer_start_for_PE_291_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_292_U0_U(Bert_layer_start_for_PE_292_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_293_U0_U(Bert_layer_start_for_PE_293_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_294_U0_U(Bert_layer_start_for_PE_294_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_295_U0_U(Bert_layer_start_for_PE_295_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_296_U0_U(Bert_layer_start_for_PE_296_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_297_U0_U(Bert_layer_start_for_PE_297_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_298_U0_U(Bert_layer_start_for_PE_298_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_299_U0_U(Bert_layer_start_for_PE_299_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_300_U0_U(Bert_layer_start_for_PE_300_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_301_U0_U(Bert_layer_start_for_PE_301_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_302_U0_U(Bert_layer_start_for_PE_302_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_303_U0_U(Bert_layer_start_for_PE_303_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_315_U0_U(Bert_layer_start_for_PE_315_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_327_U0_U(Bert_layer_start_for_PE_327_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_339_U0_U(Bert_layer_start_for_PE_339_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_351_U0_U(Bert_layer_start_for_PE_351_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_363_U0_U(Bert_layer_start_for_PE_363_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_375_U0_U(Bert_layer_start_for_PE_375_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_387_U0_U(Bert_layer_start_for_PE_387_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_399_U0_U(Bert_layer_start_for_PE_399_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_411_U0_U(Bert_layer_start_for_PE_411_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_423_U0_U(Bert_layer_start_for_PE_423_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_304_U0_U(Bert_layer_start_for_PE_304_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_305_U0_U(Bert_layer_start_for_PE_305_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_306_U0_U(Bert_layer_start_for_PE_306_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_307_U0_U(Bert_layer_start_for_PE_307_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_308_U0_U(Bert_layer_start_for_PE_308_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_309_U0_U(Bert_layer_start_for_PE_309_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_310_U0_U(Bert_layer_start_for_PE_310_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_311_U0_U(Bert_layer_start_for_PE_311_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_312_U0_U(Bert_layer_start_for_PE_312_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_313_U0_U(Bert_layer_start_for_PE_313_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_314_U0_U(Bert_layer_start_for_PE_314_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0_U(Bert_layer_start_for_systolic_array_k_768_3_Loop_data_drain_AB_proc24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_317_U0_U(Bert_layer_start_for_PE_317_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_318_U0_U(Bert_layer_start_for_PE_318_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_319_U0_U(Bert_layer_start_for_PE_319_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_320_U0_U(Bert_layer_start_for_PE_320_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_321_U0_U(Bert_layer_start_for_PE_321_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_322_U0_U(Bert_layer_start_for_PE_322_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_323_U0_U(Bert_layer_start_for_PE_323_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_324_U0_U(Bert_layer_start_for_PE_324_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_325_U0_U(Bert_layer_start_for_PE_325_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_326_U0_U(Bert_layer_start_for_PE_326_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_316_U0_U(Bert_layer_start_for_PE_316_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_330_U0_U(Bert_layer_start_for_PE_330_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_331_U0_U(Bert_layer_start_for_PE_331_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_332_U0_U(Bert_layer_start_for_PE_332_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_333_U0_U(Bert_layer_start_for_PE_333_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_334_U0_U(Bert_layer_start_for_PE_334_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_335_U0_U(Bert_layer_start_for_PE_335_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_336_U0_U(Bert_layer_start_for_PE_336_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_337_U0_U(Bert_layer_start_for_PE_337_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_338_U0_U(Bert_layer_start_for_PE_338_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_328_U0_U(Bert_layer_start_for_PE_328_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_329_U0_U(Bert_layer_start_for_PE_329_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_343_U0_U(Bert_layer_start_for_PE_343_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_344_U0_U(Bert_layer_start_for_PE_344_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_345_U0_U(Bert_layer_start_for_PE_345_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_346_U0_U(Bert_layer_start_for_PE_346_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_347_U0_U(Bert_layer_start_for_PE_347_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_348_U0_U(Bert_layer_start_for_PE_348_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_349_U0_U(Bert_layer_start_for_PE_349_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_350_U0_U(Bert_layer_start_for_PE_350_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_340_U0_U(Bert_layer_start_for_PE_340_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_341_U0_U(Bert_layer_start_for_PE_341_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_342_U0_U(Bert_layer_start_for_PE_342_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_356_U0_U(Bert_layer_start_for_PE_356_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_357_U0_U(Bert_layer_start_for_PE_357_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_358_U0_U(Bert_layer_start_for_PE_358_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_359_U0_U(Bert_layer_start_for_PE_359_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_360_U0_U(Bert_layer_start_for_PE_360_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_361_U0_U(Bert_layer_start_for_PE_361_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_362_U0_U(Bert_layer_start_for_PE_362_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_352_U0_U(Bert_layer_start_for_PE_352_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_353_U0_U(Bert_layer_start_for_PE_353_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_354_U0_U(Bert_layer_start_for_PE_354_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_355_U0_U(Bert_layer_start_for_PE_355_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_369_U0_U(Bert_layer_start_for_PE_369_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_370_U0_U(Bert_layer_start_for_PE_370_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_371_U0_U(Bert_layer_start_for_PE_371_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_372_U0_U(Bert_layer_start_for_PE_372_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_373_U0_U(Bert_layer_start_for_PE_373_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_374_U0_U(Bert_layer_start_for_PE_374_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_364_U0_U(Bert_layer_start_for_PE_364_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_365_U0_U(Bert_layer_start_for_PE_365_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_366_U0_U(Bert_layer_start_for_PE_366_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_367_U0_U(Bert_layer_start_for_PE_367_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_368_U0_U(Bert_layer_start_for_PE_368_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_382_U0_U(Bert_layer_start_for_PE_382_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_383_U0_U(Bert_layer_start_for_PE_383_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_384_U0_U(Bert_layer_start_for_PE_384_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_385_U0_U(Bert_layer_start_for_PE_385_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_386_U0_U(Bert_layer_start_for_PE_386_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_376_U0_U(Bert_layer_start_for_PE_376_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_377_U0_U(Bert_layer_start_for_PE_377_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_378_U0_U(Bert_layer_start_for_PE_378_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_379_U0_U(Bert_layer_start_for_PE_379_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_380_U0_U(Bert_layer_start_for_PE_380_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_381_U0_U(Bert_layer_start_for_PE_381_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_395_U0_U(Bert_layer_start_for_PE_395_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_396_U0_U(Bert_layer_start_for_PE_396_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_397_U0_U(Bert_layer_start_for_PE_397_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_398_U0_U(Bert_layer_start_for_PE_398_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_388_U0_U(Bert_layer_start_for_PE_388_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_389_U0_U(Bert_layer_start_for_PE_389_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_390_U0_U(Bert_layer_start_for_PE_390_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_391_U0_U(Bert_layer_start_for_PE_391_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_392_U0_U(Bert_layer_start_for_PE_392_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_393_U0_U(Bert_layer_start_for_PE_393_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_394_U0_U(Bert_layer_start_for_PE_394_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_408_U0_U(Bert_layer_start_for_PE_408_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_409_U0_U(Bert_layer_start_for_PE_409_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_410_U0_U(Bert_layer_start_for_PE_410_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_400_U0_U(Bert_layer_start_for_PE_400_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_401_U0_U(Bert_layer_start_for_PE_401_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_402_U0_U(Bert_layer_start_for_PE_402_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_403_U0_U(Bert_layer_start_for_PE_403_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_404_U0_U(Bert_layer_start_for_PE_404_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_405_U0_U(Bert_layer_start_for_PE_405_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_406_U0_U(Bert_layer_start_for_PE_406_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_407_U0_U(Bert_layer_start_for_PE_407_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_421_U0_U(Bert_layer_start_for_PE_421_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_422_U0_U(Bert_layer_start_for_PE_422_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_412_U0_U(Bert_layer_start_for_PE_412_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_413_U0_U(Bert_layer_start_for_PE_413_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_414_U0_U(Bert_layer_start_for_PE_414_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_415_U0_U(Bert_layer_start_for_PE_415_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_416_U0_U(Bert_layer_start_for_PE_416_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_417_U0_U(Bert_layer_start_for_PE_417_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_418_U0_U(Bert_layer_start_for_PE_418_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_419_U0_U(Bert_layer_start_for_PE_419_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_420_U0_U(Bert_layer_start_for_PE_420_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_434_U0_U(Bert_layer_start_for_PE_434_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_424_U0_U(Bert_layer_start_for_PE_424_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_425_U0_U(Bert_layer_start_for_PE_425_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_426_U0_U(Bert_layer_start_for_PE_426_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_427_U0_U(Bert_layer_start_for_PE_427_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_428_U0_U(Bert_layer_start_for_PE_428_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_429_U0_U(Bert_layer_start_for_PE_429_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_430_U0_U(Bert_layer_start_for_PE_430_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_431_U0_U(Bert_layer_start_for_PE_431_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_432_U0_U(Bert_layer_start_for_PE_432_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_433_U0_U(Bert_layer_start_for_PE_433_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_768_3_U0_U(Bert_layer_start_for_systolic_array_k_768_3_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_U(Bert_layer_fifo_w32_d24_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_445_U(Bert_layer_fifo_w32_d23_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_446_U(Bert_layer_fifo_w32_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_447_U(Bert_layer_fifo_w32_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_448_U(Bert_layer_fifo_w32_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_449_U(Bert_layer_fifo_w32_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_450_U(Bert_layer_fifo_w32_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_451_U(Bert_layer_fifo_w32_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_452_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_453_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_454_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_455_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_456_U(Bert_layer_fifo_w32_d23_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_457_U(Bert_layer_fifo_w32_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_458_U(Bert_layer_fifo_w32_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_459_U(Bert_layer_fifo_w32_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_460_U(Bert_layer_fifo_w32_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_461_U(Bert_layer_fifo_w32_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_462_U(Bert_layer_fifo_w32_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_463_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_464_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_465_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_466_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_467_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_468_U(Bert_layer_fifo_w32_d22_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_469_U(Bert_layer_fifo_w32_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_470_U(Bert_layer_fifo_w32_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_471_U(Bert_layer_fifo_w32_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_472_U(Bert_layer_fifo_w32_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_473_U(Bert_layer_fifo_w32_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_474_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_475_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_476_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_477_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_478_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_479_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_480_U(Bert_layer_fifo_w32_d21_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_481_U(Bert_layer_fifo_w32_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_482_U(Bert_layer_fifo_w32_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_483_U(Bert_layer_fifo_w32_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_484_U(Bert_layer_fifo_w32_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_485_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_486_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_487_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_488_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_489_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_490_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_491_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_492_U(Bert_layer_fifo_w32_d20_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_493_U(Bert_layer_fifo_w32_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_494_U(Bert_layer_fifo_w32_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_495_U(Bert_layer_fifo_w32_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_496_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_497_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_498_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_499_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_500_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_501_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_502_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_503_U(Bert_layer_fifo_w32_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_504_U(Bert_layer_fifo_w32_d19_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_505_U(Bert_layer_fifo_w32_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_506_U(Bert_layer_fifo_w32_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_507_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_508_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_509_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_510_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_511_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_512_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_513_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_514_U(Bert_layer_fifo_w32_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_515_U(Bert_layer_fifo_w32_d8_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_516_U(Bert_layer_fifo_w32_d18_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_517_U(Bert_layer_fifo_w32_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_518_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_519_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_520_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_521_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_522_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_523_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_524_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_525_U(Bert_layer_fifo_w32_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_526_U(Bert_layer_fifo_w32_d8_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_527_U(Bert_layer_fifo_w32_d7_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_528_U(Bert_layer_fifo_w32_d17_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_529_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_530_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_531_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_532_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_533_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_534_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_535_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_536_U(Bert_layer_fifo_w32_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_537_U(Bert_layer_fifo_w32_d8_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_538_U(Bert_layer_fifo_w32_d7_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_539_U(Bert_layer_fifo_w32_d6_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_540_U(Bert_layer_fifo_w32_d16_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_541_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_542_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_543_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_544_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_545_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_546_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_547_U(Bert_layer_fifo_w32_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_548_U(Bert_layer_fifo_w32_d8_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_549_U(Bert_layer_fifo_w32_d7_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_550_U(Bert_layer_fifo_w32_d6_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_551_U(Bert_layer_fifo_w32_d5_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_552_U(Bert_layer_fifo_w32_d15_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_553_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_554_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_555_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_556_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_557_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_558_U(Bert_layer_fifo_w32_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_559_U(Bert_layer_fifo_w32_d8_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_560_U(Bert_layer_fifo_w32_d7_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_561_U(Bert_layer_fifo_w32_d6_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_562_U(Bert_layer_fifo_w32_d5_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_563_U(Bert_layer_fifo_w32_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_564_U(Bert_layer_fifo_w32_d14_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_565_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_566_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_567_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_568_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_569_U(Bert_layer_fifo_w32_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_570_U(Bert_layer_fifo_w32_d8_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_571_U(Bert_layer_fifo_w32_d7_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_572_U(Bert_layer_fifo_w32_d6_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_573_U(Bert_layer_fifo_w32_d5_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_574_U(Bert_layer_fifo_w32_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_575_U(Bert_layer_fifo_w32_d3_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_576_U(Bert_layer_fifo_w32_d13_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_577_U(Bert_layer_fifo_w32_d12_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_578_U(Bert_layer_fifo_w32_d11_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_579_U(Bert_layer_fifo_w32_d10_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_580_U(Bert_layer_fifo_w32_d9_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_581_U(Bert_layer_fifo_w32_d8_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_582_U(Bert_layer_fifo_w32_d7_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_583_U(Bert_layer_fifo_w32_d6_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_584_U(Bert_layer_fifo_w32_d5_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_585_U(Bert_layer_fifo_w32_d4_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_586_U(Bert_layer_fifo_w32_d3_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_587_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_445_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_446_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_447_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_448_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_449_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_450_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_451_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_452_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_453_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_454_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_455_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_456_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_457_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_458_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_459_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_460_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_461_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_462_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_463_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_464_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_465_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_466_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_467_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_468_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_469_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_470_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_471_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_472_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_473_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_474_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_475_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_476_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_477_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_478_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_479_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_480_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_481_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_482_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_483_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_484_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_485_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_486_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_487_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_488_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_489_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_490_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_491_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_492_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_493_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_494_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_495_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_496_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_497_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_498_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_499_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_500_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_501_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_502_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_503_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_504_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_505_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_506_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_507_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_508_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_509_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_510_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_511_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_512_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_513_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_514_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_515_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_516_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_517_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_518_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_519_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_520_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_521_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_522_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_523_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_524_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_525_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_526_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_527_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_528_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_529_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_530_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_531_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_532_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_533_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_534_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_535_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_536_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_537_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_538_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_539_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_540_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_541_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_542_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_543_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_544_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_545_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_546_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_547_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_548_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_549_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_550_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_551_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_552_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_553_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_554_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_555_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_556_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_557_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_558_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_559_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_560_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_561_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_562_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_563_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_564_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_565_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_566_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_567_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_568_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_569_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_570_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_571_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_572_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_573_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_574_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_575_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_576_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_577_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_578_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_579_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_580_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_581_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_582_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_583_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_584_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_585_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_586_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_587_load_loc_channel_U(Bert_layer_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_435_U0_U(Bert_layer_start_for_PE_435_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_436_U0_U(Bert_layer_start_for_PE_436_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_437_U0_U(Bert_layer_start_for_PE_437_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_438_U0_U(Bert_layer_start_for_PE_438_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_439_U0_U(Bert_layer_start_for_PE_439_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_440_U0_U(Bert_layer_start_for_PE_440_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_441_U0_U(Bert_layer_start_for_PE_441_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_442_U0_U(Bert_layer_start_for_PE_442_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_443_U0_U(Bert_layer_start_for_PE_443_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_444_U0_U(Bert_layer_start_for_PE_444_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_445_U0_U(Bert_layer_start_for_PE_445_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_446_U0_U(Bert_layer_start_for_PE_446_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_447_U0_U(Bert_layer_start_for_PE_447_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_459_U0_U(Bert_layer_start_for_PE_459_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_471_U0_U(Bert_layer_start_for_PE_471_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_483_U0_U(Bert_layer_start_for_PE_483_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_495_U0_U(Bert_layer_start_for_PE_495_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_507_U0_U(Bert_layer_start_for_PE_507_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_519_U0_U(Bert_layer_start_for_PE_519_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_531_U0_U(Bert_layer_start_for_PE_531_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_543_U0_U(Bert_layer_start_for_PE_543_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_555_U0_U(Bert_layer_start_for_PE_555_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_567_U0_U(Bert_layer_start_for_PE_567_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_448_U0_U(Bert_layer_start_for_PE_448_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_449_U0_U(Bert_layer_start_for_PE_449_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_450_U0_U(Bert_layer_start_for_PE_450_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_451_U0_U(Bert_layer_start_for_PE_451_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_452_U0_U(Bert_layer_start_for_PE_452_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_453_U0_U(Bert_layer_start_for_PE_453_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_454_U0_U(Bert_layer_start_for_PE_454_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_455_U0_U(Bert_layer_start_for_PE_455_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_456_U0_U(Bert_layer_start_for_PE_456_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_457_U0_U(Bert_layer_start_for_PE_457_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_458_U0_U(Bert_layer_start_for_PE_458_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_3072_Loop_data_drain_AB_proc26_U0_U(Bert_layer_start_for_systolic_array_k_3072_Loop_data_drain_AB_proc26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_461_U0_U(Bert_layer_start_for_PE_461_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_462_U0_U(Bert_layer_start_for_PE_462_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_463_U0_U(Bert_layer_start_for_PE_463_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_464_U0_U(Bert_layer_start_for_PE_464_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_465_U0_U(Bert_layer_start_for_PE_465_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_466_U0_U(Bert_layer_start_for_PE_466_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_467_U0_U(Bert_layer_start_for_PE_467_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_468_U0_U(Bert_layer_start_for_PE_468_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_469_U0_U(Bert_layer_start_for_PE_469_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_470_U0_U(Bert_layer_start_for_PE_470_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_460_U0_U(Bert_layer_start_for_PE_460_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_474_U0_U(Bert_layer_start_for_PE_474_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_475_U0_U(Bert_layer_start_for_PE_475_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_476_U0_U(Bert_layer_start_for_PE_476_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_477_U0_U(Bert_layer_start_for_PE_477_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_478_U0_U(Bert_layer_start_for_PE_478_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_479_U0_U(Bert_layer_start_for_PE_479_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_480_U0_U(Bert_layer_start_for_PE_480_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_481_U0_U(Bert_layer_start_for_PE_481_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_482_U0_U(Bert_layer_start_for_PE_482_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_472_U0_U(Bert_layer_start_for_PE_472_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_473_U0_U(Bert_layer_start_for_PE_473_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_487_U0_U(Bert_layer_start_for_PE_487_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_488_U0_U(Bert_layer_start_for_PE_488_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_489_U0_U(Bert_layer_start_for_PE_489_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_490_U0_U(Bert_layer_start_for_PE_490_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_491_U0_U(Bert_layer_start_for_PE_491_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_492_U0_U(Bert_layer_start_for_PE_492_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_493_U0_U(Bert_layer_start_for_PE_493_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_494_U0_U(Bert_layer_start_for_PE_494_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_484_U0_U(Bert_layer_start_for_PE_484_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_485_U0_U(Bert_layer_start_for_PE_485_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_486_U0_U(Bert_layer_start_for_PE_486_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_500_U0_U(Bert_layer_start_for_PE_500_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_501_U0_U(Bert_layer_start_for_PE_501_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_502_U0_U(Bert_layer_start_for_PE_502_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_503_U0_U(Bert_layer_start_for_PE_503_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_504_U0_U(Bert_layer_start_for_PE_504_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_505_U0_U(Bert_layer_start_for_PE_505_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_506_U0_U(Bert_layer_start_for_PE_506_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_496_U0_U(Bert_layer_start_for_PE_496_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_497_U0_U(Bert_layer_start_for_PE_497_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_498_U0_U(Bert_layer_start_for_PE_498_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_499_U0_U(Bert_layer_start_for_PE_499_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_513_U0_U(Bert_layer_start_for_PE_513_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_514_U0_U(Bert_layer_start_for_PE_514_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_515_U0_U(Bert_layer_start_for_PE_515_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_516_U0_U(Bert_layer_start_for_PE_516_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_517_U0_U(Bert_layer_start_for_PE_517_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_518_U0_U(Bert_layer_start_for_PE_518_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_508_U0_U(Bert_layer_start_for_PE_508_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_509_U0_U(Bert_layer_start_for_PE_509_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_510_U0_U(Bert_layer_start_for_PE_510_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_511_U0_U(Bert_layer_start_for_PE_511_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_512_U0_U(Bert_layer_start_for_PE_512_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_526_U0_U(Bert_layer_start_for_PE_526_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_527_U0_U(Bert_layer_start_for_PE_527_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_528_U0_U(Bert_layer_start_for_PE_528_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_529_U0_U(Bert_layer_start_for_PE_529_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_530_U0_U(Bert_layer_start_for_PE_530_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_520_U0_U(Bert_layer_start_for_PE_520_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_521_U0_U(Bert_layer_start_for_PE_521_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_522_U0_U(Bert_layer_start_for_PE_522_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_523_U0_U(Bert_layer_start_for_PE_523_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_524_U0_U(Bert_layer_start_for_PE_524_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_525_U0_U(Bert_layer_start_for_PE_525_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_539_U0_U(Bert_layer_start_for_PE_539_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_540_U0_U(Bert_layer_start_for_PE_540_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_541_U0_U(Bert_layer_start_for_PE_541_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_542_U0_U(Bert_layer_start_for_PE_542_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_532_U0_U(Bert_layer_start_for_PE_532_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_533_U0_U(Bert_layer_start_for_PE_533_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_534_U0_U(Bert_layer_start_for_PE_534_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_535_U0_U(Bert_layer_start_for_PE_535_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_536_U0_U(Bert_layer_start_for_PE_536_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_537_U0_U(Bert_layer_start_for_PE_537_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_538_U0_U(Bert_layer_start_for_PE_538_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_552_U0_U(Bert_layer_start_for_PE_552_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_553_U0_U(Bert_layer_start_for_PE_553_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_554_U0_U(Bert_layer_start_for_PE_554_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_544_U0_U(Bert_layer_start_for_PE_544_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_545_U0_U(Bert_layer_start_for_PE_545_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_546_U0_U(Bert_layer_start_for_PE_546_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_547_U0_U(Bert_layer_start_for_PE_547_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_548_U0_U(Bert_layer_start_for_PE_548_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_549_U0_U(Bert_layer_start_for_PE_549_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_550_U0_U(Bert_layer_start_for_PE_550_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_551_U0_U(Bert_layer_start_for_PE_551_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_565_U0_U(Bert_layer_start_for_PE_565_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_566_U0_U(Bert_layer_start_for_PE_566_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_556_U0_U(Bert_layer_start_for_PE_556_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_557_U0_U(Bert_layer_start_for_PE_557_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_558_U0_U(Bert_layer_start_for_PE_558_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_559_U0_U(Bert_layer_start_for_PE_559_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_560_U0_U(Bert_layer_start_for_PE_560_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_561_U0_U(Bert_layer_start_for_PE_561_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_562_U0_U(Bert_layer_start_for_PE_562_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_563_U0_U(Bert_layer_start_for_PE_563_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_564_U0_U(Bert_layer_start_for_PE_564_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_578_U0_U(Bert_layer_start_for_PE_578_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_568_U0_U(Bert_layer_start_for_PE_568_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_569_U0_U(Bert_layer_start_for_PE_569_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_570_U0_U(Bert_layer_start_for_PE_570_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_571_U0_U(Bert_layer_start_for_PE_571_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_572_U0_U(Bert_layer_start_for_PE_572_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_573_U0_U(Bert_layer_start_for_PE_573_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_574_U0_U(Bert_layer_start_for_PE_574_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_575_U0_U(Bert_layer_start_for_PE_575_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_576_U0_U(Bert_layer_start_for_PE_576_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_577_U0_U(Bert_layer_start_for_PE_577_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(Bert_layer_fifo_w6_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(Bert_layer_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_k_3072_U0_U(Bert_layer_start_for_systolic_array_k_3072_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v227_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v230_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v231_12_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v232_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v234_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v234_12_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v235_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1169.08 seconds. CPU system time: 39.58 seconds. Elapsed time: 1338.67 seconds; current allocated memory: 12.648 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 197.92 seconds. CPU system time: 1 seconds. Elapsed time: 202.55 seconds; current allocated memory: 12.773 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 75.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5067.23 seconds. CPU system time: 163.37 seconds. Elapsed time: 5644.67 seconds; current allocated memory: 12.390 GB.
INFO: [HLS 200-112] Total CPU user time: 5074.21 seconds. Total CPU system time: 170.8 seconds. Total elapsed time: 5717.24 seconds; peak allocated memory: 12.773 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Sep  4 10:53:17 2023...
