Analysis & Synthesis report for Cyclone5_MIST_AGA
Thu Dec 12 11:09:30 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|kstate
 11. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state
 12. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audio_state
 13. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audio_state
 14. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audio_state
 15. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dskstate
 16. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state
 17. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state
 18. State Machine - |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|state
 19. State Machine - |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state
 20. State Machine - |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state
 21. State Machine - |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|state
 22. State Machine - |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge|state
 23. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_state
 24. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state
 25. State Machine - |Cyclone5_MIST_AGA_top|TG68K:tg68k|sync_state
 26. State Machine - |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state
 27. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|wr_state
 28. State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mstate
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Registers Packed Into Inferred Megafunctions
 34. Registers Added for RAM Pass-Through Logic
 35. Multiplexer Restructuring Statistics (Restructuring Performed)
 36. Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_sav1:auto_generated
 37. Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated
 38. Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated
 39. Source assignments for minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated
 40. Source assignments for minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated
 41. Source assignments for minimig:minimig|gayle:GAYLE1
 42. Source assignments for minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated
 43. Source assignments for ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_0ce1:auto_generated
 44. Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_qvp1:auto_generated
 45. Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_qvp1:auto_generated
 46. Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_g6n1:auto_generated
 47. Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_qbn1:auto_generated
 48. Source assignments for TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_tiq1:auto_generated
 49. Source assignments for minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_m9q1:auto_generated
 50. Source assignments for minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated
 51. Source assignments for TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_tiq1:auto_generated
 52. Source assignments for minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_4mf1:auto_generated
 53. Source assignments for minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_g9n1:auto_generated
 54. Source assignments for minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0|altsyncram_9vj1:auto_generated
 55. Source assignments for minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i8q1:auto_generated
 56. Source assignments for minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_2cn1:auto_generated
 57. Source assignments for minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated
 58. Source assignments for minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated
 59. Source assignments for minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated
 60. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus
 61. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder
 62. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder
 63. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter
 64. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter
 65. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu
 66. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0
 67. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge
 68. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge
 69. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu
 70. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu
 71. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino
 72. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache
 73. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram
 74. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram
 75. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode
 76. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino
 77. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction
 78. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu
 79. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino
 80. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino
 81. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino
 82. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa
 83. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb
 84. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino
 85. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino
 86. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs
 87. Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|ctrl_regs:ctrl_regs
 88. Parameter Settings for User Entity Instance: qmem_bridge:qmem_bridge
 89. Parameter Settings for User Entity Instance: amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component
 90. Parameter Settings for User Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst
 91. Parameter Settings for User Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU
 92. Parameter Settings for User Entity Instance: sdram_ctrl:sdram
 93. Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: minimig:minimig
 97. Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1
 98. Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1
 99. Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1
100. Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1
101. Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_copper:cp1
102. Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1
103. Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1
104. Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1
105. Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1
106. Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_intcontroller:pi1
107. Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_floppy:pf1
108. Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1
109. Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0
110. Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1
111. Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2
112. Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3
113. Parameter Settings for User Entity Instance: minimig:minimig|userio:USERIO1
114. Parameter Settings for User Entity Instance: minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo
115. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1
116. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0
117. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0
118. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0
119. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1
120. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2
121. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3
122. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4
123. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5
124. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6
125. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7
126. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_colortable:clut0
127. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component
128. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0
129. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_collision:col0
131. Parameter Settings for Inferred Entity Instance: minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0
132. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0
133. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0
134. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0
135. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0
136. Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0
137. Parameter Settings for Inferred Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1
138. Parameter Settings for Inferred Entity Instance: minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0
139. Parameter Settings for Inferred Entity Instance: minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0
140. Parameter Settings for Inferred Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0
141. Parameter Settings for Inferred Entity Instance: minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0
142. Parameter Settings for Inferred Entity Instance: minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0
143. Parameter Settings for Inferred Entity Instance: minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0
144. Parameter Settings for Inferred Entity Instance: minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0
145. Parameter Settings for Inferred Entity Instance: minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0
146. Parameter Settings for Inferred Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0
147. Parameter Settings for Inferred Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0
148. Parameter Settings for Inferred Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0
149. altpll Parameter Settings by Entity Instance
150. altsyncram Parameter Settings by Entity Instance
151. Port Connectivity Checks: "minimig:minimig|gary:GARY1"
152. Port Connectivity Checks: "minimig:minimig|minimig_m68k_bridge:CPU1"
153. Port Connectivity Checks: "minimig:minimig|ciab:CIAB1|cia_timera:tmra"
154. Port Connectivity Checks: "minimig:minimig|ciab:CIAB1|cia_int:cnt"
155. Port Connectivity Checks: "minimig:minimig|ciab:CIAB1"
156. Port Connectivity Checks: "minimig:minimig|ciaa:CIAA1|cia_int:cnt"
157. Port Connectivity Checks: "minimig:minimig|ciaa:CIAA1"
158. Port Connectivity Checks: "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut"
159. Port Connectivity Checks: "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut"
160. Port Connectivity Checks: "minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0"
161. Port Connectivity Checks: "minimig:minimig|userio:USERIO1|userio_osd:osd1"
162. Port Connectivity Checks: "minimig:minimig|userio:USERIO1"
163. Port Connectivity Checks: "minimig:minimig|agnus:AGNUS1"
164. Port Connectivity Checks: "minimig:minimig"
165. Port Connectivity Checks: "sdram_ctrl:sdram|cpu_cache:cpu_cache"
166. Port Connectivity Checks: "sdram_ctrl:sdram"
167. Port Connectivity Checks: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU"
168. Port Connectivity Checks: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"
169. Port Connectivity Checks: "TG68K:tg68k"
170. Port Connectivity Checks: "qmem_bridge:qmem_bridge"
171. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs"
172. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino"
173. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino"
174. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram"
175. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram"
176. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu"
177. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge"
178. Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"
179. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"
180. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"
181. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"
182. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"
183. Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus"
184. Port Connectivity Checks: "ctrl_top:ctrl_top|ctrl_rst:ctrl_rst"
185. Port Connectivity Checks: "ctrl_top:ctrl_top"
186. Port Connectivity Checks: "indicators:indicadores"
187. Post-Synthesis Netlist Statistics for Top Partition
188. Elapsed Time Per Partition
189. Analysis & Synthesis Messages
190. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 12 11:09:29 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Cyclone5_MIST_AGA                           ;
; Top-level Entity Name           ; Cyclone5_MIST_AGA_top                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 10597                                       ;
; Total pins                      ; 76                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 292,312                                     ;
; Total DSP Blocks                ; 10                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                                          ; Setting               ; Default Value      ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                                          ; 5CEFA2F23I7           ;                    ;
; Top-level entity name                                                           ; Cyclone5_MIST_AGA_top ; Cyclone5_MIST_AGA  ;
; Family name                                                                     ; Cyclone V             ; Cyclone V          ;
; Use smart compilation                                                           ; On                    ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                   ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                    ; On                 ;
; Enable compact report table                                                     ; Off                   ; Off                ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                ;
; Preserve fewer node names                                                       ; On                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                  ; Auto               ;
; Safe State Machine                                                              ; Off                   ; Off                ;
; Extract Verilog State Machines                                                  ; On                    ; On                 ;
; Extract VHDL State Machines                                                     ; On                    ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                 ;
; Parallel Synthesis                                                              ; On                    ; On                 ;
; DSP Block Balancing                                                             ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                                              ; On                    ; On                 ;
; Power-Up Don't Care                                                             ; On                    ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                ;
; Remove Duplicate Registers                                                      ; On                    ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                ;
; Ignore SOFT Buffers                                                             ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                ;
; Optimization Technique                                                          ; Balanced              ; Balanced           ;
; Carry Chain Length                                                              ; 70                    ; 70                 ;
; Auto Carry Chains                                                               ; On                    ; On                 ;
; Auto Open-Drain Pins                                                            ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                ;
; Auto ROM Replacement                                                            ; On                    ; On                 ;
; Auto RAM Replacement                                                            ; On                    ; On                 ;
; Auto DSP Block Replacement                                                      ; On                    ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                 ;
; Strict RAM Replacement                                                          ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                               ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                ;
; Auto Resource Sharing                                                           ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                ;
; Timing-Driven Synthesis                                                         ; On                    ; On                 ;
; Report Parameter Settings                                                       ; On                    ; On                 ;
; Report Source Assignments                                                       ; On                    ; On                 ;
; Report Connectivity Checks                                                      ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation ;
; HDL message level                                                               ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                ;
; Clock MUX Protection                                                            ; On                    ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                ;
; Block Design Naming                                                             ; Auto                  ; Auto               ;
; SDC constraint protection                                                       ; Off                   ; Off                ;
; Synthesis Effort                                                                ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.64        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  64.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                              ; Library ;
+------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; ../../rtl/soc/Cyclone5_MIST_AGA_top.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v                                           ;         ;
; ../../rtl/indicators/indicators.v                                            ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/indicators/indicators.v                                               ;         ;
; ../../rtl/ctrl/qmem_decoder.v                                                ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v                                                   ;         ;
; ../../rtl/ctrl/qmem_bus.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v                                                       ;         ;
; ../../rtl/ctrl/qmem_arbiter.v                                                ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v                                                   ;         ;
; ../../rtl/ctrl/ctrl_top.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v                                                       ;         ;
; ../../rtl/ctrl/ctrl_rst.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_rst.v                                                       ;         ;
; ../../rtl/ctrl/qmem_bridge.v                                                 ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bridge.v                                                    ;         ;
; ../../rtl/ctrl/ctrl_regs.v                                                   ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v                                                      ;         ;
; ../../fw/ctrl_boot/bin/ctrl_boot.v                                           ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fw/ctrl_boot/bin/ctrl_boot.v                                              ;         ;
; ../../rtl/clock/amiga_clk.v                                                  ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk.v                                                     ;         ;
; ../../rtl/clock/amiga_clk_altera.v                                           ; yes             ; User Wizard-Generated File                            ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v                                              ;         ;
; ../../rtl/sdram/sdram_ctrl.v                                                 ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v                                                    ;         ;
; ../../rtl/sdram/tpram_be_512x16.v                                            ; yes             ; User Wizard-Generated File                            ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v                                               ;         ;
; ../../rtl/sdram/tpram_128x32.v                                               ; yes             ; User Wizard-Generated File                            ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v                                                  ;         ;
; ../../rtl/sdram/cpu_cache.v                                                  ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v                                                     ;         ;
; ../../rtl/fifo/sync_fifo.v                                                   ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/fifo/sync_fifo.v                                                      ;         ;
; ../../rtl/minimig/minimig.v                                                  ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v                                                     ;         ;
; ../../rtl/minimig/minimig_syscontrol.v                                       ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_syscontrol.v                                          ;         ;
; ../../rtl/minimig/minimig_sram_bridge.v                                      ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_sram_bridge.v                                         ;         ;
; ../../rtl/minimig/minimig_m68k_bridge.v                                      ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_m68k_bridge.v                                         ;         ;
; ../../rtl/minimig/minimig_bankmapper.v                                       ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_bankmapper.v                                          ;         ;
; ../../rtl/minimig/agnus.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v                                                       ;         ;
; ../../rtl/minimig/agnus_spritedma.v                                          ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v                                             ;         ;
; ../../rtl/minimig/agnus_refresh.v                                            ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_refresh.v                                               ;         ;
; ../../rtl/minimig/agnus_diskdma.v                                            ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_diskdma.v                                               ;         ;
; ../../rtl/minimig/agnus_copper.v                                             ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v                                                ;         ;
; ../../rtl/minimig/agnus_blitter.v                                            ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v                                               ;         ;
; ../../rtl/minimig/agnus_blitter_minterm.v                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_minterm.v                                       ;         ;
; ../../rtl/minimig/agnus_blitter_fill.v                                       ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_fill.v                                          ;         ;
; ../../rtl/minimig/agnus_blitter_barrelshifter.v                              ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_barrelshifter.v                                 ;         ;
; ../../rtl/minimig/agnus_blitter_adrgen.v                                     ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v                                        ;         ;
; ../../rtl/minimig/agnus_bitplanedma.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_bitplanedma.v                                           ;         ;
; ../../rtl/minimig/agnus_beamcounter.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v                                           ;         ;
; ../../rtl/minimig/agnus_audiodma.v                                           ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v                                              ;         ;
; ../../rtl/minimig/ciaa.v                                                     ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v                                                        ;         ;
; ../../rtl/minimig/ciaa_ps2keyboard.v                                         ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard.v                                            ;         ;
; ../../rtl/minimig/ciaa_ps2keyboard_map.v                                     ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard_map.v                                        ;         ;
; ../../rtl/minimig/ciab.v                                                     ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciab.v                                                        ;         ;
; ../../rtl/minimig/cia_timerd.v                                               ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerd.v                                                  ;         ;
; ../../rtl/minimig/cia_timerb.v                                               ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerb.v                                                  ;         ;
; ../../rtl/minimig/cia_timera.v                                               ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timera.v                                                  ;         ;
; ../../rtl/minimig/cia_int.v                                                  ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_int.v                                                     ;         ;
; ../../rtl/minimig/gayle.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v                                                       ;         ;
; ../../rtl/minimig/gayle_fifo.v                                               ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle_fifo.v                                                  ;         ;
; ../../rtl/minimig/gary.v                                                     ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gary.v                                                        ;         ;
; ../../rtl/minimig/amber.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/amber.v                                                       ;         ;
; ../../rtl/minimig/userio.v                                                   ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v                                                      ;         ;
; ../../rtl/minimig/userio_ps2mouse.v                                          ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_ps2mouse.v                                             ;         ;
; ../../rtl/minimig/userio_osd.v                                               ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v                                                  ;         ;
; ../../rtl/minimig/userio_osd_spi.v                                           ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd_spi.v                                              ;         ;
; ../../rtl/minimig/paula.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v                                                       ;         ;
; ../../rtl/minimig/paula_uart.v                                               ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_uart.v                                                  ;         ;
; ../../rtl/minimig/paula_intcontroller.v                                      ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v                                         ;         ;
; ../../rtl/minimig/paula_floppy.v                                             ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v                                                ;         ;
; ../../rtl/minimig/paula_floppy_fifo.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy_fifo.v                                           ;         ;
; ../../rtl/minimig/paula_audio.v                                              ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v                                                 ;         ;
; ../../rtl/minimig/paula_audio_volume.v                                       ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_volume.v                                          ;         ;
; ../../rtl/minimig/paula_audio_sigmadelta.v                                   ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v                                      ;         ;
; ../../rtl/minimig/paula_audio_mixer.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_mixer.v                                           ;         ;
; ../../rtl/minimig/paula_audio_channel.v                                      ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v                                         ;         ;
; ../../rtl/minimig/cart.v                                                     ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cart.v                                                        ;         ;
; ../../rtl/minimig/denise.v                                                   ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v                                                      ;         ;
; ../../rtl/minimig/denise_sprites.v                                           ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites.v                                              ;         ;
; ../../rtl/minimig/denise_sprites_shifter.v                                   ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites_shifter.v                                      ;         ;
; ../../rtl/minimig/denise_spritepriority.v                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_spritepriority.v                                       ;         ;
; ../../rtl/minimig/denise_playfields.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_playfields.v                                           ;         ;
; ../../rtl/minimig/denise_hamgenerator.v                                      ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_hamgenerator.v                                         ;         ;
; ../../rtl/minimig/denise_colortable.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable.v                                           ;         ;
; ../../rtl/minimig/denise_colortable_ram_mf.v                                 ; yes             ; User Wizard-Generated File                            ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v                                    ;         ;
; ../../rtl/minimig/denise_collision.v                                         ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v                                            ;         ;
; ../../rtl/minimig/denise_bitplanes.v                                         ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v                                            ;         ;
; ../../rtl/minimig/denise_bitplane_shifter.v                                  ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplane_shifter.v                                     ;         ;
; ../../rtl/mor1kx/mor1kx_branch_prediction.v                                  ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_branch_prediction.v                                     ;         ;
; ../../rtl/mor1kx/mor1kx_bus_if_wb32.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_wb32.v                                           ;         ;
; ../../rtl/mor1kx/mor1kx_cfgrs.v                                              ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v                                                 ;         ;
; ../../rtl/mor1kx/mor1kx_cpu_cappuccino.v                                     ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v                                        ;         ;
; ../../rtl/mor1kx/mor1kx_cpu.v                                                ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu.v                                                   ;         ;
; ../../rtl/mor1kx/mor1kx_ctrl_cappuccino.v                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v                                       ;         ;
; ../../rtl/mor1kx/mor1kx_decode_execute_cappuccino.v                          ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v                             ;         ;
; ../../rtl/mor1kx/mor1kx_decode.v                                             ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode.v                                                ;         ;
; ../../rtl/mor1kx/mor1kx_execute_alu.v                                        ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v                                           ;         ;
; ../../rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v                            ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v                               ;         ;
; ../../rtl/mor1kx/mor1kx_fetch_cappuccino.v                                   ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v                                      ;         ;
; ../../rtl/mor1kx/mor1kx_icache.v                                             ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v                                                ;         ;
; ../../rtl/mor1kx/mor1kx_lsu_cappuccino.v                                     ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v                                        ;         ;
; ../../rtl/mor1kx/mor1kx_rf_cappuccino.v                                      ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_cappuccino.v                                         ;         ;
; ../../rtl/mor1kx/mor1kx_simple_dpram_sclk.v                                  ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_simple_dpram_sclk.v                                     ;         ;
; ../../rtl/mor1kx/mor1kx.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v                                                       ;         ;
; ../../rtl/mor1kx/mor1kx_wb_mux_cappuccino.v                                  ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v                                     ;         ;
; ../../rtl/mor1kx/mor1kx_wrapper.v                                            ; yes             ; User Verilog HDL File                                 ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wrapper.v                                               ;         ;
; ../../rtl/tg68k/TG68KdotC_Kernel.vhd                                         ; yes             ; User VHDL File                                        ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd                                            ;         ;
; ../../rtl/tg68k/TG68K_Pack.vhd                                               ; yes             ; User VHDL File                                        ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_Pack.vhd                                                  ;         ;
; ../../rtl/tg68k/TG68K_ALU.vhd                                                ; yes             ; User VHDL File                                        ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_ALU.vhd                                                   ;         ;
; ../../rtl/tg68k/TG68K.vhd                                                    ; yes             ; User VHDL File                                        ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd                                                       ;         ;
; /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx-sprs.v       ; yes             ; Auto-Found Verilog HDL File                           ; /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx-sprs.v                                                    ;         ;
; /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx-defines.v    ; yes             ; Auto-Found Verilog HDL File                           ; /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx-defines.v                                                 ;         ;
; /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_utils.vh     ; yes             ; Auto-Found Unspecified File                           ; /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_utils.vh                                                  ;         ;
; /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_version.vh ; yes             ; Auto-Found Unspecified File                           ; /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_version.vh                                              ;         ;
; altpll.tdf                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                                         ;         ;
; aglobal171.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                     ;         ;
; stratix_pll.inc                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;         ;
; stratixii_pll.inc                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;         ;
; cycloneii_pll.inc                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;         ;
; db/amiga_clk_altera_altpll1.v                                                ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/amiga_clk_altera_altpll1.v                               ;         ;
; altsyncram.tdf                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; a_rdenreg.inc                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_sav1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_sav1.tdf                                      ;         ;
; db/altsyncram_ac12.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_ac12.tdf                                      ;         ;
; db/altsyncram_h612.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf                                      ;         ;
; db/altsyncram_o6n1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_o6n1.tdf                                      ;         ;
; db/altsyncram_0ce1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_0ce1.tdf                                      ;         ;
; db/cyclone5_mist_aga.rom0_ctrl_boot_9b9c052.hdl.mif                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/cyclone5_mist_aga.rom0_ctrl_boot_9b9c052.hdl.mif         ;         ;
; db/altsyncram_qvp1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_qvp1.tdf                                      ;         ;
; db/altsyncram_g6n1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_g6n1.tdf                                      ;         ;
; db/altsyncram_qbn1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_qbn1.tdf                                      ;         ;
; db/altsyncram_tiq1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_tiq1.tdf                                      ;         ;
; db/cyclone5_mist_aga.ram0_tg68kdotc_kernel_abed7b79.hdl.mif                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/cyclone5_mist_aga.ram0_tg68kdotc_kernel_abed7b79.hdl.mif ;         ;
; db/altsyncram_m9q1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_m9q1.tdf                                      ;         ;
; db/altsyncram_a9q1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_a9q1.tdf                                      ;         ;
; db/altsyncram_4mf1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_4mf1.tdf                                      ;         ;
; db/cyclone5_mist_aga.rom0_ps2keyboardmap_8d0ca61e.hdl.mif                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/cyclone5_mist_aga.rom0_ps2keyboardmap_8d0ca61e.hdl.mif   ;         ;
; db/altsyncram_g9n1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_g9n1.tdf                                      ;         ;
; db/altsyncram_9vj1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_9vj1.tdf                                      ;         ;
; db/altsyncram_i8q1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_i8q1.tdf                                      ;         ;
; db/altsyncram_2cn1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_2cn1.tdf                                      ;         ;
; db/altsyncram_hvj1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_hvj1.tdf                                      ;         ;
; db/altsyncram_lsj1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_lsj1.tdf                                      ;         ;
; db/altsyncram_bvj1.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_bvj1.tdf                                      ;         ;
+------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 9129                                                                                                                                      ;
;                                             ;                                                                                                                                           ;
; Combinational ALUT usage for logic          ; 12478                                                                                                                                     ;
;     -- 7 input functions                    ; 300                                                                                                                                       ;
;     -- 6 input functions                    ; 2905                                                                                                                                      ;
;     -- 5 input functions                    ; 2538                                                                                                                                      ;
;     -- 4 input functions                    ; 2006                                                                                                                                      ;
;     -- <=3 input functions                  ; 4729                                                                                                                                      ;
;                                             ;                                                                                                                                           ;
; Dedicated logic registers                   ; 10597                                                                                                                                     ;
;                                             ;                                                                                                                                           ;
; I/O pins                                    ; 76                                                                                                                                        ;
; Total MLAB memory bits                      ; 0                                                                                                                                         ;
; Total block memory bits                     ; 292312                                                                                                                                    ;
;                                             ;                                                                                                                                           ;
; Total DSP Blocks                            ; 10                                                                                                                                        ;
;                                             ;                                                                                                                                           ;
; Total PLLs                                  ; 4                                                                                                                                         ;
;     -- PLLs                                 ; 4                                                                                                                                         ;
;                                             ;                                                                                                                                           ;
; Maximum fan-out node                        ; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll1:auto_generated|wire_generic_pll2_outclk ;
; Maximum fan-out                             ; 7767                                                                                                                                      ;
; Total fan-out                               ; 98830                                                                                                                                     ;
; Average fan-out                             ; 4.16                                                                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |Cyclone5_MIST_AGA_top                                                                ; 12478 (24)          ; 10597 (20)                ; 292312            ; 10         ; 76   ; 0            ; |Cyclone5_MIST_AGA_top                                                                                                                                                                                                                                                                                                                             ; Cyclone5_MIST_AGA_top            ; work         ;
;    |TG68K:tg68k|                                                                      ; 4399 (170)          ; 1190 (79)                 ; 1024              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|TG68K:tg68k                                                                                                                                                                                                                                                                                                                 ; TG68K                            ; work         ;
;       |TG68KdotC_Kernel:pf68K_Kernel_inst|                                            ; 4229 (2323)         ; 1111 (888)                ; 1024              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst                                                                                                                                                                                                                                                                              ; TG68KdotC_Kernel                 ; work         ;
;          |TG68K_ALU:ALU|                                                              ; 1906 (1906)         ; 223 (223)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU                                                                                                                                                                                                                                                                ; TG68K_ALU                        ; work         ;
;          |altsyncram:regfile_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0                                                                                                                                                                                                                                                     ; altsyncram                       ; work         ;
;             |altsyncram_tiq1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_tiq1:auto_generated                                                                                                                                                                                                                      ; altsyncram_tiq1                  ; work         ;
;          |altsyncram:regfile_rtl_1|                                                   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1                                                                                                                                                                                                                                                     ; altsyncram                       ; work         ;
;             |altsyncram_tiq1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_tiq1:auto_generated                                                                                                                                                                                                                      ; altsyncram_tiq1                  ; work         ;
;    |amiga_clk:amiga_clk|                                                              ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|amiga_clk:amiga_clk                                                                                                                                                                                                                                                                                                         ; amiga_clk                        ; work         ;
;       |amiga_clk_altera:amiga_clk_i|                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i                                                                                                                                                                                                                                                                            ; amiga_clk_altera                 ; work         ;
;          |altpll:altpll_component|                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component                                                                                                                                                                                                                                                    ; altpll                           ; work         ;
;             |amiga_clk_altera_altpll1:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll1:auto_generated                                                                                                                                                                                                            ; amiga_clk_altera_altpll1         ; work         ;
;    |ctrl_top:ctrl_top|                                                                ; 1961 (0)            ; 1240 (0)                  ; 72960             ; 2          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top                                                                                                                                                                                                                                                                                                           ; ctrl_top                         ; work         ;
;       |ctrl_boot:ctrl_rom|                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom                                                                                                                                                                                                                                                                                        ; ctrl_boot                        ; work         ;
;          |altsyncram:Ram0_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                       ; work         ;
;             |altsyncram_0ce1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_0ce1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_0ce1                  ; work         ;
;       |ctrl_regs:ctrl_regs|                                                           ; 170 (170)           ; 134 (134)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs                                                                                                                                                                                                                                                                                       ; ctrl_regs                        ; work         ;
;       |ctrl_rst:ctrl_rst|                                                             ; 38 (38)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_rst:ctrl_rst                                                                                                                                                                                                                                                                                         ; ctrl_rst                         ; work         ;
;       |mor1kx_wrapper:ctrl_cpu|                                                       ; 1505 (4)            ; 1078 (2)                  ; 40192             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu                                                                                                                                                                                                                                                                                   ; mor1kx_wrapper                   ; work         ;
;          |mor1kx:mor1kx0|                                                             ; 1501 (0)            ; 1076 (0)                  ; 40192             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0                                                                                                                                                                                                                                                                    ; mor1kx                           ; work         ;
;             |mor1kx_cpu:mor1kx_cpu|                                                   ; 1501 (0)            ; 1076 (0)                  ; 40192             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu                                                                                                                                                                                                                                              ; mor1kx_cpu                       ; work         ;
;                |mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|                          ; 1501 (0)            ; 1076 (0)                  ; 40192             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu                                                                                                                                                                                                  ; mor1kx_cpu_cappuccino            ; work         ;
;                   |mor1kx_branch_prediction:mor1kx_branch_prediction|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction                                                                                                                                                ; mor1kx_branch_prediction         ; work         ;
;                   |mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|                     ; 161 (161)           ; 212 (212)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino                                                                                                                                                    ; mor1kx_ctrl_cappuccino           ; work         ;
;                   |mor1kx_decode:mor1kx_decode|                                       ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode                                                                                                                                                                      ; mor1kx_decode                    ; work         ;
;                   |mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino| ; 91 (91)             ; 174 (174)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino                                                                                                                                ; mor1kx_decode_execute_cappuccino ; work         ;
;                   |mor1kx_execute_alu:mor1kx_execute_alu|                             ; 349 (349)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu                                                                                                                                                            ; mor1kx_execute_alu               ; work         ;
;                   |mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|     ; 27 (27)             ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino                                                                                                                                    ; mor1kx_execute_ctrl_cappuccino   ; work         ;
;                   |mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|                   ; 295 (197)           ; 194 (173)                 ; 38144             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino                                                                                                                                                  ; mor1kx_fetch_cappuccino          ; work         ;
;                      |mor1kx_icache:icache_gen.mor1kx_icache|                         ; 98 (98)             ; 21 (21)                   ; 38144             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache                                                                                                           ; mor1kx_icache                    ; work         ;
;                         |mor1kx_simple_dpram_sclk:tag_ram|                            ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram                                                                          ; mor1kx_simple_dpram_sclk         ; work         ;
;                            |altsyncram:mem_rtl_0|                                     ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0                                                     ; altsyncram                       ; work         ;
;                               |altsyncram_g6n1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 5376              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_g6n1:auto_generated                      ; altsyncram_g6n1                  ; work         ;
;                         |mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram                                                     ; mor1kx_simple_dpram_sclk         ; work         ;
;                            |altsyncram:mem_rtl_0|                                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0                                ; altsyncram                       ; work         ;
;                               |altsyncram_qbn1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_qbn1:auto_generated ; altsyncram_qbn1                  ; work         ;
;                   |mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|                       ; 129 (129)           ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino                                                                                                                                                      ; mor1kx_lsu_cappuccino            ; work         ;
;                   |mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|                         ; 226 (226)           ; 235 (235)                 ; 2048              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino                                                                                                                                                        ; mor1kx_rf_cappuccino             ; work         ;
;                      |mor1kx_simple_dpram_sclk:rfa|                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa                                                                                                                           ; mor1kx_simple_dpram_sclk         ; work         ;
;                         |altsyncram:mem_rtl_0|                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0                                                                                                      ; altsyncram                       ; work         ;
;                            |altsyncram_qvp1:auto_generated|                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_qvp1:auto_generated                                                                       ; altsyncram_qvp1                  ; work         ;
;                      |mor1kx_simple_dpram_sclk:rfb|                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb                                                                                                                           ; mor1kx_simple_dpram_sclk         ; work         ;
;                         |altsyncram:mem_rtl_0|                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0                                                                                                      ; altsyncram                       ; work         ;
;                            |altsyncram_qvp1:auto_generated|                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_qvp1:auto_generated                                                                       ; altsyncram_qvp1                  ; work         ;
;                   |mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|                 ; 151 (151)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino                                                                                                                                                ; mor1kx_wb_mux_cappuccino         ; work         ;
;       |qmem_bus:ctrl_bus|                                                             ; 248 (1)             ; 5 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus                                                                                                                                                                                                                                                                                         ; qmem_bus                         ; work         ;
;          |qmem_arbiter:s0_arbiter|                                                    ; 86 (86)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter                                                                                                                                                                                                                                                                 ; qmem_arbiter                     ; work         ;
;          |qmem_arbiter:s1_arbiter|                                                    ; 120 (120)           ; 2 (2)                     ; 0                 ; 1          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter                                                                                                                                                                                                                                                                 ; qmem_arbiter                     ; work         ;
;          |qmem_decoder:m0_decoder|                                                    ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder                                                                                                                                                                                                                                                                 ; qmem_decoder                     ; work         ;
;          |qmem_decoder:m1_decoder|                                                    ; 33 (33)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder                                                                                                                                                                                                                                                                 ; qmem_decoder                     ; work         ;
;    |minimig:minimig|                                                                  ; 5702 (310)          ; 7625 (3)                  ; 197976            ; 8          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig                                                                                                                                                                                                                                                                                                             ; minimig                          ; work         ;
;       |agnus:AGNUS1|                                                                  ; 1523 (159)          ; 1233 (15)                 ; 280               ; 4          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1                                                                                                                                                                                                                                                                                                ; agnus                            ; work         ;
;          |agnus_audiodma:aud1|                                                        ; 87 (87)             ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1                                                                                                                                                                                                                                                                            ; agnus_audiodma                   ; work         ;
;          |agnus_beamcounter:bc1|                                                      ; 220 (220)           ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1                                                                                                                                                                                                                                                                          ; agnus_beamcounter                ; work         ;
;          |agnus_bitplanedma:bpd1|                                                     ; 254 (254)           ; 271 (271)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1                                                                                                                                                                                                                                                                         ; agnus_bitplanedma                ; work         ;
;          |agnus_blitter:bl1|                                                          ; 518 (228)           ; 404 (264)                 ; 0                 ; 4          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1                                                                                                                                                                                                                                                                              ; agnus_blitter                    ; work         ;
;             |agnus_blitter_adrgen:address_generator_1|                                ; 160 (160)           ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1                                                                                                                                                                                                                                     ; agnus_blitter_adrgen             ; work         ;
;             |agnus_blitter_barrelshifter:barrel_shifter_A|                            ; 34 (34)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A                                                                                                                                                                                                                                 ; agnus_blitter_barrelshifter      ; work         ;
;             |agnus_blitter_barrelshifter:barrel_shifter_B|                            ; 18 (18)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B                                                                                                                                                                                                                                 ; agnus_blitter_barrelshifter      ; work         ;
;             |agnus_blitter_fill:bltfl1|                                               ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_fill:bltfl1                                                                                                                                                                                                                                                    ; agnus_blitter_fill               ; work         ;
;             |agnus_blitter_minterm:bltmt1|                                            ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_minterm:bltmt1                                                                                                                                                                                                                                                 ; agnus_blitter_minterm            ; work         ;
;          |agnus_copper:cp1|                                                           ; 107 (107)           ; 107 (107)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1                                                                                                                                                                                                                                                                               ; agnus_copper                     ; work         ;
;          |agnus_diskdma:dsk1|                                                         ; 26 (26)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1                                                                                                                                                                                                                                                                             ; agnus_diskdma                    ; work         ;
;          |agnus_refresh:ref1|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_refresh:ref1                                                                                                                                                                                                                                                                             ; agnus_refresh                    ; work         ;
;          |agnus_spritedma:spr1|                                                       ; 148 (148)           ; 124 (124)                 ; 280               ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1                                                                                                                                                                                                                                                                           ; agnus_spritedma                  ; work         ;
;             |altsyncram:sprctl_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_bvj1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated                                                                                                                                                                                                                    ; altsyncram_bvj1                  ; work         ;
;             |altsyncram:sprpos_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_lsj1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated                                                                                                                                                                                                                    ; altsyncram_lsj1                  ; work         ;
;             |altsyncram:sprptl_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 120               ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_hvj1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 120               ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated                                                                                                                                                                                                                    ; altsyncram_hvj1                  ; work         ;
;       |amber:AMBER1|                                                                  ; 351 (351)           ; 208 (208)                 ; 58368             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1                                                                                                                                                                                                                                                                                                ; amber                            ; work         ;
;          |altsyncram:sd_lbuf_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 30720             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0                                                                                                                                                                                                                                                                       ; altsyncram                       ; work         ;
;             |altsyncram_i8q1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 30720             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i8q1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_i8q1                  ; work         ;
;          |altsyncram:vi_lbuf_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 27648             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0                                                                                                                                                                                                                                                                       ; altsyncram                       ; work         ;
;             |altsyncram_2cn1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 27648             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_2cn1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_2cn1                  ; work         ;
;       |cart:CART1|                                                                    ; 60 (60)             ; 28 (28)                   ; 4096              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|cart:CART1                                                                                                                                                                                                                                                                                                  ; cart                             ; work         ;
;          |altsyncram:custom_mirror_rtl_0|                                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                       ; work         ;
;             |altsyncram_o6n1:auto_generated|                                          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_o6n1                  ; work         ;
;       |ciaa:CIAA1|                                                                    ; 332 (33)            ; 301 (45)                  ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1                                                                                                                                                                                                                                                                                                  ; ciaa                             ; work         ;
;          |cia_int:cnt|                                                                ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_int:cnt                                                                                                                                                                                                                                                                                      ; cia_int                          ; work         ;
;          |cia_timera:tmra|                                                            ; 49 (49)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timera:tmra                                                                                                                                                                                                                                                                                  ; cia_timera                       ; work         ;
;          |cia_timerb:tmrb|                                                            ; 53 (53)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb                                                                                                                                                                                                                                                                                  ; cia_timerb                       ; work         ;
;          |cia_timerd:tmrd|                                                            ; 62 (62)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd                                                                                                                                                                                                                                                                                  ; cia_timerd                       ; work         ;
;          |ciaa_ps2keyboard:kbd1|                                                      ; 123 (76)            ; 92 (66)                   ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1                                                                                                                                                                                                                                                                            ; ciaa_ps2keyboard                 ; work         ;
;             |ps2keyboardmap:km1|                                                      ; 47 (40)             ; 26 (26)                   ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1                                                                                                                                                                                                                                                         ; ps2keyboardmap                   ; work         ;
;                |altsyncram:Ram0_rtl_0|                                                ; 7 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                   ; altsyncram                       ; work         ;
;                   |altsyncram_4mf1:auto_generated|                                    ; 7 (7)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_4mf1:auto_generated                                                                                                                                                                                                    ; altsyncram_4mf1                  ; work         ;
;       |ciab:CIAB1|                                                                    ; 201 (26)            ; 199 (35)                  ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1                                                                                                                                                                                                                                                                                                  ; ciab                             ; work         ;
;          |cia_int:cnt|                                                                ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_int:cnt                                                                                                                                                                                                                                                                                      ; cia_int                          ; work         ;
;          |cia_timera:tmra|                                                            ; 53 (53)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timera:tmra                                                                                                                                                                                                                                                                                  ; cia_timera                       ; work         ;
;          |cia_timerb:tmrb|                                                            ; 49 (49)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb                                                                                                                                                                                                                                                                                  ; cia_timerb                       ; work         ;
;          |cia_timerd:tmrd|                                                            ; 61 (61)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd                                                                                                                                                                                                                                                                                  ; cia_timerd                       ; work         ;
;       |denise:DENISE1|                                                                ; 759 (144)           ; 3965 (91)                 ; 12288             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1                                                                                                                                                                                                                                                                                              ; denise                           ; work         ;
;          |denise_bitplanes:bplm0|                                                     ; 290 (79)            ; 1653 (565)                ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0                                                                                                                                                                                                                                                                       ; denise_bitplanes                 ; work         ;
;             |denise_bitplane_shifter:bplshft1|                                        ; 32 (32)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1                                                                                                                                                                                                                                      ; denise_bitplane_shifter          ; work         ;
;             |denise_bitplane_shifter:bplshft2|                                        ; 33 (33)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2                                                                                                                                                                                                                                      ; denise_bitplane_shifter          ; work         ;
;             |denise_bitplane_shifter:bplshft3|                                        ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3                                                                                                                                                                                                                                      ; denise_bitplane_shifter          ; work         ;
;             |denise_bitplane_shifter:bplshft4|                                        ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4                                                                                                                                                                                                                                      ; denise_bitplane_shifter          ; work         ;
;             |denise_bitplane_shifter:bplshft5|                                        ; 25 (25)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5                                                                                                                                                                                                                                      ; denise_bitplane_shifter          ; work         ;
;             |denise_bitplane_shifter:bplshft6|                                        ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6                                                                                                                                                                                                                                      ; denise_bitplane_shifter          ; work         ;
;             |denise_bitplane_shifter:bplshft7|                                        ; 24 (24)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7                                                                                                                                                                                                                                      ; denise_bitplane_shifter          ; work         ;
;             |denise_bitplane_shifter:bplshft8|                                        ; 25 (25)             ; 136 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8                                                                                                                                                                                                                                      ; denise_bitplane_shifter          ; work         ;
;          |denise_collision:col0|                                                      ; 40 (40)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_collision:col0                                                                                                                                                                                                                                                                        ; denise_collision                 ; work         ;
;          |denise_colortable:clut0|                                                    ; 7 (7)               ; 1 (1)                     ; 6144              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0                                                                                                                                                                                                                                                                      ; denise_colortable                ; work         ;
;             |denise_colortable_ram_mf:clut|                                           ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut                                                                                                                                                                                                                                        ; denise_colortable_ram_mf         ; work         ;
;                |altsyncram:altsyncram_component|                                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component                                                                                                                                                                                                        ; altsyncram                       ; work         ;
;                   |altsyncram_h612:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated                                                                                                                                                                         ; altsyncram_h612                  ; work         ;
;          |denise_hamgenerator:ham0|                                                   ; 54 (54)             ; 32 (32)                   ; 6144              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0                                                                                                                                                                                                                                                                     ; denise_hamgenerator              ; work         ;
;             |denise_colortable_ram_mf:clut|                                           ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut                                                                                                                                                                                                                                       ; denise_colortable_ram_mf         ; work         ;
;                |altsyncram:altsyncram_component|                                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component                                                                                                                                                                                                       ; altsyncram                       ; work         ;
;                   |altsyncram_h612:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated                                                                                                                                                                        ; altsyncram_h612                  ; work         ;
;          |denise_playfields:plfm0|                                                    ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_playfields:plfm0                                                                                                                                                                                                                                                                      ; denise_playfields                ; work         ;
;          |denise_spritepriority:spm0|                                                 ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_spritepriority:spm0                                                                                                                                                                                                                                                                   ; denise_spritepriority            ; work         ;
;          |denise_sprites:sprm0|                                                       ; 179 (18)            ; 2152 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0                                                                                                                                                                                                                                                                         ; denise_sprites                   ; work         ;
;             |denise_sprites_shifter:sps0|                                             ; 15 (15)             ; 269 (269)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0                                                                                                                                                                                                                                             ; denise_sprites_shifter           ; work         ;
;             |denise_sprites_shifter:sps1|                                             ; 14 (14)             ; 269 (269)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1                                                                                                                                                                                                                                             ; denise_sprites_shifter           ; work         ;
;             |denise_sprites_shifter:sps2|                                             ; 14 (14)             ; 269 (269)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2                                                                                                                                                                                                                                             ; denise_sprites_shifter           ; work         ;
;             |denise_sprites_shifter:sps3|                                             ; 14 (14)             ; 269 (269)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3                                                                                                                                                                                                                                             ; denise_sprites_shifter           ; work         ;
;             |denise_sprites_shifter:sps4|                                             ; 14 (14)             ; 269 (269)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4                                                                                                                                                                                                                                             ; denise_sprites_shifter           ; work         ;
;             |denise_sprites_shifter:sps5|                                             ; 14 (14)             ; 269 (269)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5                                                                                                                                                                                                                                             ; denise_sprites_shifter           ; work         ;
;             |denise_sprites_shifter:sps6|                                             ; 62 (62)             ; 269 (269)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6                                                                                                                                                                                                                                             ; denise_sprites_shifter           ; work         ;
;             |denise_sprites_shifter:sps7|                                             ; 14 (14)             ; 269 (269)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7                                                                                                                                                                                                                                             ; denise_sprites_shifter           ; work         ;
;       |gary:GARY1|                                                                    ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|gary:GARY1                                                                                                                                                                                                                                                                                                  ; gary                             ; work         ;
;       |gayle:GAYLE1|                                                                  ; 160 (124)           ; 128 (101)                 ; 65536             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1                                                                                                                                                                                                                                                                                                ; gayle                            ; work         ;
;          |gayle_fifo:SECBUF1|                                                         ; 36 (36)             ; 27 (27)                   ; 65536             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1                                                                                                                                                                                                                                                                             ; gayle_fifo                       ; work         ;
;             |altsyncram:mem_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                        ; altsyncram                       ; work         ;
;                |altsyncram_m9q1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_m9q1:auto_generated                                                                                                                                                                                                                         ; altsyncram_m9q1                  ; work         ;
;       |minimig_bankmapper:BMAP1|                                                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|minimig_bankmapper:BMAP1                                                                                                                                                                                                                                                                                    ; minimig_bankmapper               ; work         ;
;       |minimig_m68k_bridge:CPU1|                                                      ; 56 (56)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|minimig_m68k_bridge:CPU1                                                                                                                                                                                                                                                                                    ; minimig_m68k_bridge              ; work         ;
;       |minimig_sram_bridge:RAM1|                                                      ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|minimig_sram_bridge:RAM1                                                                                                                                                                                                                                                                                    ; minimig_sram_bridge              ; work         ;
;       |minimig_syscontrol:CONTROL1|                                                   ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|minimig_syscontrol:CONTROL1                                                                                                                                                                                                                                                                                 ; minimig_syscontrol               ; work         ;
;       |paula:PAULA1|                                                                  ; 1337 (24)           ; 1151 (15)                 ; 32768             ; 4          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1                                                                                                                                                                                                                                                                                                ; paula                            ; work         ;
;          |paula_audio:ad1|                                                            ; 796 (8)             ; 771 (8)                   ; 0                 ; 4          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1                                                                                                                                                                                                                                                                                ; paula_audio                      ; work         ;
;             |paula_audio_channel:ach0|                                                ; 88 (88)             ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0                                                                                                                                                                                                                                                       ; paula_audio_channel              ; work         ;
;             |paula_audio_channel:ach1|                                                ; 87 (87)             ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1                                                                                                                                                                                                                                                       ; paula_audio_channel              ; work         ;
;             |paula_audio_channel:ach2|                                                ; 90 (90)             ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2                                                                                                                                                                                                                                                       ; paula_audio_channel              ; work         ;
;             |paula_audio_channel:ach3|                                                ; 92 (92)             ; 115 (115)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3                                                                                                                                                                                                                                                       ; paula_audio_channel              ; work         ;
;             |paula_audio_mixer:mix|                                                   ; 54 (54)             ; 30 (30)                   ; 0                 ; 4          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix                                                                                                                                                                                                                                                          ; paula_audio_mixer                ; work         ;
;                |paula_audio_volume:sv0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv0                                                                                                                                                                                                                                   ; paula_audio_volume               ; work         ;
;                |paula_audio_volume:sv1|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv1                                                                                                                                                                                                                                   ; paula_audio_volume               ; work         ;
;                |paula_audio_volume:sv2|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv2                                                                                                                                                                                                                                   ; paula_audio_volume               ; work         ;
;                |paula_audio_volume:sv3|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv3                                                                                                                                                                                                                                   ; paula_audio_volume               ; work         ;
;             |paula_audio_sigmadelta:dac|                                              ; 377 (377)           ; 273 (273)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac                                                                                                                                                                                                                                                     ; paula_audio_sigmadelta           ; work         ;
;          |paula_floppy:pf1|                                                           ; 321 (274)           ; 219 (194)                 ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1                                                                                                                                                                                                                                                                               ; paula_floppy                     ; work         ;
;             |paula_floppy_fifo:db1|                                                   ; 47 (47)             ; 25 (25)                   ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1                                                                                                                                                                                                                                                         ; paula_floppy_fifo                ; work         ;
;                |altsyncram:mem_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                    ; altsyncram                       ; work         ;
;                   |altsyncram_a9q1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated                                                                                                                                                                                                     ; altsyncram_a9q1                  ; work         ;
;          |paula_intcontroller:pi1|                                                    ; 69 (69)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1                                                                                                                                                                                                                                                                        ; paula_intcontroller              ; work         ;
;          |paula_uart:pu1|                                                             ; 127 (127)           ; 113 (113)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1                                                                                                                                                                                                                                                                                 ; paula_uart                       ; work         ;
;       |userio:USERIO1|                                                                ; 506 (180)           ; 379 (75)                  ; 16448             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1                                                                                                                                                                                                                                                                                              ; userio                           ; work         ;
;          |userio_osd:osd1|                                                            ; 167 (134)           ; 221 (145)                 ; 16448             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1                                                                                                                                                                                                                                                                              ; userio_osd                       ; work         ;
;             |altsyncram:osdbuf_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;                |altsyncram_g9n1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_g9n1:auto_generated                                                                                                                                                                                                                       ; altsyncram_g9n1                  ; work         ;
;             |sync_fifo:wr_fifo|                                                       ; 15 (15)             ; 45 (45)                   ; 64                ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo                                                                                                                                                                                                                                                            ; sync_fifo                        ; work         ;
;                |altsyncram:fifo_mem_rtl_0|                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0                                                                                                                                                                                                                                  ; altsyncram                       ; work         ;
;                   |altsyncram_9vj1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0|altsyncram_9vj1:auto_generated                                                                                                                                                                                                   ; altsyncram_9vj1                  ; work         ;
;             |userio_osd_spi:spi0|                                                     ; 18 (18)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0                                                                                                                                                                                                                                                          ; userio_osd_spi                   ; work         ;
;          |userio_ps2mouse:pm1|                                                        ; 159 (159)           ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1                                                                                                                                                                                                                                                                          ; userio_ps2mouse                  ; work         ;
;    |qmem_bridge:qmem_bridge|                                                          ; 12 (12)             ; 163 (163)                 ; 0                 ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge                                                                                                                                                                                                                                                                                                     ; qmem_bridge                      ; work         ;
;    |sdram_ctrl:sdram|                                                                 ; 369 (223)           ; 349 (264)                 ; 20352             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram                                                                                                                                                                                                                                                                                                            ; sdram_ctrl                       ; work         ;
;       |cpu_cache:cpu_cache|                                                           ; 146 (146)           ; 85 (85)                   ; 20352             ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache                                                                                                                                                                                                                                                                                        ; cpu_cache                        ; work         ;
;          |tpram_128x32:tag_ram|                                                       ; 0 (0)               ; 0 (0)                     ; 3968              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram                                                                                                                                                                                                                                                                   ; tpram_128x32                     ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 3968              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_sav1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 3968              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_sav1:auto_generated                                                                                                                                                                                                    ; altsyncram_sav1                  ; work         ;
;          |tpram_be_512x16:mem_ram_0|                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0                                                                                                                                                                                                                                                              ; tpram_be_512x16                  ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component                                                                                                                                                                                                                              ; altsyncram                       ; work         ;
;                |altsyncram_ac12:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated                                                                                                                                                                                               ; altsyncram_ac12                  ; work         ;
;          |tpram_be_512x16:mem_ram_1|                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1                                                                                                                                                                                                                                                              ; tpram_be_512x16                  ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component                                                                                                                                                                                                                              ; altsyncram                       ; work         ;
;                |altsyncram_ac12:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated                                                                                                                                                                                               ; altsyncram_ac12                  ; work         ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------+
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_tiq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; db/Cyclone5_MIST_AGA.ram0_TG68KdotC_Kernel_abed7b79.hdl.mif ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_tiq1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; db/Cyclone5_MIST_AGA.ram0_TG68KdotC_Kernel_abed7b79.hdl.mif ;
; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_0ce1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; db/Cyclone5_MIST_AGA.rom0_ctrl_boot_9b9c052.hdl.mif         ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_g6n1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; None                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_qbn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_qvp1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_qvp1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 12           ; 8            ; 12           ; 96    ; None                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 15           ; 8            ; 15           ; 120   ; None                                                        ;
; minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i8q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 30           ; 1024         ; 30           ; 30720 ; None                                                        ;
; minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_2cn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 27           ; 1024         ; 27           ; 27648 ; None                                                        ;
; minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096  ; None                                                        ;
; minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_4mf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192  ; db/Cyclone5_MIST_AGA.rom0_ps2keyboardmap_8d0ca61e.hdl.mif   ;
; minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                                        ;
; minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                                        ;
; minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_m9q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                                                        ;
; minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                                                        ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_g9n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                        ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0|altsyncram_9vj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64    ; None                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_sav1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Two Independent 18x18           ; 8           ;
; Total number of DSP blocks      ; 10          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 10          ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|kstate        ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; kstate.110 ; kstate.101 ; kstate.100 ; kstate.011 ; kstate.010 ; kstate.001 ; kstate.000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; kstate.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; kstate.001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; kstate.010 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; kstate.011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; kstate.100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; kstate.101 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; kstate.110 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state                                              ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audio_state                                              ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audio_state                                              ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audio_state                                              ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; audio_state.AUDIO_STATE_2 ; audio_state.AUDIO_STATE_3 ; audio_state.AUDIO_STATE_1 ; audio_state.AUDIO_STATE_0 ; audio_state.AUDIO_STATE_4 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; audio_state.AUDIO_STATE_0 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; audio_state.AUDIO_STATE_1 ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_3 ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_2 ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; audio_state.AUDIO_STATE_4 ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dskstate    ;
+-------------------------+-------------------------+-----------------------+----------------------+
; Name                    ; dskstate.DISKDMA_ACTIVE ; dskstate.DISKDMA_IDLE ; dskstate.DISKDMA_INT ;
+-------------------------+-------------------------+-----------------------+----------------------+
; dskstate.DISKDMA_IDLE   ; 0                       ; 0                     ; 0                    ;
; dskstate.DISKDMA_ACTIVE ; 1                       ; 1                     ; 0                    ;
; dskstate.DISKDMA_INT    ; 0                       ; 1                     ; 1                    ;
+-------------------------+-------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state                                                                                                                                                      ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+
; Name               ; blt_state.BLT_L2 ; blt_state.BLT_L3 ; blt_state.BLT_L1 ; blt_state.BLT_L4 ; blt_state.BLT_E ; blt_state.BLT_B ; blt_state.BLT_C ; blt_state.BLT_A ; blt_state.BLT_D ; blt_state.BLT_F ; blt_state.BLT_INIT ; blt_state.BLT_IDLE ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+
; blt_state.BLT_IDLE ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0                  ;
; blt_state.BLT_INIT ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ; 1                  ;
; blt_state.BLT_F    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                  ; 1                  ;
; blt_state.BLT_D    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_A    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_C    ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_B    ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_E    ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L4   ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L1   ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L3   ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
; blt_state.BLT_L2   ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1                  ;
+--------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state                                         ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+
; Name                   ; copper_state.WAITSKIP1 ; copper_state.WAITSKIP2 ; copper_state.FETCH2 ; copper_state.FETCH1 ; copper_state.RESET ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+
; copper_state.RESET     ; 0                      ; 0                      ; 0                   ; 0                   ; 0                  ;
; copper_state.FETCH1    ; 0                      ; 0                      ; 0                   ; 1                   ; 1                  ;
; copper_state.FETCH2    ; 0                      ; 0                      ; 1                   ; 0                   ; 1                  ;
; copper_state.WAITSKIP2 ; 0                      ; 1                      ; 0                   ; 0                   ; 1                  ;
; copper_state.WAITSKIP1 ; 1                      ; 0                      ; 0                   ; 0                   ; 1                  ;
+------------------------+------------------------+------------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|state                                       ;
+--------------------+---------------+-------------------+--------------------+---------------+---------------+-----------+
; Name               ; state.ST_FILL ; state.ST_CPU_READ ; state.ST_CPU_WRITE ; state.ST_PREP ; state.ST_IDLE ; state.000 ;
+--------------------+---------------+-------------------+--------------------+---------------+---------------+-----------+
; state.000          ; 0             ; 0                 ; 0                  ; 0             ; 0             ; 0         ;
; state.ST_IDLE      ; 0             ; 0                 ; 0                  ; 0             ; 1             ; 1         ;
; state.ST_PREP      ; 0             ; 0                 ; 0                  ; 1             ; 0             ; 1         ;
; state.ST_CPU_WRITE ; 0             ; 0                 ; 1                  ; 0             ; 0             ; 1         ;
; state.ST_CPU_READ  ; 0             ; 1                 ; 0                  ; 0             ; 0             ; 1         ;
; state.ST_FILL      ; 1             ; 0                 ; 0                  ; 0             ; 0             ; 1         ;
+--------------------+---------------+-------------------+--------------------+---------------+---------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+-------------------+-------------------+-------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; Name                   ; micro_state.pack3 ; micro_state.pack2 ; micro_state.pack1 ; micro_state.div_end2 ; micro_state.div_end1 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul_end2 ; micro_state.mul_end1 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.bf1 ; micro_state.rota1 ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.movec1 ; micro_state.trap6 ; micro_state.trap5 ; micro_state.trap4 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.trap0 ; micro_state.trap00 ; micro_state.rte5 ; micro_state.rte4 ; micro_state.rte3 ; micro_state.rte2 ; micro_state.rte1 ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.unlink2 ; micro_state.unlink1 ; micro_state.link2 ; micro_state.link1 ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem3 ; micro_state.movem2 ; micro_state.movem1 ; micro_state.dbcc1 ; micro_state.nopnop ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra1 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_229_4 ; micro_state.st_229_3 ; micro_state.st_229_2 ; micro_state.st_229_1 ; micro_state.ld_229_4 ; micro_state.ld_229_3 ; micro_state.ld_229_2 ; micro_state.ld_229_1 ; micro_state.ld_AnXnbd3 ; micro_state.ld_AnXnbd2 ; micro_state.ld_AnXnbd1 ; micro_state.st_dAn1 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.idle ; micro_state.nop ; micro_state.ld_nn ;
+------------------------+-------------------+-------------------+-------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; micro_state.ld_nn      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 0                 ;
; micro_state.nop        ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 1               ; 1                 ;
; micro_state.idle       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 1                ; 0               ; 1                 ;
; micro_state.st_nn      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 1                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_dAn1    ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 1                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn1   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 1                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn2   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 1                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_dAn1    ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 1                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd1 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 1                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd2 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd3 ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_1   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_2   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_3   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_4   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_1   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_2   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_3   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_4   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn1   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn2   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bra1       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr1       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr2       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.nopnop     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.dbcc1      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem1     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem2     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem3     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.andi       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 1                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.op_AxAy    ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 1                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cmpm       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 1                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link1      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 1                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link2      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink1    ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink2    ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int1       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int2       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int3       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int4       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte1       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte2       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte3       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte4       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte5       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap00     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap0      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap1      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap2      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap3      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap4      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap5      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap6      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movec1     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep1     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep2     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep3     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep4     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep5     ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rota1      ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bf1        ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 1               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul1       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 1                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul2       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end1   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end2   ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div1       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div2       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div3       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div4       ; 0                 ; 0                 ; 0                 ; 0                    ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end1   ; 0                 ; 0                 ; 0                 ; 0                    ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end2   ; 0                 ; 0                 ; 0                 ; 1                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack1      ; 0                 ; 0                 ; 1                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack2      ; 0                 ; 1                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack3      ; 1                 ; 0                 ; 0                 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
+------------------------+-------------------+-------------------+-------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state ;
+------------------+-----------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; state.IC_REFILL ; state.TLB_RELOAD ; state.READ ; state.IDLE                                                                                                                                         ;
+------------------+-----------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE       ; 0               ; 0                ; 0          ; 0                                                                                                                                                  ;
; state.READ       ; 0               ; 0                ; 1          ; 1                                                                                                                                                  ;
; state.TLB_RELOAD ; 0               ; 1                ; 0          ; 1                                                                                                                                                  ;
; state.IC_REFILL  ; 1               ; 0                ; 0          ; 1                                                                                                                                                  ;
+------------------+-----------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|state ;
+------------------+------------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; state.INVALIDATE ; state.REFILL ; state.READ ; state.IDLE                                                                                                                                                                                   ;
+------------------+------------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE       ; 0                ; 0            ; 0          ; 0                                                                                                                                                                                            ;
; state.READ       ; 0                ; 0            ; 1          ; 1                                                                                                                                                                                            ;
; state.REFILL     ; 0                ; 1            ; 0          ; 1                                                                                                                                                                                            ;
; state.INVALIDATE ; 1                ; 0            ; 0          ; 1                                                                                                                                                                                            ;
+------------------+------------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge|state           ;
+-----------------+---------------+----------------+-----------------+-----------+
; Name            ; state.ST_WAIT ; state.ST_SETUP ; state.ST_A_WAIT ; state.000 ;
+-----------------+---------------+----------------+-----------------+-----------+
; state.000       ; 0             ; 0              ; 0               ; 0         ;
; state.ST_SETUP  ; 0             ; 1              ; 0               ; 1         ;
; state.ST_WAIT   ; 1             ; 0              ; 0               ; 1         ;
; state.ST_A_WAIT ; 0             ; 0              ; 1               ; 1         ;
+-----------------+---------------+----------------+-----------------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_state ;
+-------------------+------------------+-------------------+----------------------------------+
; Name              ; rx_state.RX_IDLE ; rx_state.RX_SHIFT ; rx_state.RX_START                ;
+-------------------+------------------+-------------------+----------------------------------+
; rx_state.RX_IDLE  ; 0                ; 0                 ; 0                                ;
; rx_state.RX_START ; 1                ; 0                 ; 1                                ;
; rx_state.RX_SHIFT ; 1                ; 1                 ; 0                                ;
+-------------------+------------------+-------------------+----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state ;
+-------------------+-------------------------------------------------------------------------+
; Name              ; tx_state.TX_SHIFT                                                       ;
+-------------------+-------------------------------------------------------------------------+
; tx_state.TX_IDLE  ; 0                                                                       ;
; tx_state.TX_SHIFT ; 1                                                                       ;
+-------------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|TG68K:tg68k|sync_state                                                                                                                                                  ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; sync_state.sync9 ; sync_state.sync8 ; sync_state.sync7 ; sync_state.sync6 ; sync_state.sync5 ; sync_state.sync4 ; sync_state.sync3 ; sync_state.sync2 ; sync_state.sync1 ; sync_state.sync0 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; sync_state.sync0 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; sync_state.sync1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; sync_state.sync2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; sync_state.sync3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; sync_state.sync4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync5 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync6 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync7 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync8 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; sync_state.sync9 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state ;
+------------------+------------------+-------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name             ; state.TLB_RELOAD ; state.WRITE ; state.READ ; state.IDLE ; state.DC_REFILL                                                                                                                       ;
+------------------+------------------+-------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE       ; 0                ; 0           ; 0          ; 0          ; 0                                                                                                                                     ;
; state.READ       ; 0                ; 0           ; 1          ; 1          ; 0                                                                                                                                     ;
; state.WRITE      ; 0                ; 1           ; 0          ; 1          ; 0                                                                                                                                     ;
; state.TLB_RELOAD ; 1                ; 0           ; 0          ; 1          ; 0                                                                                                                                     ;
; state.DC_REFILL  ; 0                ; 0           ; 0          ; 1          ; 1                                                                                                                                     ;
+------------------+------------------+-------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|wr_state ;
+----------------------+----------------------+-------------+------------------------------------+
; Name                 ; wr_state.ST_WR_WRITE ; wr_state.00 ; wr_state.ST_WR_WAIT                ;
+----------------------+----------------------+-------------+------------------------------------+
; wr_state.00          ; 0                    ; 0           ; 0                                  ;
; wr_state.ST_WR_WRITE ; 1                    ; 1           ; 0                                  ;
; wr_state.ST_WR_WAIT  ; 0                    ; 1           ; 1                                  ;
+----------------------+----------------------+-------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mstate      ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; mstate.110 ; mstate.101 ; mstate.100 ; mstate.011 ; mstate.010 ; mstate.001 ; mstate.000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; mstate.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; mstate.001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; mstate.010 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; mstate.011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; mstate.100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; mstate.101 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; mstate.110 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; minimig:minimig|ciab:CIAB1|porta_in2[3..5]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|userio:USERIO1|_tjoy2[6,7]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|userio:USERIO1|_sjoy1[6,7]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|slower[3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|eind                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[12..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|Flags[5..7]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; qmem_bridge:qmem_bridge|s_adr[1]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_sync[0,1]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_fpcsr[0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|du_npc_written                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|cpu_stall                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[15]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_fpcsr[1..11]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_mul_o                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|wb_op_mul                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dc_refill_r                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_err                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|atomic_reserve                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|imem_err                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ms_reg[0,1]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[1..7]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[2..7]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|userio:USERIO1|_djoy2[6,7]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|userio:USERIO1|_djoy1[6,7]                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|eindd                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_bit                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|ciaa:CIAA1|regporta[2,3]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|fire1_d                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|cd32pad1_reg[0]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|fire2_d                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|cd32pad2_reg[0]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|_djoy2[4,5]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|_tjoy2[4,5]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|_djoy1[4]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|cd32pad2_reg[1..7]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|cd32pad1_reg[1..7]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|st_tag_dat_w[15]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_lsu_atomic_o                         ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|minimig_m68k_bridge:CPU1|turbo                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|minimig_m68k_bridge:CPU1|l_as28m                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|minimig_m68k_bridge:CPU1|_as28m                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|extra_delay_r[0..3]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|paula:PAULA1|paula_floppy:pf1|wr_fifo_status[12..14]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; sdram_ctrl:sdram|cas_sd_ras                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; sdram_ctrl:sdram|cas_sd_cs[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[3,4]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[5..7]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dpagefault_o                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dtlb_miss_o                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_save_lru[0]     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][20] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][19] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][18] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][17] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][16] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][15] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][14] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][13] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][12] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][11] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][10] ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][9]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][8]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][7]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][6]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][5]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][4]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][3]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][2]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][1]  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][0]  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[4]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[4]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[5]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[5]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[6]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[6]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[7]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[7]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[8]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[8]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[9]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[9]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[10]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[10]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[11]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[11]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[12]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[12]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[13]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[13]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[14]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[14]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[15]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[15]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[16]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[16]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[17]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[17]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[18]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[18]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[19]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[19]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[20]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[20]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[21]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[21]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[22]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[22]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[23]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[23]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|ciaa:CIAA1|tick_del                                                                                                                                                                                                   ; Merged with minimig:minimig|vsync_del                                                                                                                                                                                              ;
; minimig:minimig|amber:AMBER1|seed[2]                                                                                                                                                                                                  ; Merged with minimig:minimig|amber:AMBER1|seed_old[1]                                                                                                                                                                               ;
; minimig:minimig|amber:AMBER1|seed[6]                                                                                                                                                                                                  ; Merged with minimig:minimig|amber:AMBER1|seed_old[5]                                                                                                                                                                               ;
; minimig:minimig|amber:AMBER1|seed[7]                                                                                                                                                                                                  ; Merged with minimig:minimig|amber:AMBER1|seed_old[6]                                                                                                                                                                               ;
; minimig:minimig|amber:AMBER1|seed[10]                                                                                                                                                                                                 ; Merged with minimig:minimig|amber:AMBER1|seed_old[9]                                                                                                                                                                               ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[1,8..11]                                                                                                                                                                   ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[0]                                                                                                                                                          ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addrd[0]                                                                                                                                                                     ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_B[0]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addrd[1]                                                                                                                                                                     ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_B[1]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addrd[2]                                                                                                                                                                     ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_B[2]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addrd[3]                                                                                                                                                                     ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_B[3]                                                                                                                                                            ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|WR_AReg                                                                                                                                                                                ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|RDindex_A[3]                                                                                                                                                            ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[0..4,6..8,10,11]                                   ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[12]                                 ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[5]                                                 ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[9]                                  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[0,2..4,6,7,12]                             ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[1]                          ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_jal_result_o[0]                  ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|pc_execute_o[0]           ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|pc_execute_o[2]                          ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_jal_result_o[2]   ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|pc_execute_o[1]                          ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_jal_result_o[1]   ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_itlb_miss_o                                  ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ibus_err_o                    ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ipagefault_o                                 ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ibus_err_o                    ;
; minimig:minimig|amber:AMBER1|seed[11]                                                                                                                                                                                                 ; Merged with minimig:minimig|amber:AMBER1|seed_old[10]                                                                                                                                                                              ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_itlb_miss_o               ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ibus_err_o ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ipagefault_o              ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ibus_err_o ;
; minimig:minimig|amber:AMBER1|seed[13]                                                                                                                                                                                                 ; Merged with minimig:minimig|amber:AMBER1|seed_old[12]                                                                                                                                                                              ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_itlb_miss_o                      ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ipagefault_o      ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ibus_err_o                       ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ipagefault_o      ;
; minimig:minimig|amber:AMBER1|seed[15]                                                                                                                                                                                                 ; Merged with minimig:minimig|amber:AMBER1|seed_old[14]                                                                                                                                                                              ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[9]                                                 ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[12]                                 ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[5]                                         ; Merged with ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[1]                          ;
; minimig:minimig|amber:AMBER1|seed[12]                                                                                                                                                                                                 ; Merged with minimig:minimig|amber:AMBER1|seed_old[11]                                                                                                                                                                              ;
; minimig:minimig|paula:PAULA1|dmacon[3]                                                                                                                                                                                                ; Merged with minimig:minimig|agnus:AGNUS1|dmacon[3]                                                                                                                                                                                 ;
; minimig:minimig|paula:PAULA1|dmaen                                                                                                                                                                                                    ; Merged with minimig:minimig|agnus:AGNUS1|dmacon[9]                                                                                                                                                                                 ;
; minimig:minimig|paula:PAULA1|dmacon[2]                                                                                                                                                                                                ; Merged with minimig:minimig|agnus:AGNUS1|dmacon[2]                                                                                                                                                                                 ;
; minimig:minimig|paula:PAULA1|dmacon[1]                                                                                                                                                                                                ; Merged with minimig:minimig|agnus:AGNUS1|dmacon[1]                                                                                                                                                                                 ;
; minimig:minimig|paula:PAULA1|dmacon[0]                                                                                                                                                                                                ; Merged with minimig:minimig|agnus:AGNUS1|dmacon[0]                                                                                                                                                                                 ;
; minimig:minimig|paula:PAULA1|dmacon[4]                                                                                                                                                                                                ; Merged with minimig:minimig|agnus:AGNUS1|dmacon[4]                                                                                                                                                                                 ;
; minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|fmode[0]                                                                                                                                                                        ; Merged with minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|fmode[0]                                                                                                                                                           ;
; minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|fmode[1]                                                                                                                                                                        ; Merged with minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|fmode[1]                                                                                                                                                           ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|host_bs[1]                                                                                                                                                                             ; Merged with minimig:minimig|userio:USERIO1|userio_osd:osd1|host_bs[0]                                                                                                                                                              ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|host_cs                                                                                                                                                                                ; Merged with minimig:minimig|userio:USERIO1|userio_osd:osd1|host_bs[0]                                                                                                                                                              ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|host_we                                                                                                                                                                                ; Merged with minimig:minimig|userio:USERIO1|userio_osd:osd1|host_bs[0]                                                                                                                                                              ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rIPL_nr[2]                                                                                                                                                                             ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[2]                                                                                                                                                              ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rIPL_nr[1]                                                                                                                                                                             ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[1]                                                                                                                                                              ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rIPL_nr[0]                                                                                                                                                                             ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[0]                                                                                                                                                              ;
; minimig:minimig|denise:DENISE1|denise_sprites:sprm0|fmode[15]                                                                                                                                                                         ; Merged with minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|fmode[15]                                                                                                                                                            ;
; minimig:minimig|denise:DENISE1|bplcon0[15]                                                                                                                                                                                            ; Merged with minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0[4]                                                                                                                                                         ;
; minimig:minimig|denise:DENISE1|bplcon0[6]                                                                                                                                                                                             ; Merged with minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0[5]                                                                                                                                                         ;
; minimig:minimig|denise:DENISE1|bplcon0[14]                                                                                                                                                                                            ; Merged with minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0[2]                                                                                                                                                         ;
; minimig:minimig|denise:DENISE1|bplcon0[13]                                                                                                                                                                                            ; Merged with minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0[1]                                                                                                                                                         ;
; minimig:minimig|denise:DENISE1|bplcon0[12]                                                                                                                                                                                            ; Merged with minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0[0]                                                                                                                                                         ;
; minimig:minimig|denise:DENISE1|denise_sprites:sprm0|fmode[3]                                                                                                                                                                          ; Merged with minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|fmode[3]                                                                                                                                                             ;
; minimig:minimig|denise:DENISE1|denise_sprites:sprm0|fmode[2]                                                                                                                                                                          ; Merged with minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|fmode[2]                                                                                                                                                             ;
; minimig:minimig|amber:AMBER1|seed_old[22]                                                                                                                                                                                             ; Merged with minimig:minimig|amber:AMBER1|seed[23]                                                                                                                                                                                  ;
; minimig:minimig|amber:AMBER1|seed_old[19]                                                                                                                                                                                             ; Merged with minimig:minimig|amber:AMBER1|seed[20]                                                                                                                                                                                  ;
; minimig:minimig|amber:AMBER1|seed_old[18]                                                                                                                                                                                             ; Merged with minimig:minimig|amber:AMBER1|seed[19]                                                                                                                                                                                  ;
; minimig:minimig|amber:AMBER1|seed_old[16]                                                                                                                                                                                             ; Merged with minimig:minimig|amber:AMBER1|seed[17]                                                                                                                                                                                  ;
; minimig:minimig|amber:AMBER1|seed_old[3]                                                                                                                                                                                              ; Merged with minimig:minimig|amber:AMBER1|seed[4]                                                                                                                                                                                   ;
; minimig:minimig|amber:AMBER1|seed_old[2]                                                                                                                                                                                              ; Merged with minimig:minimig|amber:AMBER1|seed[3]                                                                                                                                                                                   ;
; minimig:minimig|amber:AMBER1|seed_old[0]                                                                                                                                                                                              ; Merged with minimig:minimig|amber:AMBER1|seed[1]                                                                                                                                                                                   ;
; minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmcr[4]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmcr[4]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|ciab:CIAB1|cia_int:cnt|icr[3]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmcr[4]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|ciaa:CIAA1|cia_int:cnt|icr[4]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|wbmemmask[5]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|ciab:CIAB1|cia_int:cnt|icrmask[3]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|ciaa:CIAA1|cia_int:cnt|icrmask[4]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[12]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[1]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|store_buffer_err_o                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_lsu_atomic_o                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ibus_err_o                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ibus_err_o                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ipagefault_o                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|make_berr                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[0]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|except_dbus                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmcr[4]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|vma                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_atomic                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstop_reg[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hcenter_reg[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstop_reg[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[0..31]                                   ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[0,1]                                                  ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|exception_while_tlb_reload                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dbus_o                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|tlb_reload_done                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state.TLB_RELOAD                                           ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state.TLB_RELOAD                                               ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|kstate~9                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|kstate~10                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|kstate~11                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state~7                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state~8                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audio_state~7                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audio_state~8                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audio_state~7                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audio_state~8                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audio_state~7                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audio_state~8                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~14                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~15                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~16                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~17                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state~18                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state~6                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state~7                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|state~2                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|state~3                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|state~4                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state~6                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state~7                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state~8                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; qmem_bridge:qmem_bridge|state~6                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state~4                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state~5                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state~6                                                        ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mstate~9                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mstate~10                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mstate~11                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd2                                                                                                                                                                 ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                                  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int4                                                                                                                                                                       ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                                  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd3                                                                                                                                                                 ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                                  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.movem3                                                                                                                                                                     ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                                  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int2                                                                                                                                                                       ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                                  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.int3                                                                                                                                                                       ; Merged with TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                                  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_berr                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.trap4                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.trap5                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.trap6                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; TG68K:tg68k|sync_state.sync0                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync1                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync2                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync3                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync4                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync5                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync6                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync7                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync8                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; TG68K:tg68k|sync_state.sync9                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state.DC_REFILL                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                             ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|wr_state.ST_WR_WAIT                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 379                                                                                                                                                                                               ;                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|cpu_stall                     ; Stuck at GND              ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dpagefault_o,                     ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dtlb_miss_o,                      ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_save_lru[0],     ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][20], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][19], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][18], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][17], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][16], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][15], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][14], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][13], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][12], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][11], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][10], ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][9],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][8],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][7],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][6],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][5],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][4],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][3],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][2],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][1],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_way_save[0][0],  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|store_buffer_err_o,                                             ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_lsu_atomic_o,                  ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_ipagefault_o,                     ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|except_dbus,                                                    ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_dbus_o                            ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ms_reg[1]                                                                                                                                  ; Stuck at GND              ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder|ss_r[7]                                                                                                                                                                    ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|atomic_reserve                  ; Stuck at GND              ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                        ;                           ; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|ss_r[7]                                                                                                                                                                    ;
; minimig:minimig|minimig_m68k_bridge:CPU1|turbo                                                                                                                                                         ; Stuck at GND              ; minimig:minimig|minimig_m68k_bridge:CPU1|l_as28m,                                                                                                                                                                                      ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; minimig:minimig|minimig_m68k_bridge:CPU1|_as28m,                                                                                                                                                                                       ;
;                                                                                                                                                                                                        ;                           ; minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmcr[4],                                                                                                                                                                                    ;
;                                                                                                                                                                                                        ;                           ; minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmcr[4],                                                                                                                                                                                    ;
;                                                                                                                                                                                                        ;                           ; minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmcr[4],                                                                                                                                                                                    ;
;                                                                                                                                                                                                        ;                           ; minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmcr[4]                                                                                                                                                                                     ;
; minimig:minimig|userio:USERIO1|_tjoy2[6]                                                                                                                                                               ; Stuck at VCC              ; minimig:minimig|userio:USERIO1|_djoy2[6], minimig:minimig|ciaa:CIAA1|regporta[3],                                                                                                                                                      ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; minimig:minimig|userio:USERIO1|fire2_d,                                                                                                                                                                                                ;
;                                                                                                                                                                                                        ;                           ; minimig:minimig|userio:USERIO1|cd32pad2_reg[4]                                                                                                                                                                                         ;
; minimig:minimig|userio:USERIO1|_sjoy1[6]                                                                                                                                                               ; Stuck at VCC              ; minimig:minimig|userio:USERIO1|_djoy1[6], minimig:minimig|ciaa:CIAA1|regporta[2],                                                                                                                                                      ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; minimig:minimig|userio:USERIO1|fire1_d,                                                                                                                                                                                                ;
;                                                                                                                                                                                                        ;                           ; minimig:minimig|userio:USERIO1|cd32pad1_reg[4]                                                                                                                                                                                         ;
; minimig:minimig|userio:USERIO1|_tjoy2[7]                                                                                                                                                               ; Stuck at VCC              ; minimig:minimig|userio:USERIO1|_djoy2[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; minimig:minimig|userio:USERIO1|cd32pad2_reg[3]                                                                                                                                                                                         ;
; minimig:minimig|userio:USERIO1|_sjoy1[7]                                                                                                                                                               ; Stuck at VCC              ; minimig:minimig|userio:USERIO1|_djoy1[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; minimig:minimig|userio:USERIO1|cd32pad1_reg[3]                                                                                                                                                                                         ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|imem_err                    ; Stuck at GND              ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_except_ibus_err_o,                                   ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_ibus_err_o                 ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_sync[0]                                                                                                                                                      ; Stuck at VCC              ; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_sync[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rxd_bit                                                                                                                                                                                          ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.ld_AnXnbd1                                                                                                                                  ; Stuck at GND              ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_berr,                                                                                                                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.trap4                                                                                                                                                                       ;
; TG68K:tg68k|eind                                                                                                                                                                                       ; Stuck at VCC              ; TG68K:tg68k|vma                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_mul_o ; Stuck at GND              ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|wb_op_mul                                                 ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; minimig:minimig|userio:USERIO1|_djoy2[4]                                                                                                                                                               ; Lost Fanouts              ; minimig:minimig|userio:USERIO1|_tjoy2[4]                                                                                                                                                                                               ;
; minimig:minimig|userio:USERIO1|_djoy2[5]                                                                                                                                                               ; Lost Fanouts              ; minimig:minimig|userio:USERIO1|_tjoy2[5]                                                                                                                                                                                               ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[4]                                                                                                                   ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[4]                                                                                                                                                    ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[5]                                                                                                                   ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[5]                                                                                                                                                    ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[6]                                                                                                                   ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[6]                                                                                                                                                    ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[7]                                                                                                                   ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[7]                                                                                                                                                    ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[8]                                                                                                                   ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[8]                                                                                                                                                    ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[10]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[10]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[11]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[11]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[12]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[12]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[13]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[13]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[14]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[14]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[15]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[15]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[16]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[16]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[17]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[17]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[18]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[18]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[19]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[19]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[20]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[20]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[21]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[21]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[22]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[22]                                                                                                                                                   ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[23]                                                                                                                  ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[23]                                                                                                                                                   ;
; minimig:minimig|ciab:CIAB1|cia_int:cnt|icr[3]                                                                                                                                                          ; Stuck at GND              ; minimig:minimig|ciab:CIAB1|cia_int:cnt|icrmask[3]                                                                                                                                                                                      ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; minimig:minimig|ciaa:CIAA1|cia_int:cnt|icr[4]                                                                                                                                                          ; Stuck at GND              ; minimig:minimig|ciaa:CIAA1|cia_int:cnt|icrmask[4]                                                                                                                                                                                      ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[12]                 ; Stuck at GND              ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_pc_addr[1]                                          ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                        ;
; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_prev[9]                                                                                                                   ; Lost Fanouts              ; minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac|seed_sum[9]                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10597 ;
; Number of registers using Synchronous Clear  ; 1838  ;
; Number of registers using Synchronous Load   ; 2713  ;
; Number of registers using Asynchronous Clear ; 147   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9332  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                      ;
+-------------------------------------------------------------------------+---------+
; Inverted Register                                                       ; Fan out ;
+-------------------------------------------------------------------------+---------+
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cs_n[0]                       ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[0]                        ; 99      ;
; joy_renew                                                               ; 1       ;
; amiga_clk:amiga_clk|clk7_en_reg                                         ; 944     ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cs_n[3]                       ; 5       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst                                 ; 359     ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[5]                        ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[4]                        ; 3       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[3]                        ; 4       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[2]                        ; 5       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[1]                        ; 5       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[1]                        ; 6       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[3]                        ; 4       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[2]                        ; 5       ;
; amiga_clk:amiga_clk|clk7_cnt[1]                                         ; 12      ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[16] ; 1       ;
; TG68K:tg68k|as_s                                                        ; 3       ;
; TG68K:tg68k|as_e                                                        ; 3       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[18] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[44] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[42] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[54] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[52] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[56] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[50] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[48] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[46] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[40] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[38] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[34] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[14] ; 1       ;
; TG68K:tg68k|uds_s                                                       ; 1       ;
; TG68K:tg68k|uds_e                                                       ; 1       ;
; TG68K:tg68k|rw_s                                                        ; 1       ;
; TG68K:tg68k|rw_e                                                        ; 1       ;
; minimig:minimig|minimig_m68k_bridge:CPU1|_ta_n                          ; 4       ;
; TG68K:tg68k|lds_s                                                       ; 1       ;
; TG68K:tg68k|lds_e                                                       ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[68] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[52] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[36] ; 2       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[20] ; 2       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[48] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[64] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[32] ; 3       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[16] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[46] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[62] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[30] ; 3       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[14] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[44] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[60] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[28] ; 3       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[12] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[58] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[42] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[26] ; 3       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[10] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[72] ; 3       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[56] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[40] ; 2       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[24] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[70] ; 2       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[54] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[38] ; 2       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[22] ; 2       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[66] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[50] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[34] ; 3       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[18] ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[4]                      ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[5]                      ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[5]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[11]                         ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[12]                         ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[13]                         ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[14]                         ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[15]                         ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[0]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[1]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[2]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[3]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[4]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[6]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[7]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[8]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[9]                          ; 2       ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[10]                         ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[3]                      ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[2]                      ; 2       ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div_r[1]                      ; 2       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[28] ; 1       ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|t_memory_config[2]       ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[36] ; 1       ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|t_memory_config[0]       ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[30] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[26] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[20] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[32] ; 1       ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[22] ; 1       ;
; Total number of inverted registers = 171*                               ;         ;
+-------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                                                                                                                        ; Megafunction                                                                                                                                                                                                                                                                      ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|data_out[0..15]                                                                                                                                                                                                                      ; minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|mem_rtl_0                                                                                                                                                                                                                         ; RAM  ;
; minimig:minimig|cart:CART1|custom_mirror_q[0..15]                                                                                                                                                                                                                                    ; minimig:minimig|cart:CART1|custom_mirror_rtl_0                                                                                                                                                                                                                                    ; RAM  ;
; minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|keyrom[0..15]                                                                                                                                                                                                    ; minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|Ram0_rtl_0                                                                                                                                                                                                    ; RAM  ;
; minimig:minimig|amber:AMBER1|sd_lbuf_o[0..29]                                                                                                                                                                                                                                        ; minimig:minimig|amber:AMBER1|sd_lbuf_rtl_0                                                                                                                                                                                                                                        ; RAM  ;
; minimig:minimig|amber:AMBER1|vi_lbuf_o[0..26]                                                                                                                                                                                                                                        ; minimig:minimig|amber:AMBER1|vi_lbuf_rtl_0                                                                                                                                                                                                                                        ; RAM  ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|bufout[0..7]                                                                                                                                                                                                                          ; minimig:minimig|userio:USERIO1|userio_osd:osd1|osdbuf_rtl_0                                                                                                                                                                                                                       ; RAM  ;
; minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|out[0..15]                                                                                                                                                                                                       ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|mem_rtl_0                                                                                                                                                                                                     ; RAM  ;
; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|q[0..31]                                                                                                                                                                                                                                        ; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|Ram0_rtl_0                                                                                                                                                                                                                                   ; RAM  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|rdata[0..31]                                                                       ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|mem_rtl_0                                                                       ; RAM  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|rdata[0..31]                                                                       ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|mem_rtl_0                                                                       ; RAM  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|rdata[0..20]                      ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|mem_rtl_0                      ; RAM  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|rdata[0..31] ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register Name                                                                              ; RAM Name                                                                        ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[0]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[1]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[2]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[3]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[4]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[5]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[6]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[7]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[8]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[9]  ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[10] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[11] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[12] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[13] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[14] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[15] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[16] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[17] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[18] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[19] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0_bypass[20] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0 ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[0]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[1]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[2]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[3]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[4]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[5]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[6]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[7]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[8]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[9]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[10]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[11]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[12]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[13]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[14]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[15]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[16]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[17]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[18]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[19]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[20]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0_bypass[21]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[0]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[1]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[2]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[3]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[4]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[5]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[6]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[7]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[8]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[9]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[10]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[11]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[12]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[13]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0_bypass[14]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[0]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[1]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[2]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[3]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[4]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[5]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[6]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[7]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[8]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[9]                   ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[10]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[11]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[12]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[13]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[14]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[15]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[16]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[17]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0_bypass[18]                  ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0                  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[0]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[1]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[2]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[3]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[4]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[5]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[6]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[7]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[8]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[9]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[10]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[11]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[12]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[13]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[14]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[15]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[16]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[17]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[18]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[19]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[20]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[21]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[22]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[23]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[24]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[25]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[26]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[27]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[28]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[29]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[30]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[31]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[32]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[33]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[34]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[35]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[36]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[37]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[38]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[39]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[40]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[41]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[42]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[43]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[44]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[45]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[46]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[47]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[48]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[49]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[50]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[51]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[52]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[53]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[54]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[55]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[56]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[57]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[58]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[59]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[60]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[61]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[62]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[63]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[64]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[65]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[66]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[67]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[68]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[69]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[70]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[71]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0_bypass[72]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[0]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[1]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[2]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[3]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[4]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[5]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[6]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[7]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[8]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[9]                     ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[10]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[11]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[12]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[13]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[14]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[15]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[16]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[17]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[18]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[19]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[20]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[21]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[22]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[23]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[24]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[25]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[26]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[27]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[28]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[29]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[30]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[31]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[32]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[33]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[34]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[35]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[36]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[37]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[38]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[39]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[40]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[41]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[42]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[43]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[44]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[45]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[46]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[47]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[48]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[49]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[50]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[51]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[52]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[53]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[54]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[55]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[56]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[57]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[58]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[59]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[60]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[61]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[62]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[63]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[64]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[65]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[66]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[67]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[68]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[69]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[70]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[71]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1_bypass[72]                    ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1                    ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_mem_bs[1]                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|minimig_m68k_bridge:CPU1|lr_w                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|turbokick_d                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memread[1]                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|last_opc_read[14]                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|direct_data                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|gayleid_cnt[1]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|burst_addr[2]                                                                                                                                                                                                  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|div_reg[42]                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbdat[14]                                                                                                                                                                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|inptr[10]                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|in_ptr[10]                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width_cnt[4]                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|crb7                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmcr[3]                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmcr[6]                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[9]                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|outptr[10]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|sector_count[1]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|sd_cs[0]                                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|out_ptr[11]                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon1[1]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|ddrportb[3]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|regportb[4]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|regporta[0]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ddrporta[1]                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|percnt[11]                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|datbuf[0]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|percnt[9]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|datbuf[10]                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|percnt[0]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|datbuf[6]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|percnt[9]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|datbuf[2]                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|VBR[4]                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[10]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[1]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|CACR[1]                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|last_data_read[12]                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rot_cnt[2]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ddrportb[1]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|regportb[6]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|ddrporta[0]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|regporta[6]                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[1]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[18]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[8]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|alarm[5]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[23]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[11]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|alarm[1]                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltaold[5]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|bls_cnt[0]                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|cfg[2]                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|mulu_reg[46]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cas_sd_cas                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_int:cnt|icrmask[1]                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_int:cnt|icrmask[1]                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1|intreq[4]                                                                                                                                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|casaddr[16]                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|casaddr[22]                                                                                                                                                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsklen[10]                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|z3ram_base[1]                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon0[12]                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vpos[1]                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vpos[8]                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hpos[3]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsklen[15]                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltcon1[14]                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|sdr_latch[7]                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|host_cache[0][12]                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|host_cache[0][0]                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|ea_data[16]                                                                                                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|address_out[15]                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[1]                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[9]                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|tod[20]                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[5]                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[15]                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|tod[23]                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|cpu_dat_r[0]                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmr[10]                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmr[12]                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmr[13]                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|mulu_reg[29]                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[1]                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[2]                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[6]                                                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[7]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|host_cache[1][15]                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|host_cache[1][1]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|host_cache[2][12]                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|host_cache[2][7]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|host_cache[3][8]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|host_cache[3][6]                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|last_data_read[20]                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|sdaddr[12]                                                                                                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|sdaddr[2]                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|sdaddr[5]                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|S_state[1]                                                                                                                                                                                                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|datawr[12]                                                                                                                                                                                                     ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68_PC[6]                                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|FlagsSR[3]                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|ba[0]                                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|dqm[0]                                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[18]                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[60]                                                                                                                                                                         ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|FlagsSR[2]                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[34]                                                                                                                                                                         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                                                                                                                                                                   ;
; 10:1               ; 20 bits   ; 120 LEs       ; 80 LEs               ; 40 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_delta[24]                                                                                                                                                                ;
; 10:1               ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_delta[8]                                                                                                                                                                 ;
; 12:1               ; 5 bits    ; 40 LEs        ; 35 LEs               ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                                                                                                                                                                    ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                                                                                                                                                                    ;
; 13:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[23]                                                                                                                                                               ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|casaddr[2]                                                                                                                                                                                                     ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[6]                                                                                                                                                                ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[0]                                                                                                                                                                ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[12]                                                                                                                                                               ;
; 14:1               ; 5 bits    ; 45 LEs        ; 40 LEs               ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[11]                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|lds_e                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|uds_s                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl.raddr_a[0]                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|Add2                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|Add2                                                                                                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|gary:GARY1|custom_data_in[11]                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1|tmp[6]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|set                                                                                                                                                                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|addsub_a[7]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|addsub_a[1]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|ShiftLeft0                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|ShiftLeft0                                                                                                                                                         ;
; 4:1                ; 60 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|ShiftLeft0                                                                                                                                                         ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|RotateLeft0                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|RotateLeft0                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|RotateRight0                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|RotateRight0                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bit_number[3]                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_a[6]                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|divisor[39]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|datatg68[11]                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|datatg68[3]                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|datatg68[9]                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|Add19                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|ramaddr[20]                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|pa_out[1]                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|pb_out[2]                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|data_out[11]                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|data_out[2]                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|pa_out[0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|pa_out[7]                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|pb_out[6]                                                                                                                                                                                            ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|PC_datab[8]                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|t_newptr[15]                                                                                                                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltptr_in[17]                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|kstate                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trapmake                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|addsub_b[8]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|source_areg                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|blt_state                                                                                                                                                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_tag_dat_w                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|minimig_m68k_bridge:CPU1|data_out[15]                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|copper_state                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|set_exec                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|copy[3]                                                                                                                                                            ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|copy[9]                                                                                                                                                            ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|briefdata[21]                                                                                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_a[12]                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltamask[7]                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|data_out[11]                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|data_out                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|tfr.raddr_a[0]                                                                                                                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audio_state                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|set                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr_a[3]                                                                                                                                                                     ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bf_set2[21]                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regin_out[0]                                                                                                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd|data_out[2]                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|data_out[8]                                                                                                                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerd:tmrd|data_out[2]                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|data_out                                                                                                                                                                                           ;
; 6:1                ; 23 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|notaddsub_b[13]                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write[12]                                                                                                                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regin_out[4]                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|ramaddr[23]                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|data_out[0]                                                                                                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|dbr                                                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write[4]                                                                                                                                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bf_set2[3]                                                                                                                                                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bf_set2[28]                                                                                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regin_out[10]                                                                                                                                                                    ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regin_out[23]                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_source_addr[1]                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|datatg68[15]                                                                                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rf_dest_addr[0]                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|address_out[20]                                                                                                                                                                                    ;
; 10:1               ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|gary:GARY1|ram_address_out[13]                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Selector66                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Selector67                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 30:1               ; 2 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_eear[23]                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_overflow_clear_o                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_trap_o              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|wb_rf_wb_o                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[6]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_hazard_a                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_epcr[0]                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_immediate_o[23]            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[21]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_except_trap_o                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_rfe_o                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_mtspr_o                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_mtspr_o                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_insn_o[13]                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_epcr[31]                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_esr[6]                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_rfa[23]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[14]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_lsu_store_o                    ;
; 5:1                ; 22 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_movhi_o                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[11]                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_insn_o[26]                                    ;
; 6:1                ; 20 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_insn_o[2]                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|pc_fetch[1]                                          ;
; 8:1                ; 28 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[26]                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[2]                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[1]                                          ;
; 10:1               ; 19 bits   ; 114 LEs       ; 76 LEs               ; 38 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|pc_fetch[31]                                         ;
; 30:1               ; 15 bits   ; 300 LEs       ; 285 LEs              ; 15 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[23]                                      ;
; 34:1               ; 7 bits    ; 154 LEs       ; 154 LEs              ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[7]                                       ;
; 36:1               ; 2 bits    ; 48 LEs        ; 46 LEs               ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[14]                                      ;
; 37:1               ; 4 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[9]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|tag_windex[3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|Mux9                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|Mux12                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|fetch_rfb_adr_o[1]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|decode_branch_target_o[1]          ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|Mux9                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|decode_rfb_o[31]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_rfb_o[28]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_rfa_o[11]                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|ShiftRight0                                                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ic_addr[3]                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ic_addr[8]                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|state         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|state         ;
; 64:1               ; 4 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|sh_scroller[0]                                                                                                                           ;
; 64:1               ; 4 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|sh_scroller[0]                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|sh_select[0]                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|shift                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|select[5]                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_opc_alu_o[0]               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge|adr_d[21]                                                                                                                                                                                               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge|adr_d[4]                                                                                                                                                                                                ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge|adr_d[13]                                                                                                                                                                                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge|adr_d[11]                                                                                                                                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge|adr_d[7]                                                                                                                                                                                                ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter|ShiftRight3                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter|ShiftRight3                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter|ShiftRight3                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter|ShiftRight3                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu|logic_lut[2]                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|qmem_bridge:qmem_bridge|Selector3                                                                                                                                                                                               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[4]                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_read[28]                                                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP1out[15]                                                                                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP2out[26]                                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP2out[6]                                                                                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP2out[3]                                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|OP2out[11]                                                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_ppc[6]                                             ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft8|shifter[16]                                                                                                                              ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft7|shifter[18]                                                                                                                              ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft6|shifter[31]                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|last_branch_insn_pc[13]                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|pc_ctrl_o[27]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[13]                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_shift[6]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ser_tx_cnt[2]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|gayle:GAYLE1|cs[0]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|sdr_latch[3]                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmll[0]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timerb:tmrb|tmlh[7]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmll[5]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciab:CIAB1|cia_timera:tmra|tmlh[6]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmll[1]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb|tmlh[1]                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmcr[1]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|disk_writable[0]                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|cmd_fdd                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|step_ena_cnt[3]                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmlh[6]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmll[0]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_rx_cnt[0]                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|cia_timera:tmra|tmr[9]                                                                                                                                                                               ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_cnt[11]                                                                                                                                                                          ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_shift[2]                                                                                                                                                                         ;
; 7:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_cnt[14]                                                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|Mux18                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_state                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_data_0[15]                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_uart:pu1|rx_state                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|shifta[0]                                                                                                                                       ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7|shifta[21]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|shifta[0]                                                                                                                                       ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6|shifta[52]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|shifta[0]                                                                                                                                       ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5|shiftb[39]                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_dat_w[4]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|tx_counter[1]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|tx_counter[0]                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_block[8]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter|ms_reg[0]                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|timer[7]                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[10]                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|tx_timer[0]                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|tx_timer[3]                                                                                                                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[16]                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[24]                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_bsel_o[1]                                           ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[7]                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[4]                                              ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[3]                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[1]                                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[14]                                             ;
; 11:1               ; 20 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[15]                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[3]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|rx_sample_cnt[3]                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|pre_timer[3]                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_div[5]                                                                                                                                                                                ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ShiftRight3                                                                                                                                                         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ShiftRight3                                                                                                                                                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ShiftRight3                                                                                                                                                         ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state                                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ShiftRight3                                                                                                                                                         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter|ShiftRight3                                                                                                                                                         ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft5|shifter[63]                                                                                                                              ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft4|shifter[63]                                                                                                                              ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft3|shifter[63]                                                                                                                              ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft2|shifter[63]                                                                                                                              ;
; 3:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1|shifter[63]                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hcenter_reg[2]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hcenter_reg[3]                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vsstrt_reg[9]                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstrt_reg[8]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstrt_reg[5]                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vbstop_reg[5]                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vbstop_reg[2]                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vsstop_reg[7]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vsstop_reg[2]                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vtotal_reg[6]                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vtotal_reg[2]                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|vtotal_reg[5]                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstop_reg[3]                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstop_reg[1]                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstrt_reg[7]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hbstrt_reg[4]                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstop_reg[8]                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|hsstop_reg[2]                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|htotal_reg[5]                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|htotal_reg[8]                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|fmode[3]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|bplcon2[9]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|bplcon0[0]                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_spritepriority:spm0|sprcode[2]                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|blue[7]                                                                                                                                                                                          ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|green[0]                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[8]                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[17]                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[0]                                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[10]                                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[12]                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[19]                                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[20]                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[2]                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|rgb[5]                                                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_playfields:plfm0|plfdata[6]                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_playfields:plfm0|plfdata[2]                                                                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|clut_data[3]                                                                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|clut_data[1]                                                                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|clut_data[4]                                                                                                                                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_colortable:clut0|rd_adr[6]                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|preceive[5]                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|highlight[2]                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|dat_cnt[0]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|mem_cnt[20]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|mem_cnt[11]                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|mem_cnt[6]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|keydat2[0]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|osd_ctrl[1]                                                                                                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ptimer[5]                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3]                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|psend[8]                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|psend[9]                                                                                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_adr[2]                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_adr[0]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_osd:osd1|wr_state                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|st_mem_we_1                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|shifta[0]                                                                                                                                       ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4|shifta[63]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|shifta[0]                                                                                                                                       ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3|shiftb[63]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|shiftb[0]                                                                                                                                       ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2|shiftb[63]                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltbhold[11]                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|width[7]                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|bplcon3[1]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|bplcon3[11]                                                                                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|bplcon4[12]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|bplcon4[4]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_collision:col0|clxcon2[6]                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_collision:col0|clxcon[12]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_collision:col0|clxcon[0]                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|potreg[8]                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audper[2]                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audvol[0]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|auddat[8]                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|beamcon0_reg[9]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltadat[3]                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|vdiwstrt[10]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|vdiwstop[10]                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|fmode[0]                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|lencnt[13]                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|audlen[10]                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|lencnt[8]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|lencnt[2]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|lencnt[0]                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height[6]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|bplcon1[1]                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|adkcon[13]                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_intcontroller:pi1|intena[0]                                                                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height_cnt[7]                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|height_cnt[14]                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|bplcon1[8]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|dmouse1dat[1]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|dmouse1dat[9]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|zcount[1]                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|_mthird                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audlen[15]                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audper[3]                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|audvol[1]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|auddat[7]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audlen[1]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audper[14]                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|audvol[6]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|auddat[3]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audlen[8]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audper[1]                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|audvol[3]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|auddat[0]                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsksync[15]                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_floppy:pf1|dsksync[10]                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltafwm[6]                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|bltalwm[11]                                                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop1lcl[1]                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop2lcl[14]                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplcon0[3]                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|dmouse0dat[4]                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|dmouse0dat[0]                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|dmouse0dat[15]                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|dmouse0dat[9]                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|dmouse1dat[5]                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|dmouse1dat[12]                                                                                                                                                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|dmacon[11]                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|ycount[0]                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|xcount[1]                                                                                                                                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|ycount[7]                                                                                                                                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|xcount[2]                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|green_out[5]                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|minimig_syscontrol:CONTROL1|rst_cnt[1]                                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mreceive[4]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1|lace                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop1lch[20]                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_copper:cp1|cop2lch[16]                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mcmd_cnt[3]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|msend[10]                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|msend[1]                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|ns_r[7]                                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|ns_b[3]                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|seed[22]                                                                                                                                                                                           ;
; 3:1                ; 49 bits   ; 98 LEs        ; 0 LEs                ; 98 LEs                 ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|randval[3]                                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|sl_r[4]                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|r_err[0]                                                                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|sl_g[3]                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|g_err[1]                                                                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|sl_b[4]                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|b_err[0]                                                                                                                                                                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|green_out[3]                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|amber:AMBER1|bm_b[5]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mstate                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1|mpacket.100                                                                                                                                                                  ;
; 512:1              ; 2 bits    ; 682 LEs       ; 20 LEs               ; 662 LEs                ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|Selector1                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|shifta[0]                                                                                                                                       ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1|shiftb[63]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|shiftb[0]                                                                                                                                       ;
; 3:1                ; 126 bits  ; 252 LEs       ; 0 LEs                ; 252 LEs                ; Yes        ; |Cyclone5_MIST_AGA_top|minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0|shiftb[63]                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3|sample[7]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2|sample[1]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1|sample[0]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Cyclone5_MIST_AGA_top|minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0|sample[1]                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_sav1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for minimig:minimig|gayle:GAYLE1      ;
+---------------------------+-------+------+---------------+
; Assignment                ; Value ; From ; To            ;
+---------------------------+-------+------+---------------+
; PRESERVE_REGISTER         ; on    ; -    ; status_dbg[0] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; status_dbg[0] ;
; PRESERVE_REGISTER         ; on    ; -    ; status_dbg[1] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; status_dbg[1] ;
; PRESERVE_REGISTER         ; on    ; -    ; status_dbg[2] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; status_dbg[2] ;
; PRESERVE_REGISTER         ; on    ; -    ; status_dbg[3] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; status_dbg[3] ;
; PRESERVE_REGISTER         ; on    ; -    ; status_dbg[4] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; status_dbg[4] ;
; PRESERVE_REGISTER         ; on    ; -    ; status_dbg[5] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; status_dbg[5] ;
; PRESERVE_REGISTER         ; on    ; -    ; status_dbg[6] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; status_dbg[6] ;
; PRESERVE_REGISTER         ; on    ; -    ; status_dbg[7] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; status_dbg[7] ;
+---------------------------+-------+------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0|altsyncram_o6n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_0ce1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_qvp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_qvp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_g6n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_qbn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_tiq1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0|altsyncram_m9q1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0|altsyncram_a9q1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_tiq1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_4mf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_g9n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0|altsyncram_9vj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i8q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_2cn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0|altsyncram_hvj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0|altsyncram_lsj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0|altsyncram_bvj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; MAW            ; 24    ; Signed Integer                                          ;
; SAW            ; 22    ; Signed Integer                                          ;
; QDW            ; 32    ; Signed Integer                                          ;
; QSW            ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; QAW            ; 24    ; Signed Integer                                                                  ;
; QDW            ; 32    ; Signed Integer                                                                  ;
; QSW            ; 4     ; Signed Integer                                                                  ;
; SN             ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; QAW            ; 24    ; Signed Integer                                                                  ;
; QDW            ; 32    ; Signed Integer                                                                  ;
; QSW            ; 4     ; Signed Integer                                                                  ;
; SN             ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; QAW            ; 22    ; Signed Integer                                                                  ;
; QDW            ; 32    ; Signed Integer                                                                  ;
; QSW            ; 4     ; Signed Integer                                                                  ;
; MN             ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; QAW            ; 23    ; Signed Integer                                                                  ;
; QDW            ; 32    ; Signed Integer                                                                  ;
; QSW            ; 4     ; Signed Integer                                                                  ;
; MN             ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; AW             ; 24    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0 ;
+---------------------------------+----------------------------------+----------------------------------+
; Parameter Name                  ; Value                            ; Type                             ;
+---------------------------------+----------------------------------+----------------------------------+
; OPTION_OPERAND_WIDTH            ; 32                               ; Signed Integer                   ;
; OPTION_CPU0                     ; CAPPUCCINO                       ; String                           ;
; FEATURE_DATACACHE               ; NONE                             ; String                           ;
; OPTION_DCACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                   ;
; OPTION_DCACHE_SET_WIDTH         ; 8                                ; Signed Integer                   ;
; OPTION_DCACHE_WAYS              ; 1                                ; Signed Integer                   ;
; OPTION_DCACHE_LIMIT_WIDTH       ; 31                               ; Signed Integer                   ;
; OPTION_DCACHE_SNOOP             ; NONE                             ; String                           ;
; FEATURE_DMMU                    ; NONE                             ; String                           ;
; FEATURE_DMMU_HW_TLB_RELOAD      ; NONE                             ; String                           ;
; OPTION_DMMU_SET_WIDTH           ; 6                                ; Signed Integer                   ;
; OPTION_DMMU_WAYS                ; 1                                ; Signed Integer                   ;
; FEATURE_INSTRUCTIONCACHE        ; ENABLED                          ; String                           ;
; OPTION_ICACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                   ;
; OPTION_ICACHE_SET_WIDTH         ; 8                                ; Signed Integer                   ;
; OPTION_ICACHE_WAYS              ; 1                                ; Signed Integer                   ;
; OPTION_ICACHE_LIMIT_WIDTH       ; 32                               ; Signed Integer                   ;
; FEATURE_IMMU                    ; NONE                             ; String                           ;
; FEATURE_IMMU_HW_TLB_RELOAD      ; NONE                             ; String                           ;
; OPTION_IMMU_SET_WIDTH           ; 6                                ; Signed Integer                   ;
; OPTION_IMMU_WAYS                ; 1                                ; Signed Integer                   ;
; FEATURE_TIMER                   ; NONE                             ; String                           ;
; FEATURE_DEBUGUNIT               ; NONE                             ; String                           ;
; FEATURE_PERFCOUNTERS            ; NONE                             ; String                           ;
; FEATURE_MAC                     ; NONE                             ; String                           ;
; FEATURE_SYSCALL                 ; ENABLED                          ; String                           ;
; FEATURE_TRAP                    ; ENABLED                          ; String                           ;
; FEATURE_RANGE                   ; ENABLED                          ; String                           ;
; FEATURE_PIC                     ; NONE                             ; String                           ;
; OPTION_PIC_TRIGGER              ; LEVEL                            ; String                           ;
; OPTION_PIC_NMI_WIDTH            ; 0                                ; Signed Integer                   ;
; FEATURE_DSX                     ; ENABLED                          ; String                           ;
; FEATURE_OVERFLOW                ; ENABLED                          ; String                           ;
; FEATURE_CARRY_FLAG              ; ENABLED                          ; String                           ;
; FEATURE_FASTCONTEXTS            ; NONE                             ; String                           ;
; OPTION_RF_CLEAR_ON_INIT         ; 0                                ; Signed Integer                   ;
; OPTION_RF_NUM_SHADOW_GPR        ; 0                                ; Signed Integer                   ;
; OPTION_RF_ADDR_WIDTH            ; 5                                ; Signed Integer                   ;
; OPTION_RF_WORDS                 ; 32                               ; Signed Integer                   ;
; OPTION_RESET_PC                 ; 00000000000000000000000000000100 ; Unsigned Binary                  ;
; FEATURE_MULTIPLIER              ; NONE                             ; String                           ;
; FEATURE_DIVIDER                 ; NONE                             ; String                           ;
; FEATURE_ADDC                    ; ENABLED                          ; String                           ;
; FEATURE_SRA                     ; ENABLED                          ; String                           ;
; FEATURE_ROR                     ; NONE                             ; String                           ;
; FEATURE_EXT                     ; NONE                             ; String                           ;
; FEATURE_CMOV                    ; NONE                             ; String                           ;
; FEATURE_FFL1                    ; NONE                             ; String                           ;
; FEATURE_ATOMIC                  ; NONE                             ; String                           ;
; FEATURE_CUST1                   ; NONE                             ; String                           ;
; FEATURE_CUST2                   ; NONE                             ; String                           ;
; FEATURE_CUST3                   ; NONE                             ; String                           ;
; FEATURE_CUST4                   ; NONE                             ; String                           ;
; FEATURE_CUST5                   ; NONE                             ; String                           ;
; FEATURE_CUST6                   ; NONE                             ; String                           ;
; FEATURE_CUST7                   ; NONE                             ; String                           ;
; FEATURE_CUST8                   ; NONE                             ; String                           ;
; FEATURE_FPU                     ; NONE                             ; String                           ;
; OPTION_SHIFTER                  ; BARREL                           ; String                           ;
; FEATURE_STORE_BUFFER            ; NONE                             ; String                           ;
; OPTION_STORE_BUFFER_DEPTH_WIDTH ; 8                                ; Signed Integer                   ;
; FEATURE_MULTICORE               ; NONE                             ; String                           ;
; FEATURE_TRACEPORT_EXEC          ; NONE                             ; String                           ;
; BUS_IF_TYPE                     ; WISHBONE32                       ; String                           ;
; IBUS_WB_TYPE                    ; B3_REGISTERED_FEEDBACK           ; String                           ;
; DBUS_WB_TYPE                    ; B3_REGISTERED_FEEDBACK           ; String                           ;
+---------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                                                               ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
; BUS_IF_TYPE    ; B3_REGISTERED_FEEDBACK ; String                                                                                             ;
; BURST_LENGTH   ; 4                      ; Signed Integer                                                                                     ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                                                               ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
; BUS_IF_TYPE    ; B3_REGISTERED_FEEDBACK ; String                                                                                             ;
; BURST_LENGTH   ; 1                      ; Signed Integer                                                                                     ;
+----------------+------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu ;
+---------------------------------+----------------------------------+--------------------------------------------------------+
; Parameter Name                  ; Value                            ; Type                                                   ;
+---------------------------------+----------------------------------+--------------------------------------------------------+
; OPTION_OPERAND_WIDTH            ; 32                               ; Signed Integer                                         ;
; OPTION_CPU                      ; CAPPUCCINO                       ; String                                                 ;
; FEATURE_DATACACHE               ; NONE                             ; String                                                 ;
; OPTION_DCACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                                         ;
; OPTION_DCACHE_SET_WIDTH         ; 8                                ; Signed Integer                                         ;
; OPTION_DCACHE_WAYS              ; 1                                ; Signed Integer                                         ;
; OPTION_DCACHE_LIMIT_WIDTH       ; 31                               ; Signed Integer                                         ;
; OPTION_DCACHE_SNOOP             ; NONE                             ; String                                                 ;
; FEATURE_DMMU                    ; NONE                             ; String                                                 ;
; FEATURE_DMMU_HW_TLB_RELOAD      ; NONE                             ; String                                                 ;
; OPTION_DMMU_SET_WIDTH           ; 6                                ; Signed Integer                                         ;
; OPTION_DMMU_WAYS                ; 1                                ; Signed Integer                                         ;
; FEATURE_INSTRUCTIONCACHE        ; ENABLED                          ; String                                                 ;
; OPTION_ICACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                                         ;
; OPTION_ICACHE_SET_WIDTH         ; 8                                ; Signed Integer                                         ;
; OPTION_ICACHE_WAYS              ; 1                                ; Signed Integer                                         ;
; OPTION_ICACHE_LIMIT_WIDTH       ; 32                               ; Signed Integer                                         ;
; FEATURE_IMMU                    ; NONE                             ; String                                                 ;
; FEATURE_IMMU_HW_TLB_RELOAD      ; NONE                             ; String                                                 ;
; OPTION_IMMU_SET_WIDTH           ; 6                                ; Signed Integer                                         ;
; OPTION_IMMU_WAYS                ; 1                                ; Signed Integer                                         ;
; FEATURE_TIMER                   ; NONE                             ; String                                                 ;
; FEATURE_DEBUGUNIT               ; NONE                             ; String                                                 ;
; FEATURE_PERFCOUNTERS            ; NONE                             ; String                                                 ;
; FEATURE_MAC                     ; NONE                             ; String                                                 ;
; FEATURE_SYSCALL                 ; ENABLED                          ; String                                                 ;
; FEATURE_TRAP                    ; ENABLED                          ; String                                                 ;
; FEATURE_RANGE                   ; ENABLED                          ; String                                                 ;
; FEATURE_PIC                     ; NONE                             ; String                                                 ;
; OPTION_PIC_TRIGGER              ; LEVEL                            ; String                                                 ;
; OPTION_PIC_NMI_WIDTH            ; 0                                ; Signed Integer                                         ;
; FEATURE_DSX                     ; ENABLED                          ; String                                                 ;
; FEATURE_OVERFLOW                ; ENABLED                          ; String                                                 ;
; FEATURE_CARRY_FLAG              ; ENABLED                          ; String                                                 ;
; FEATURE_FASTCONTEXTS            ; NONE                             ; String                                                 ;
; OPTION_RF_CLEAR_ON_INIT         ; 0                                ; Signed Integer                                         ;
; OPTION_RF_NUM_SHADOW_GPR        ; 0                                ; Signed Integer                                         ;
; OPTION_RF_ADDR_WIDTH            ; 5                                ; Signed Integer                                         ;
; OPTION_RF_WORDS                 ; 32                               ; Signed Integer                                         ;
; OPTION_RESET_PC                 ; 00000000000000000000000000000100 ; Unsigned Binary                                        ;
; OPTION_TCM_FETCHER              ; DISABLED                         ; String                                                 ;
; FEATURE_MULTIPLIER              ; NONE                             ; String                                                 ;
; FEATURE_DIVIDER                 ; NONE                             ; String                                                 ;
; OPTION_SHIFTER                  ; BARREL                           ; String                                                 ;
; FEATURE_ADDC                    ; ENABLED                          ; String                                                 ;
; FEATURE_SRA                     ; ENABLED                          ; String                                                 ;
; FEATURE_ROR                     ; NONE                             ; String                                                 ;
; FEATURE_EXT                     ; NONE                             ; String                                                 ;
; FEATURE_CMOV                    ; NONE                             ; String                                                 ;
; FEATURE_FFL1                    ; NONE                             ; String                                                 ;
; FEATURE_MSYNC                   ; ENABLED                          ; String                                                 ;
; FEATURE_PSYNC                   ; NONE                             ; String                                                 ;
; FEATURE_CSYNC                   ; NONE                             ; String                                                 ;
; FEATURE_ATOMIC                  ; NONE                             ; String                                                 ;
; FEATURE_FPU                     ; NONE                             ; String                                                 ;
; FEATURE_CUST1                   ; NONE                             ; String                                                 ;
; FEATURE_CUST2                   ; NONE                             ; String                                                 ;
; FEATURE_CUST3                   ; NONE                             ; String                                                 ;
; FEATURE_CUST4                   ; NONE                             ; String                                                 ;
; FEATURE_CUST5                   ; NONE                             ; String                                                 ;
; FEATURE_CUST6                   ; NONE                             ; String                                                 ;
; FEATURE_CUST7                   ; NONE                             ; String                                                 ;
; FEATURE_CUST8                   ; NONE                             ; String                                                 ;
; FEATURE_STORE_BUFFER            ; NONE                             ; String                                                 ;
; OPTION_STORE_BUFFER_DEPTH_WIDTH ; 8                                ; Signed Integer                                         ;
; FEATURE_MULTICORE               ; NONE                             ; String                                                 ;
; FEATURE_TRACEPORT_EXEC          ; NONE                             ; String                                                 ;
+---------------------------------+----------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu ;
+---------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                            ; Type                                                                                               ;
+---------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH            ; 32                               ; Signed Integer                                                                                     ;
; FEATURE_DATACACHE               ; NONE                             ; String                                                                                             ;
; OPTION_DCACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                                                                                     ;
; OPTION_DCACHE_SET_WIDTH         ; 8                                ; Signed Integer                                                                                     ;
; OPTION_DCACHE_WAYS              ; 1                                ; Signed Integer                                                                                     ;
; OPTION_DCACHE_LIMIT_WIDTH       ; 31                               ; Signed Integer                                                                                     ;
; OPTION_DCACHE_SNOOP             ; NONE                             ; String                                                                                             ;
; FEATURE_DMMU                    ; NONE                             ; String                                                                                             ;
; FEATURE_DMMU_HW_TLB_RELOAD      ; NONE                             ; String                                                                                             ;
; OPTION_DMMU_SET_WIDTH           ; 6                                ; Signed Integer                                                                                     ;
; OPTION_DMMU_WAYS                ; 1                                ; Signed Integer                                                                                     ;
; FEATURE_INSTRUCTIONCACHE        ; ENABLED                          ; String                                                                                             ;
; OPTION_ICACHE_BLOCK_WIDTH       ; 4                                ; Signed Integer                                                                                     ;
; OPTION_ICACHE_SET_WIDTH         ; 8                                ; Signed Integer                                                                                     ;
; OPTION_ICACHE_WAYS              ; 1                                ; Signed Integer                                                                                     ;
; OPTION_ICACHE_LIMIT_WIDTH       ; 32                               ; Signed Integer                                                                                     ;
; FEATURE_IMMU                    ; NONE                             ; String                                                                                             ;
; FEATURE_IMMU_HW_TLB_RELOAD      ; NONE                             ; String                                                                                             ;
; OPTION_IMMU_SET_WIDTH           ; 6                                ; Signed Integer                                                                                     ;
; OPTION_IMMU_WAYS                ; 1                                ; Signed Integer                                                                                     ;
; FEATURE_TIMER                   ; NONE                             ; String                                                                                             ;
; FEATURE_DEBUGUNIT               ; NONE                             ; String                                                                                             ;
; FEATURE_PERFCOUNTERS            ; NONE                             ; String                                                                                             ;
; FEATURE_MAC                     ; NONE                             ; String                                                                                             ;
; FEATURE_SYSCALL                 ; ENABLED                          ; String                                                                                             ;
; FEATURE_TRAP                    ; ENABLED                          ; String                                                                                             ;
; FEATURE_RANGE                   ; ENABLED                          ; String                                                                                             ;
; FEATURE_PIC                     ; NONE                             ; String                                                                                             ;
; OPTION_PIC_TRIGGER              ; LEVEL                            ; String                                                                                             ;
; OPTION_PIC_NMI_WIDTH            ; 0                                ; Signed Integer                                                                                     ;
; FEATURE_DSX                     ; ENABLED                          ; String                                                                                             ;
; FEATURE_OVERFLOW                ; ENABLED                          ; String                                                                                             ;
; FEATURE_CARRY_FLAG              ; ENABLED                          ; String                                                                                             ;
; FEATURE_FASTCONTEXTS            ; NONE                             ; String                                                                                             ;
; OPTION_RF_CLEAR_ON_INIT         ; 0                                ; Signed Integer                                                                                     ;
; OPTION_RF_NUM_SHADOW_GPR        ; 0                                ; Signed Integer                                                                                     ;
; OPTION_RF_ADDR_WIDTH            ; 5                                ; Signed Integer                                                                                     ;
; OPTION_RF_WORDS                 ; 32                               ; Signed Integer                                                                                     ;
; OPTION_RESET_PC                 ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                    ;
; FEATURE_MULTIPLIER              ; NONE                             ; String                                                                                             ;
; FEATURE_DIVIDER                 ; NONE                             ; String                                                                                             ;
; OPTION_SHIFTER                  ; BARREL                           ; String                                                                                             ;
; FEATURE_ADDC                    ; ENABLED                          ; String                                                                                             ;
; FEATURE_SRA                     ; ENABLED                          ; String                                                                                             ;
; FEATURE_ROR                     ; NONE                             ; String                                                                                             ;
; FEATURE_EXT                     ; NONE                             ; String                                                                                             ;
; FEATURE_CMOV                    ; NONE                             ; String                                                                                             ;
; FEATURE_FFL1                    ; NONE                             ; String                                                                                             ;
; FEATURE_MSYNC                   ; ENABLED                          ; String                                                                                             ;
; FEATURE_PSYNC                   ; NONE                             ; String                                                                                             ;
; FEATURE_CSYNC                   ; NONE                             ; String                                                                                             ;
; FEATURE_ATOMIC                  ; NONE                             ; String                                                                                             ;
; FEATURE_FPU                     ; NONE                             ; String                                                                                             ;
; FEATURE_CUST1                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST2                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST3                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST4                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST5                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST6                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST7                   ; NONE                             ; String                                                                                             ;
; FEATURE_CUST8                   ; NONE                             ; String                                                                                             ;
; FEATURE_STORE_BUFFER            ; NONE                             ; String                                                                                             ;
; OPTION_STORE_BUFFER_DEPTH_WIDTH ; 8                                ; Signed Integer                                                                                     ;
; FEATURE_MULTICORE               ; NONE                             ; String                                                                                             ;
; FEATURE_TRACEPORT_EXEC          ; NONE                             ; String                                                                                             ;
+---------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                            ; Type                                                                                                                                                    ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH       ; 32                               ; Signed Integer                                                                                                                                          ;
; OPTION_RESET_PC            ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                         ;
; OPTION_RF_ADDR_WIDTH       ; 5                                ; Signed Integer                                                                                                                                          ;
; FEATURE_INSTRUCTIONCACHE   ; ENABLED                          ; String                                                                                                                                                  ;
; OPTION_ICACHE_BLOCK_WIDTH  ; 4                                ; Signed Integer                                                                                                                                          ;
; OPTION_ICACHE_SET_WIDTH    ; 8                                ; Signed Integer                                                                                                                                          ;
; OPTION_ICACHE_WAYS         ; 1                                ; Signed Integer                                                                                                                                          ;
; OPTION_ICACHE_LIMIT_WIDTH  ; 32                               ; Signed Integer                                                                                                                                          ;
; FEATURE_IMMU               ; NONE                             ; String                                                                                                                                                  ;
; FEATURE_IMMU_HW_TLB_RELOAD ; NONE                             ; String                                                                                                                                                  ;
; OPTION_IMMU_SET_WIDTH      ; 6                                ; Signed Integer                                                                                                                                          ;
; OPTION_IMMU_WAYS           ; 1                                ; Signed Integer                                                                                                                                          ;
+----------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH      ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; OPTION_ICACHE_BLOCK_WIDTH ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; OPTION_ICACHE_SET_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; OPTION_ICACHE_WAYS        ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; OPTION_ICACHE_LIMIT_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; ENABLE_BYPASS  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
; DATA_WIDTH     ; 21    ; Signed Integer                                                                                                                                                                                                                                                         ;
; CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; ENABLE_BYPASS  ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                                                      ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH ; 32                               ; Signed Integer                                                                                                                            ;
; OPTION_RESET_PC      ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                           ;
; OPTION_RF_ADDR_WIDTH ; 5                                ; Signed Integer                                                                                                                            ;
; FEATURE_SYSCALL      ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_TRAP         ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_RANGE        ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_MAC          ; NONE                             ; String                                                                                                                                    ;
; FEATURE_MULTIPLIER   ; NONE                             ; String                                                                                                                                    ;
; FEATURE_DIVIDER      ; NONE                             ; String                                                                                                                                    ;
; FEATURE_ADDC         ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_SRA          ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_ROR          ; NONE                             ; String                                                                                                                                    ;
; FEATURE_EXT          ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CMOV         ; NONE                             ; String                                                                                                                                    ;
; FEATURE_FFL1         ; NONE                             ; String                                                                                                                                    ;
; FEATURE_ATOMIC       ; NONE                             ; String                                                                                                                                    ;
; FEATURE_MSYNC        ; ENABLED                          ; String                                                                                                                                    ;
; FEATURE_PSYNC        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CSYNC        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_FPU          ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST1        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST2        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST3        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST4        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST5        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST6        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST7        ; NONE                             ; String                                                                                                                                    ;
; FEATURE_CUST8        ; NONE                             ; String                                                                                                                                    ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                                                                                                                                        ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH     ; 32                               ; Signed Integer                                                                                                                                                              ;
; OPTION_RESET_PC          ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                                             ;
; OPTION_RF_ADDR_WIDTH     ; 5                                ; Signed Integer                                                                                                                                                              ;
; FEATURE_SYSCALL          ; ENABLED                          ; String                                                                                                                                                                      ;
; FEATURE_TRAP             ; ENABLED                          ; String                                                                                                                                                                      ;
; FEATURE_DELAY_SLOT       ; ENABLED                          ; String                                                                                                                                                                      ;
; FEATURE_MULTIPLIER       ; NONE                             ; String                                                                                                                                                                      ;
; FEATURE_FPU              ; NONE                             ; String                                                                                                                                                                      ;
; FEATURE_INBUILT_CHECKERS ; ENABLED                          ; String                                                                                                                                                                      ;
+--------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH ; 32    ; Signed Integer                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu ;
+-----------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value   ; Type                                                                                                                                                                        ;
+-----------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH  ; 32      ; Signed Integer                                                                                                                                                              ;
; FEATURE_OVERFLOW      ; ENABLED ; String                                                                                                                                                                      ;
; FEATURE_CARRY_FLAG    ; ENABLED ; String                                                                                                                                                                      ;
; FEATURE_MULTIPLIER    ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_DIVIDER       ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_ADDC          ; ENABLED ; String                                                                                                                                                                      ;
; FEATURE_SRA           ; ENABLED ; String                                                                                                                                                                      ;
; FEATURE_ROR           ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_EXT           ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CMOV          ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_FFL1          ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST1         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST2         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST3         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST4         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST5         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST6         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST7         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_CUST8         ; NONE    ; String                                                                                                                                                                      ;
; FEATURE_FPU           ; NONE    ; String                                                                                                                                                                      ;
; OPTION_SHIFTER        ; BARREL  ; String                                                                                                                                                                      ;
; CALCULATE_BRANCH_DEST ; FALSE   ; String                                                                                                                                                                      ;
+-----------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                      ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FEATURE_DATACACHE               ; NONE  ; String                                                                                                                                                                    ;
; OPTION_OPERAND_WIDTH            ; 32    ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_BLOCK_WIDTH       ; 4     ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_SET_WIDTH         ; 8     ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_WAYS              ; 1     ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_LIMIT_WIDTH       ; 31    ; Signed Integer                                                                                                                                                            ;
; OPTION_DCACHE_SNOOP             ; NONE  ; String                                                                                                                                                                    ;
; FEATURE_DMMU                    ; NONE  ; String                                                                                                                                                                    ;
; FEATURE_DMMU_HW_TLB_RELOAD      ; NONE  ; String                                                                                                                                                                    ;
; OPTION_DMMU_SET_WIDTH           ; 6     ; Signed Integer                                                                                                                                                            ;
; OPTION_DMMU_WAYS                ; 1     ; Signed Integer                                                                                                                                                            ;
; FEATURE_STORE_BUFFER            ; NONE  ; String                                                                                                                                                                    ;
; OPTION_STORE_BUFFER_DEPTH_WIDTH ; 8     ; Signed Integer                                                                                                                                                            ;
; FEATURE_ATOMIC                  ; NONE  ; String                                                                                                                                                                    ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH ; 32    ; Signed Integer                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                           ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FEATURE_FASTCONTEXTS     ; NONE  ; String                                                                                                                                                                         ;
; OPTION_RF_CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                 ;
; OPTION_RF_NUM_SHADOW_GPR ; 0     ; Signed Integer                                                                                                                                                                 ;
; OPTION_RF_ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                 ;
; OPTION_RF_WORDS          ; 32    ; Signed Integer                                                                                                                                                                 ;
; FEATURE_DEBUGUNIT        ; NONE  ; String                                                                                                                                                                         ;
; OPTION_OPERAND_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                 ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; ENABLE_BYPASS  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                                                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; CLEAR_ON_INIT  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; ENABLE_BYPASS  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                                                                                        ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH ; 32                               ; Signed Integer                                                                                                                                                              ;
; OPTION_RESET_PC      ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                                             ;
; OPTION_RF_ADDR_WIDTH ; 5                                ; Signed Integer                                                                                                                                                              ;
; FEATURE_FPU          ; NONE                             ; String                                                                                                                                                                      ;
; FEATURE_MULTIPLIER   ; NONE                             ; String                                                                                                                                                                      ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value                            ; Type                                                                                                                                                   ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTION_OPERAND_WIDTH      ; 32                               ; Signed Integer                                                                                                                                         ;
; OPTION_RESET_PC           ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                        ;
; FEATURE_SYSCALL           ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_TRAP              ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_RANGE             ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_DATACACHE         ; NONE                             ; String                                                                                                                                                 ;
; OPTION_DCACHE_BLOCK_WIDTH ; 4                                ; Signed Integer                                                                                                                                         ;
; OPTION_DCACHE_SET_WIDTH   ; 8                                ; Signed Integer                                                                                                                                         ;
; OPTION_DCACHE_WAYS        ; 1                                ; Signed Integer                                                                                                                                         ;
; FEATURE_DMMU              ; NONE                             ; String                                                                                                                                                 ;
; OPTION_DMMU_SET_WIDTH     ; 6                                ; Signed Integer                                                                                                                                         ;
; OPTION_DMMU_WAYS          ; 1                                ; Signed Integer                                                                                                                                         ;
; FEATURE_INSTRUCTIONCACHE  ; ENABLED                          ; String                                                                                                                                                 ;
; OPTION_ICACHE_BLOCK_WIDTH ; 4                                ; Signed Integer                                                                                                                                         ;
; OPTION_ICACHE_SET_WIDTH   ; 8                                ; Signed Integer                                                                                                                                         ;
; OPTION_ICACHE_WAYS        ; 1                                ; Signed Integer                                                                                                                                         ;
; FEATURE_IMMU              ; NONE                             ; String                                                                                                                                                 ;
; OPTION_IMMU_SET_WIDTH     ; 6                                ; Signed Integer                                                                                                                                         ;
; OPTION_IMMU_WAYS          ; 1                                ; Signed Integer                                                                                                                                         ;
; FEATURE_TIMER             ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_DEBUGUNIT         ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_PERFCOUNTERS      ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_PMU               ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_MAC               ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_FPU               ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_MULTICORE         ; NONE                             ; String                                                                                                                                                 ;
; FEATURE_PIC               ; NONE                             ; String                                                                                                                                                 ;
; OPTION_PIC_TRIGGER        ; LEVEL                            ; String                                                                                                                                                 ;
; OPTION_PIC_NMI_WIDTH      ; 0                                ; Signed Integer                                                                                                                                         ;
; FEATURE_DSX               ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_FASTCONTEXTS      ; NONE                             ; String                                                                                                                                                 ;
; OPTION_RF_NUM_SHADOW_GPR  ; 0                                ; Signed Integer                                                                                                                                         ;
; FEATURE_OVERFLOW          ; ENABLED                          ; String                                                                                                                                                 ;
; FEATURE_CARRY_FLAG        ; ENABLED                          ; String                                                                                                                                                 ;
; SPR_SR_WIDTH              ; 16                               ; Signed Integer                                                                                                                                         ;
; SPR_SR_RESET_VALUE        ; 1000000000000001                 ; Unsigned Binary                                                                                                                                        ;
+---------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value   ; Type                                                                                                                                                                                                      ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FEATURE_SYSCALL           ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_TRAP              ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_RANGE             ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_DATACACHE         ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_DCACHE_BLOCK_WIDTH ; 4       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_DCACHE_SET_WIDTH   ; 8       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_DCACHE_WAYS        ; 1       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_DMMU              ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_DMMU_SET_WIDTH     ; 6       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_DMMU_WAYS          ; 1       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_INSTRUCTIONCACHE  ; ENABLED ; String                                                                                                                                                                                                    ;
; OPTION_ICACHE_BLOCK_WIDTH ; 4       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_ICACHE_SET_WIDTH   ; 8       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_ICACHE_WAYS        ; 1       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_IMMU              ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_IMMU_SET_WIDTH     ; 6       ; Signed Integer                                                                                                                                                                                            ;
; OPTION_IMMU_WAYS          ; 1       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_PIC               ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_TIMER             ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_DEBUGUNIT         ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_PERFCOUNTERS      ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_PMU               ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_MAC               ; NONE    ; String                                                                                                                                                                                                    ;
; FEATURE_FPU               ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_PIC_TRIGGER        ; LEVEL   ; String                                                                                                                                                                                                    ;
; FEATURE_DSX               ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_FASTCONTEXTS      ; NONE    ; String                                                                                                                                                                                                    ;
; OPTION_RF_NUM_SHADOW_GPR  ; 0       ; Signed Integer                                                                                                                                                                                            ;
; FEATURE_OVERFLOW          ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_DELAYSLOT         ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_EVBAR             ; ENABLED ; String                                                                                                                                                                                                    ;
; FEATURE_AECSR             ; NONE    ; String                                                                                                                                                                                                    ;
+---------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrl_top:ctrl_top|ctrl_regs:ctrl_regs ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; QAW            ; 22    ; Signed Integer                                            ;
; QDW            ; 32    ; Signed Integer                                            ;
; QSW            ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qmem_bridge:qmem_bridge ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; MAW            ; 23    ; Signed Integer                              ;
; MSW            ; 4     ; Signed Integer                              ;
; MDW            ; 32    ; Signed Integer                              ;
; SAW            ; 23    ; Signed Integer                              ;
; SSW            ; 4     ; Signed Integer                              ;
; SDW            ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component ;
+-------------------------------+------------------------------------+--------------------------------------------------+
; Parameter Name                ; Value                              ; Type                                             ;
+-------------------------------+------------------------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                             ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                               ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=amiga_clk_altera ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                                ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                               ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                               ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                             ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                              ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                                  ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                                 ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                                  ; Untyped                                          ;
; LOCK_HIGH                     ; 1                                  ; Untyped                                          ;
; LOCK_LOW                      ; 1                                  ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                                  ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                                  ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                ; Untyped                                          ;
; SKIP_VCO                      ; OFF                                ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                                  ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                               ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                            ; Untyped                                          ;
; BANDWIDTH                     ; 0                                  ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                               ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                                  ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                                  ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                                  ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                                  ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                                  ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                                  ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                                  ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                                  ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                                  ; Signed Integer                                   ;
; CLK2_MULTIPLY_BY              ; 16                                 ; Signed Integer                                   ;
; CLK1_MULTIPLY_BY              ; 4                                  ; Signed Integer                                   ;
; CLK0_MULTIPLY_BY              ; 16                                 ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                                  ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                                  ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                                  ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                                  ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                                  ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                                  ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                                  ; Signed Integer                                   ;
; CLK2_DIVIDE_BY                ; 7                                  ; Signed Integer                                   ;
; CLK1_DIVIDE_BY                ; 7                                  ; Signed Integer                                   ;
; CLK0_DIVIDE_BY                ; 7                                  ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; -3554                              ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                                  ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                                  ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                                 ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                                 ; Signed Integer                                   ;
; CLK2_DUTY_CYCLE               ; 50                                 ; Signed Integer                                   ;
; CLK1_DUTY_CYCLE               ; 50                                 ; Signed Integer                                   ;
; CLK0_DUTY_CYCLE               ; 50                                 ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                              ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                             ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                             ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                             ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                                  ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                                  ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                                  ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                                  ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                                  ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                                  ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                                  ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                                  ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                                  ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                                  ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                                  ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                                  ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                                  ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                                  ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                                  ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                                  ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                                  ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                                  ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                                  ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                                 ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                                 ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                                 ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                                 ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                                  ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                                  ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                  ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                  ; Untyped                                          ;
; VCO_MIN                       ; 0                                  ; Untyped                                          ;
; VCO_MAX                       ; 0                                  ; Untyped                                          ;
; VCO_CENTER                    ; 0                                  ; Untyped                                          ;
; PFD_MIN                       ; 0                                  ; Untyped                                          ;
; PFD_MAX                       ; 0                                  ; Untyped                                          ;
; M_INITIAL                     ; 0                                  ; Untyped                                          ;
; M                             ; 0                                  ; Untyped                                          ;
; N                             ; 1                                  ; Untyped                                          ;
; M2                            ; 1                                  ; Untyped                                          ;
; N2                            ; 1                                  ; Untyped                                          ;
; SS                            ; 1                                  ; Untyped                                          ;
; C0_HIGH                       ; 0                                  ; Untyped                                          ;
; C1_HIGH                       ; 0                                  ; Untyped                                          ;
; C2_HIGH                       ; 0                                  ; Untyped                                          ;
; C3_HIGH                       ; 0                                  ; Untyped                                          ;
; C4_HIGH                       ; 0                                  ; Untyped                                          ;
; C5_HIGH                       ; 0                                  ; Untyped                                          ;
; C6_HIGH                       ; 0                                  ; Untyped                                          ;
; C7_HIGH                       ; 0                                  ; Untyped                                          ;
; C8_HIGH                       ; 0                                  ; Untyped                                          ;
; C9_HIGH                       ; 0                                  ; Untyped                                          ;
; C0_LOW                        ; 0                                  ; Untyped                                          ;
; C1_LOW                        ; 0                                  ; Untyped                                          ;
; C2_LOW                        ; 0                                  ; Untyped                                          ;
; C3_LOW                        ; 0                                  ; Untyped                                          ;
; C4_LOW                        ; 0                                  ; Untyped                                          ;
; C5_LOW                        ; 0                                  ; Untyped                                          ;
; C6_LOW                        ; 0                                  ; Untyped                                          ;
; C7_LOW                        ; 0                                  ; Untyped                                          ;
; C8_LOW                        ; 0                                  ; Untyped                                          ;
; C9_LOW                        ; 0                                  ; Untyped                                          ;
; C0_INITIAL                    ; 0                                  ; Untyped                                          ;
; C1_INITIAL                    ; 0                                  ; Untyped                                          ;
; C2_INITIAL                    ; 0                                  ; Untyped                                          ;
; C3_INITIAL                    ; 0                                  ; Untyped                                          ;
; C4_INITIAL                    ; 0                                  ; Untyped                                          ;
; C5_INITIAL                    ; 0                                  ; Untyped                                          ;
; C6_INITIAL                    ; 0                                  ; Untyped                                          ;
; C7_INITIAL                    ; 0                                  ; Untyped                                          ;
; C8_INITIAL                    ; 0                                  ; Untyped                                          ;
; C9_INITIAL                    ; 0                                  ; Untyped                                          ;
; C0_MODE                       ; BYPASS                             ; Untyped                                          ;
; C1_MODE                       ; BYPASS                             ; Untyped                                          ;
; C2_MODE                       ; BYPASS                             ; Untyped                                          ;
; C3_MODE                       ; BYPASS                             ; Untyped                                          ;
; C4_MODE                       ; BYPASS                             ; Untyped                                          ;
; C5_MODE                       ; BYPASS                             ; Untyped                                          ;
; C6_MODE                       ; BYPASS                             ; Untyped                                          ;
; C7_MODE                       ; BYPASS                             ; Untyped                                          ;
; C8_MODE                       ; BYPASS                             ; Untyped                                          ;
; C9_MODE                       ; BYPASS                             ; Untyped                                          ;
; C0_PH                         ; 0                                  ; Untyped                                          ;
; C1_PH                         ; 0                                  ; Untyped                                          ;
; C2_PH                         ; 0                                  ; Untyped                                          ;
; C3_PH                         ; 0                                  ; Untyped                                          ;
; C4_PH                         ; 0                                  ; Untyped                                          ;
; C5_PH                         ; 0                                  ; Untyped                                          ;
; C6_PH                         ; 0                                  ; Untyped                                          ;
; C7_PH                         ; 0                                  ; Untyped                                          ;
; C8_PH                         ; 0                                  ; Untyped                                          ;
; C9_PH                         ; 0                                  ; Untyped                                          ;
; L0_HIGH                       ; 1                                  ; Untyped                                          ;
; L1_HIGH                       ; 1                                  ; Untyped                                          ;
; G0_HIGH                       ; 1                                  ; Untyped                                          ;
; G1_HIGH                       ; 1                                  ; Untyped                                          ;
; G2_HIGH                       ; 1                                  ; Untyped                                          ;
; G3_HIGH                       ; 1                                  ; Untyped                                          ;
; E0_HIGH                       ; 1                                  ; Untyped                                          ;
; E1_HIGH                       ; 1                                  ; Untyped                                          ;
; E2_HIGH                       ; 1                                  ; Untyped                                          ;
; E3_HIGH                       ; 1                                  ; Untyped                                          ;
; L0_LOW                        ; 1                                  ; Untyped                                          ;
; L1_LOW                        ; 1                                  ; Untyped                                          ;
; G0_LOW                        ; 1                                  ; Untyped                                          ;
; G1_LOW                        ; 1                                  ; Untyped                                          ;
; G2_LOW                        ; 1                                  ; Untyped                                          ;
; G3_LOW                        ; 1                                  ; Untyped                                          ;
; E0_LOW                        ; 1                                  ; Untyped                                          ;
; E1_LOW                        ; 1                                  ; Untyped                                          ;
; E2_LOW                        ; 1                                  ; Untyped                                          ;
; E3_LOW                        ; 1                                  ; Untyped                                          ;
; L0_INITIAL                    ; 1                                  ; Untyped                                          ;
; L1_INITIAL                    ; 1                                  ; Untyped                                          ;
; G0_INITIAL                    ; 1                                  ; Untyped                                          ;
; G1_INITIAL                    ; 1                                  ; Untyped                                          ;
; G2_INITIAL                    ; 1                                  ; Untyped                                          ;
; G3_INITIAL                    ; 1                                  ; Untyped                                          ;
; E0_INITIAL                    ; 1                                  ; Untyped                                          ;
; E1_INITIAL                    ; 1                                  ; Untyped                                          ;
; E2_INITIAL                    ; 1                                  ; Untyped                                          ;
; E3_INITIAL                    ; 1                                  ; Untyped                                          ;
; L0_MODE                       ; BYPASS                             ; Untyped                                          ;
; L1_MODE                       ; BYPASS                             ; Untyped                                          ;
; G0_MODE                       ; BYPASS                             ; Untyped                                          ;
; G1_MODE                       ; BYPASS                             ; Untyped                                          ;
; G2_MODE                       ; BYPASS                             ; Untyped                                          ;
; G3_MODE                       ; BYPASS                             ; Untyped                                          ;
; E0_MODE                       ; BYPASS                             ; Untyped                                          ;
; E1_MODE                       ; BYPASS                             ; Untyped                                          ;
; E2_MODE                       ; BYPASS                             ; Untyped                                          ;
; E3_MODE                       ; BYPASS                             ; Untyped                                          ;
; L0_PH                         ; 0                                  ; Untyped                                          ;
; L1_PH                         ; 0                                  ; Untyped                                          ;
; G0_PH                         ; 0                                  ; Untyped                                          ;
; G1_PH                         ; 0                                  ; Untyped                                          ;
; G2_PH                         ; 0                                  ; Untyped                                          ;
; G3_PH                         ; 0                                  ; Untyped                                          ;
; E0_PH                         ; 0                                  ; Untyped                                          ;
; E1_PH                         ; 0                                  ; Untyped                                          ;
; E2_PH                         ; 0                                  ; Untyped                                          ;
; E3_PH                         ; 0                                  ; Untyped                                          ;
; M_PH                          ; 0                                  ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                                ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                                 ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                                 ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                                 ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                                 ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                                 ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                                  ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                                  ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                                  ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                                 ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                                 ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                                 ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                                 ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                                 ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                                 ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                                  ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000                          ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                                  ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                               ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                               ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                               ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                                  ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                       ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED                          ; Untyped                                          ;
; PORT_CLK1                     ; PORT_USED                          ; Untyped                                          ;
; PORT_CLK2                     ; PORT_USED                          ; Untyped                                          ;
; PORT_CLK3                     ; PORT_USED                          ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED                          ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED                          ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_USED                          ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                        ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                  ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                                  ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                                  ; Untyped                                          ;
; CBXI_PARAMETER                ; amiga_clk_altera_altpll1           ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                               ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                                  ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                                  ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                  ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone V                          ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                             ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                                 ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                                ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                                 ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                ; IGNORE_CASCADE                                   ;
+-------------------------------+------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; sr_read        ; 2     ; Signed Integer                                                     ;
; vbr_stackframe ; 2     ; Signed Integer                                                     ;
; extaddr_mode   ; 2     ; Signed Integer                                                     ;
; mul_mode       ; 2     ; Signed Integer                                                     ;
; div_mode       ; 2     ; Signed Integer                                                     ;
; bitfield       ; 2     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; mul_mode       ; 2     ; Signed Integer                                                                   ;
; div_mode       ; 2     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_ctrl:sdram ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; nop            ; 00    ; Unsigned Binary                      ;
; ras            ; 01    ; Unsigned Binary                      ;
; cas            ; 10    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_sav1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ac12      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ac12      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; NTSC           ; 0     ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; BLS_CNT_MAX    ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1 ;
+----------------+-----------+-----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                            ;
+----------------+-----------+-----------------------------------------------------------------+
; DSKPTH         ; 000100000 ; Unsigned Binary                                                 ;
; DSKPTL         ; 000100010 ; Unsigned Binary                                                 ;
; DSKDAT         ; 000100110 ; Unsigned Binary                                                 ;
; DSKDATR        ; 000001000 ; Unsigned Binary                                                 ;
+----------------+-----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1 ;
+----------------+-----------+------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                             ;
+----------------+-----------+------------------------------------------------------------------+
; AUD0DAT_REG    ; 010101010 ; Unsigned Binary                                                  ;
; AUD1DAT_REG    ; 010111010 ; Unsigned Binary                                                  ;
; AUD2DAT_REG    ; 011001010 ; Unsigned Binary                                                  ;
; AUD3DAT_REG    ; 011011010 ; Unsigned Binary                                                  ;
+----------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1 ;
+-------------------+-----------+----------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                           ;
+-------------------+-----------+----------------------------------------------------------------+
; SPRPTBASE_REG     ; 100100000 ; Unsigned Binary                                                ;
; SPRPOSCTLBASE_REG ; 101000000 ; Unsigned Binary                                                ;
; FMODE_REG         ; 111111100 ; Unsigned Binary                                                ;
+-------------------+-----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_copper:cp1 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; COP1LCH        ; 010000000 ; Unsigned Binary                                               ;
; COP1LCL        ; 010000010 ; Unsigned Binary                                               ;
; COP2LCH        ; 010000100 ; Unsigned Binary                                               ;
; COP2LCL        ; 010000110 ; Unsigned Binary                                               ;
; COPCON         ; 000101110 ; Unsigned Binary                                               ;
; COPINS         ; 010001100 ; Unsigned Binary                                               ;
; COPJMP1        ; 010001000 ; Unsigned Binary                                               ;
; COPJMP2        ; 010001010 ; Unsigned Binary                                               ;
; RESET          ; 000       ; Unsigned Binary                                               ;
; FETCH1         ; 100       ; Unsigned Binary                                               ;
; FETCH2         ; 101       ; Unsigned Binary                                               ;
; WAITSKIP1      ; 111       ; Unsigned Binary                                               ;
; WAITSKIP2      ; 110       ; Unsigned Binary                                               ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1 ;
+----------------+-----------+----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                           ;
+----------------+-----------+----------------------------------------------------------------+
; BLTCON0        ; 001000000 ; Unsigned Binary                                                ;
; BLTCON0L       ; 001011010 ; Unsigned Binary                                                ;
; BLTCON1        ; 001000010 ; Unsigned Binary                                                ;
; BLTAFWM        ; 001000100 ; Unsigned Binary                                                ;
; BLTALWM        ; 001000110 ; Unsigned Binary                                                ;
; BLTADAT        ; 001110100 ; Unsigned Binary                                                ;
; BLTBDAT        ; 001110010 ; Unsigned Binary                                                ;
; BLTCDAT        ; 001110000 ; Unsigned Binary                                                ;
; BLTDDAT        ; 000000000 ; Unsigned Binary                                                ;
; BLTSIZE        ; 001011000 ; Unsigned Binary                                                ;
; BLTSIZH        ; 001011110 ; Unsigned Binary                                                ;
; BLTSIZV        ; 001011100 ; Unsigned Binary                                                ;
; CHA            ; 10        ; Unsigned Binary                                                ;
; CHB            ; 01        ; Unsigned Binary                                                ;
; CHC            ; 00        ; Unsigned Binary                                                ;
; CHD            ; 11        ; Unsigned Binary                                                ;
; BLT_IDLE       ; 00000     ; Unsigned Binary                                                ;
; BLT_INIT       ; 00001     ; Unsigned Binary                                                ;
; BLT_A          ; 01001     ; Unsigned Binary                                                ;
; BLT_B          ; 01011     ; Unsigned Binary                                                ;
; BLT_C          ; 01010     ; Unsigned Binary                                                ;
; BLT_D          ; 01000     ; Unsigned Binary                                                ;
; BLT_E          ; 01100     ; Unsigned Binary                                                ;
; BLT_F          ; 00100     ; Unsigned Binary                                                ;
; BLT_L1         ; 11001     ; Unsigned Binary                                                ;
; BLT_L2         ; 11011     ; Unsigned Binary                                                ;
; BLT_L3         ; 11010     ; Unsigned Binary                                                ;
; BLT_L4         ; 11000     ; Unsigned Binary                                                ;
+----------------+-----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1 ;
+----------------+-----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                    ;
+----------------+-----------+---------------------------------------------------------------------------------------------------------+
; BLTAMOD        ; 001100100 ; Unsigned Binary                                                                                         ;
; BLTBMOD        ; 001100010 ; Unsigned Binary                                                                                         ;
; BLTCMOD        ; 001100000 ; Unsigned Binary                                                                                         ;
; BLTDMOD        ; 001100110 ; Unsigned Binary                                                                                         ;
; BLTAPTH        ; 001010000 ; Unsigned Binary                                                                                         ;
; BLTAPTL        ; 001010010 ; Unsigned Binary                                                                                         ;
; BLTBPTH        ; 001001100 ; Unsigned Binary                                                                                         ;
; BLTBPTL        ; 001001110 ; Unsigned Binary                                                                                         ;
; BLTCPTH        ; 001001000 ; Unsigned Binary                                                                                         ;
; BLTCPTL        ; 001001010 ; Unsigned Binary                                                                                         ;
; BLTDPTH        ; 001010100 ; Unsigned Binary                                                                                         ;
; BLTDPTL        ; 001010110 ; Unsigned Binary                                                                                         ;
; CHA            ; 10        ; Unsigned Binary                                                                                         ;
; CHB            ; 01        ; Unsigned Binary                                                                                         ;
; CHC            ; 00        ; Unsigned Binary                                                                                         ;
; CHD            ; 11        ; Unsigned Binary                                                                                         ;
+----------------+-----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1 ;
+-----------------+-------------+-----------------------------------------------------------------+
; Parameter Name  ; Value       ; Type                                                            ;
+-----------------+-------------+-----------------------------------------------------------------+
; VPOSR           ; 000000100   ; Unsigned Binary                                                 ;
; VPOSW           ; 000101010   ; Unsigned Binary                                                 ;
; VHPOSR          ; 000000110   ; Unsigned Binary                                                 ;
; VHPOSW          ; 000101100   ; Unsigned Binary                                                 ;
; BPLCON0         ; 100000000   ; Unsigned Binary                                                 ;
; HTOTAL          ; 111000000   ; Unsigned Binary                                                 ;
; HSSTOP          ; 111000010   ; Unsigned Binary                                                 ;
; HBSTRT          ; 111000100   ; Unsigned Binary                                                 ;
; HBSTOP          ; 111000110   ; Unsigned Binary                                                 ;
; VTOTAL          ; 111001000   ; Unsigned Binary                                                 ;
; VSSTOP          ; 111001010   ; Unsigned Binary                                                 ;
; VBSTRT          ; 111001100   ; Unsigned Binary                                                 ;
; VBSTOP          ; 111001110   ; Unsigned Binary                                                 ;
; HSSTRT          ; 111011110   ; Unsigned Binary                                                 ;
; BEAMCON0        ; 111011100   ; Unsigned Binary                                                 ;
; VSSTRT          ; 111100000   ; Unsigned Binary                                                 ;
; HCENTER         ; 111100010   ; Unsigned Binary                                                 ;
; HBSTRT_VAL      ; 25          ; Signed Integer                                                  ;
; HSSTRT_VAL      ; 37          ; Signed Integer                                                  ;
; HSSTOP_VAL      ; 70          ; Signed Integer                                                  ;
; HBSTOP_VAL      ; 102         ; Signed Integer                                                  ;
; HCENTER_VAL     ; 264         ; Signed Integer                                                  ;
; VSSTRT_VAL      ; 2           ; Signed Integer                                                  ;
; VSSTOP_VAL      ; 5           ; Signed Integer                                                  ;
; VBSTRT_VAL      ; 0           ; Signed Integer                                                  ;
; HTOTAL_VAL      ; 11100010    ; Unsigned Binary                                                 ;
; VTOTAL_PAL_VAL  ; 00100110111 ; Unsigned Binary                                                 ;
; VTOTAL_NTSC_VAL ; 00100000101 ; Unsigned Binary                                                 ;
; VBSTOP_PAL_VAL  ; 000011001   ; Unsigned Binary                                                 ;
; VBSTOP_NTSC_VAL ; 000010100   ; Unsigned Binary                                                 ;
+-----------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1 ;
+----------------+-----------+----------------------------------------------+
; Parameter Name ; Value     ; Type                                         ;
+----------------+-----------+----------------------------------------------+
; DMACON         ; 010010110 ; Unsigned Binary                              ;
; ADKCON         ; 010011110 ; Unsigned Binary                              ;
; ADKCONR        ; 000010000 ; Unsigned Binary                              ;
+----------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_intcontroller:pi1 ;
+----------------+-----------+----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                 ;
+----------------+-----------+----------------------------------------------------------------------+
; INTENAR        ; 000011100 ; Unsigned Binary                                                      ;
; INTREQR        ; 000011110 ; Unsigned Binary                                                      ;
; INTENA         ; 010011010 ; Unsigned Binary                                                      ;
; INTREQ         ; 010011100 ; Unsigned Binary                                                      ;
+----------------+-----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_floppy:pf1 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; DSKBYTR        ; 000011010 ; Unsigned Binary                                               ;
; DSKDAT         ; 000100110 ; Unsigned Binary                                               ;
; DSKDATR        ; 000001000 ; Unsigned Binary                                               ;
; DSKSYNC        ; 001111110 ; Unsigned Binary                                               ;
; DSKLEN         ; 000100100 ; Unsigned Binary                                               ;
; DISKDMA_IDLE   ; 00        ; Unsigned Binary                                               ;
; DISKDMA_ACTIVE ; 10        ; Unsigned Binary                                               ;
; DISKDMA_INT    ; 11        ; Unsigned Binary                                               ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1 ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; AUD0BASE       ; 010100000 ; Unsigned Binary                                              ;
; AUD1BASE       ; 010110000 ; Unsigned Binary                                              ;
; AUD2BASE       ; 011000000 ; Unsigned Binary                                              ;
; AUD3BASE       ; 011010000 ; Unsigned Binary                                              ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                                           ;
; AUDPER         ; 0110  ; Unsigned Binary                                                                           ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                                           ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                                           ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                                           ;
; AUDPER         ; 0110  ; Unsigned Binary                                                                           ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                                           ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                                           ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach2 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                                           ;
; AUDPER         ; 0110  ; Unsigned Binary                                                                           ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                                           ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                                           ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach3 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; AUDLEN         ; 0100  ; Unsigned Binary                                                                           ;
; AUDPER         ; 0110  ; Unsigned Binary                                                                           ;
; AUDVOL         ; 1000  ; Unsigned Binary                                                                           ;
; AUDDAT         ; 1010  ; Unsigned Binary                                                                           ;
; AUDIO_STATE_0  ; 000   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_1  ; 001   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_2  ; 011   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_3  ; 010   ; Unsigned Binary                                                                           ;
; AUDIO_STATE_4  ; 110   ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|userio:USERIO1 ;
+----------------+-----------+------------------------------------------------+
; Parameter Name ; Value     ; Type                                           ;
+----------------+-----------+------------------------------------------------+
; JOY0DAT        ; 000001010 ; Unsigned Binary                                ;
; JOY1DAT        ; 000001100 ; Unsigned Binary                                ;
; SCRDAT         ; 111110000 ; Unsigned Binary                                ;
; POTINP         ; 000010110 ; Unsigned Binary                                ;
; POTGO          ; 000110100 ; Unsigned Binary                                ;
; JOYTEST        ; 000110110 ; Unsigned Binary                                ;
; KEY_MENU       ; 01101001  ; Unsigned Binary                                ;
; KEY_ESC        ; 01000101  ; Unsigned Binary                                ;
; KEY_ENTER      ; 01000100  ; Unsigned Binary                                ;
; KEY_UP         ; 01001100  ; Unsigned Binary                                ;
; KEY_DOWN       ; 01001101  ; Unsigned Binary                                ;
; KEY_LEFT       ; 01001111  ; Unsigned Binary                                ;
; KEY_RIGHT      ; 01001110  ; Unsigned Binary                                ;
; KEY_PGUP       ; 01101100  ; Unsigned Binary                                ;
; KEY_PGDOWN     ; 01101101  ; Unsigned Binary                                ;
+----------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; FD             ; 4     ; Signed Integer                                                                       ;
; DW             ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1 ;
+----------------+-----------+------------------------------------------------+
; Parameter Name ; Value     ; Type                                           ;
+----------------+-----------+------------------------------------------------+
; DIWSTRT        ; 010001110 ; Unsigned Binary                                ;
; DIWSTOP        ; 010010000 ; Unsigned Binary                                ;
; DIWHIGH        ; 111100100 ; Unsigned Binary                                ;
; BPLCON0        ; 100000000 ; Unsigned Binary                                ;
; BPLCON2        ; 100000100 ; Unsigned Binary                                ;
; BPLCON3        ; 100000110 ; Unsigned Binary                                ;
; BPLCON4        ; 100001100 ; Unsigned Binary                                ;
; DENISEID       ; 001111100 ; Unsigned Binary                                ;
; BPL1DAT        ; 100010000 ; Unsigned Binary                                ;
+----------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0 ;
+----------------+-----------+-----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------+
; BPLCON1        ; 100000010 ; Unsigned Binary                                                       ;
; BPL1DAT        ; 100010000 ; Unsigned Binary                                                       ;
; BPL2DAT        ; 100010010 ; Unsigned Binary                                                       ;
; BPL3DAT        ; 100010100 ; Unsigned Binary                                                       ;
; BPL4DAT        ; 100010110 ; Unsigned Binary                                                       ;
; BPL5DAT        ; 100011000 ; Unsigned Binary                                                       ;
; BPL6DAT        ; 100011010 ; Unsigned Binary                                                       ;
; BPL7DAT        ; 100011100 ; Unsigned Binary                                                       ;
; BPL8DAT        ; 100011110 ; Unsigned Binary                                                       ;
; FMODE          ; 111111100 ; Unsigned Binary                                                       ;
+----------------+-----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0 ;
+----------------+-----------+---------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                ;
+----------------+-----------+---------------------------------------------------------------------+
; SPRPOSCTLBASE  ; 101000000 ; Unsigned Binary                                                     ;
; FMODE          ; 111111100 ; Unsigned Binary                                                     ;
+----------------+-----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                     ;
; CTL            ; 01    ; Unsigned Binary                                                                                     ;
; DATA           ; 10    ; Unsigned Binary                                                                                     ;
; DATB           ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                     ;
; CTL            ; 01    ; Unsigned Binary                                                                                     ;
; DATA           ; 10    ; Unsigned Binary                                                                                     ;
; DATB           ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                     ;
; CTL            ; 01    ; Unsigned Binary                                                                                     ;
; DATA           ; 10    ; Unsigned Binary                                                                                     ;
; DATB           ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                     ;
; CTL            ; 01    ; Unsigned Binary                                                                                     ;
; DATA           ; 10    ; Unsigned Binary                                                                                     ;
; DATB           ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                     ;
; CTL            ; 01    ; Unsigned Binary                                                                                     ;
; DATA           ; 10    ; Unsigned Binary                                                                                     ;
; DATB           ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                     ;
; CTL            ; 01    ; Unsigned Binary                                                                                     ;
; DATA           ; 10    ; Unsigned Binary                                                                                     ;
; DATB           ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                     ;
; CTL            ; 01    ; Unsigned Binary                                                                                     ;
; DATA           ; 10    ; Unsigned Binary                                                                                     ;
; DATB           ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; POS            ; 00    ; Unsigned Binary                                                                                     ;
; CTL            ; 01    ; Unsigned Binary                                                                                     ;
; DATA           ; 10    ; Unsigned Binary                                                                                     ;
; DATB           ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_colortable:clut0 ;
+----------------+-----------+------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                   ;
+----------------+-----------+------------------------------------------------------------------------+
; COLORBASE      ; 110000000 ; Unsigned Binary                                                        ;
+----------------+-----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                        ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                        ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_h612      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0 ;
+----------------+-----------+-------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                    ;
+----------------+-----------+-------------------------------------------------------------------------+
; COLORBASE      ; 110000000 ; Unsigned Binary                                                         ;
+----------------+-----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_h612      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minimig:minimig|denise:DENISE1|denise_collision:col0 ;
+----------------+-----------+----------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                 ;
+----------------+-----------+----------------------------------------------------------------------+
; CLXCON         ; 010011000 ; Unsigned Binary                                                      ;
; CLXCON2        ; 100001110 ; Unsigned Binary                                                      ;
; CLXDAT         ; 000001110 ; Unsigned Binary                                                      ;
+----------------+-----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                        ;
; WIDTHAD_B                          ; 8                    ; Untyped                                        ;
; NUMWORDS_B                         ; 256                  ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_o6n1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-----------------------------------------------------+------------------+
; Parameter Name                     ; Value                                               ; Type             ;
+------------------------------------+-----------------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped          ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped          ;
; WIDTH_A                            ; 32                                                  ; Untyped          ;
; WIDTHAD_A                          ; 10                                                  ; Untyped          ;
; NUMWORDS_A                         ; 1024                                                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped          ;
; WIDTH_B                            ; 1                                                   ; Untyped          ;
; WIDTHAD_B                          ; 1                                                   ; Untyped          ;
; NUMWORDS_B                         ; 1                                                   ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped          ;
; BYTE_SIZE                          ; 8                                                   ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped          ;
; INIT_FILE                          ; db/Cyclone5_MIST_AGA.rom0_ctrl_boot_9b9c052.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                           ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_0ce1                                     ; Untyped          ;
+------------------------------------+-----------------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qvp1      ; Untyped                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_qvp1      ; Untyped                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 21                   ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 21                   ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_g6n1      ; Untyped                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_qbn1      ; Untyped                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1 ;
+------------------------------------+-------------------------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                                       ; Type                  ;
+------------------------------------+-------------------------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                                                   ; Untyped               ;
; WIDTH_A                            ; 32                                                          ; Untyped               ;
; WIDTHAD_A                          ; 4                                                           ; Untyped               ;
; NUMWORDS_A                         ; 16                                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped               ;
; WIDTH_B                            ; 32                                                          ; Untyped               ;
; WIDTHAD_B                          ; 4                                                           ; Untyped               ;
; NUMWORDS_B                         ; 16                                                          ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0                                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped               ;
; INIT_FILE                          ; db/Cyclone5_MIST_AGA.ram0_TG68KdotC_Kernel_abed7b79.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_tiq1                                             ; Untyped               ;
+------------------------------------+-------------------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                   ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                   ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                   ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                   ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_m9q1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 16                   ; Untyped                                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 16                   ; Untyped                                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_a9q1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0 ;
+------------------------------------+-------------------------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                                       ; Type                  ;
+------------------------------------+-------------------------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                                                   ; Untyped               ;
; WIDTH_A                            ; 32                                                          ; Untyped               ;
; WIDTHAD_A                          ; 4                                                           ; Untyped               ;
; NUMWORDS_A                         ; 16                                                          ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped               ;
; WIDTH_B                            ; 32                                                          ; Untyped               ;
; WIDTHAD_B                          ; 4                                                           ; Untyped               ;
; NUMWORDS_B                         ; 16                                                          ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0                                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped               ;
; INIT_FILE                          ; db/Cyclone5_MIST_AGA.ram0_TG68KdotC_Kernel_abed7b79.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_tiq1                                             ; Untyped               ;
+------------------------------------+-------------------------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------+
; Parameter Name                     ; Value                                                     ; Type                                      ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                                                       ; Untyped                                   ;
; WIDTH_A                            ; 16                                                        ; Untyped                                   ;
; WIDTHAD_A                          ; 9                                                         ; Untyped                                   ;
; NUMWORDS_A                         ; 512                                                       ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped                                   ;
; WIDTH_B                            ; 1                                                         ; Untyped                                   ;
; WIDTHAD_B                          ; 1                                                         ; Untyped                                   ;
; NUMWORDS_B                         ; 1                                                         ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped                                   ;
; BYTE_SIZE                          ; 8                                                         ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped                                   ;
; INIT_FILE                          ; db/Cyclone5_MIST_AGA.rom0_ps2keyboardmap_8d0ca61e.hdl.mif ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V                                                 ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_4mf1                                           ; Untyped                                   ;
+------------------------------------+-----------------------------------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_g9n1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                         ;
; WIDTHAD_A                          ; 2                    ; Untyped                                                                         ;
; NUMWORDS_A                         ; 4                    ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                         ;
; WIDTHAD_B                          ; 2                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 4                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_9vj1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 30                   ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 30                   ; Untyped                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_i8q1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 27                   ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 27                   ; Untyped                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_2cn1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 15                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 15                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_hvj1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_lsj1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 12                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 12                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_bvj1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                             ;
+-------------------------------+--------------------------------------------------------------------------+
; Name                          ; Value                                                                    ;
+-------------------------------+--------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                        ;
; Entity Instance               ; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
+-------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 23                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 30                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 30                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 27                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 27                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 15                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 15                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|gary:GARY1"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sel_rtc ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|minimig_m68k_bridge:CPU1" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; cpu_speed ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|ciab:CIAB1|cia_timera:tmra"                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; spmode ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|ciab:CIAB1|cia_int:cnt" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; ser  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|ciab:CIAB1"                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; porta_in[5]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; porta_in[3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; porta_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|ciaa:CIAA1|cia_int:cnt" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; flag ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|ciaa:CIAA1"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; joy_emu ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut"         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; enable          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data[31..28]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data[15..12]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[31..28]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[15..12]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut"          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; enable          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data[31..28]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data[15..12]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[31..28]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[15..12]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; vld  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|userio:USERIO1|userio_osd:osd1"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; osd_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|userio:USERIO1"                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; chipset_config[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; floppy_config[1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; host_adr[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig|agnus:AGNUS1"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; harddis ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minimig:minimig"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rxd              ; Input  ; Info     ; Stuck at GND                                                                        ;
; txd              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cts              ; Input  ; Info     ; Stuck at GND                                                                        ;
; rts              ; Output ; Info     ; Explicitly unconnected                                                              ;
; drv_snd          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; _joy1[7..6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; _joy2[7..6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mouse_btn1       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mouse_btn2       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mouse_btn        ; Input  ; Info     ; Explicitly unconnected                                                              ;
; kbd_mouse_data   ; Input  ; Info     ; Explicitly unconnected                                                              ;
; kbd_mouse_type   ; Input  ; Info     ; Explicitly unconnected                                                              ;
; kbd_mouse_strobe ; Input  ; Info     ; Explicitly unconnected                                                              ;
; kms_level        ; Input  ; Info     ; Explicitly unconnected                                                              ;
; _15khz           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pwrled           ; Output ; Info     ; Explicitly unconnected                                                              ;
; red[1..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; green[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blue[1..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ldata            ; Output ; Info     ; Explicitly unconnected                                                              ;
; rdata            ; Output ; Info     ; Explicitly unconnected                                                              ;
; cpu_config[3..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memcfg[3..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fifo_full        ; Output ; Info     ; Explicitly unconnected                                                              ;
; trackdisp        ; Output ; Info     ; Explicitly unconnected                                                              ;
; secdisp          ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_ctrl:sdram|cpu_cache:cpu_cache" ;
+-------------+--------+----------+--------------------------------+
; Port        ; Type   ; Severity ; Details                        ;
+-------------+--------+----------+--------------------------------+
; sdr_dat_w   ; Output ; Info     ; Explicitly unconnected         ;
; sdr_cpu_act ; Output ; Info     ; Explicitly unconnected         ;
+-------------+--------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_ctrl:sdram"                                                                                                                                                                              ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cache_ena        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cache_ena[-1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sd_cs[3..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; host_adr[23..22] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; chipAddr[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU"                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; c_out_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst"                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ipl_autovector ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; fc             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; regin_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; berr           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr_berr       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TG68K:tg68k"                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clkena_in       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vpa             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ein             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[31..24]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addr[0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e               ; Output ; Info     ; Explicitly unconnected                                                              ;
; vma             ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrd             ; Output ; Info     ; Explicitly unconnected                                                              ;
; ramaddr[31..25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramaddr[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; skipfetch       ; Output ; Info     ; Explicitly unconnected                                                              ;
; cache_inhibit   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cacr_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eth_en          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sel_eth         ; Output ; Info     ; Explicitly unconnected                                                              ;
; frometh         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ethready        ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "qmem_bridge:qmem_bridge" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; s_err ; Input ; Info     ; Stuck at GND             ;
+-------+-------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; spr_vr2[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                          ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_bubble_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; execute_opc_insn_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; re   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; re   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu"                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; spr_bus_addr_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_bus_we_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_bus_stb_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_bus_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_sr_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_bus_dat_dmmu_i ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_dmmu_i ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_immu_i ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_immu_i ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_mac_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_mac_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_pmu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_pmu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_pcu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_pcu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_dat_fpu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; spr_bus_ack_fpu_i  ; Input  ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                     ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+
; cpu_dat_i  ; Input ; Info     ; Stuck at GND                                                                                ;
; cpu_bsel_i ; Input ; Info     ; Stuck at VCC                                                                                ;
; cpu_we_i   ; Input ; Info     ; Stuck at GND                                                                                ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0"                                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iwbm_adr_o[31..24]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iwbm_cti_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; iwbm_bte_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; dwbm_adr_o[31..24]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; dwbm_cti_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; dwbm_bte_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; iwbm_err_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iwbm_rty_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; dwbm_err_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; dwbm_rty_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_d_address_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_byteenable_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_read_o            ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_readdata_i        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_d_burstcount_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_write_o           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_writedata_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_d_waitrequest_i     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_d_readdatavalid_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_i_address_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_i_byteenable_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_i_read_o            ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_i_readdata_i        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_i_burstcount_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avm_i_waitrequest_i     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avm_i_readdatavalid_i   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; irq_i                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_addr_i               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_stb_i                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_dat_i                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_we_i                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_dat_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; du_ack_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; du_stall_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; du_stall_o              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; traceport_exec_valid_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_pc_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_insn_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_wbdata_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_wbreg_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; traceport_exec_wben_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; multicore_coreid_i      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; multicore_numcores_i    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; snoop_adr_i             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; snoop_en_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; qm_adr[45] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ms         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ms   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder"                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; qs_adr[47..46] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qs_adr[23..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder"                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; qs_adr[71..70] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qs_adr[47..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qs_adr[22]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|qmem_bus:ctrl_bus"                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_err         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m1_err         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_adr[21..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_adr[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_cs          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_we          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_sel         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_dat_w       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0_ack         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; s0_err         ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top|ctrl_rst:ctrl_rst" ;
+----------+-------+----------+-----------------------------------+
; Port     ; Type  ; Severity ; Details                           ;
+----------+-------+----------+-----------------------------------+
; pll_lock ; Input ; Info     ; Stuck at VCC                      ;
+----------+-------+----------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrl_top:ctrl_top"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst_cpu  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; boot_sel ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_cfg ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart_txd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_rxd ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "indicators:indicadores"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; track     ; Input  ; Info     ; Explicitly unconnected                                                              ;
; status[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fifo_full ; Input  ; Info     ; Explicitly unconnected                                                              ;
; led[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 10597                       ;
;     CLR               ; 74                          ;
;     ENA               ; 5173                        ;
;     ENA CLR           ; 47                          ;
;     ENA CLR SLD       ; 26                          ;
;     ENA SCLR          ; 1453                        ;
;     ENA SCLR SLD      ; 184                         ;
;     ENA SLD           ; 2449                        ;
;     SCLR              ; 186                         ;
;     SCLR SLD          ; 15                          ;
;     SLD               ; 39                          ;
;     plain             ; 951                         ;
; arriav_io_obuf        ; 20                          ;
; arriav_lcell_comb     ; 12482                       ;
;     arith             ; 1993                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 1020                        ;
;         2 data inputs ; 467                         ;
;         3 data inputs ; 183                         ;
;         4 data inputs ; 139                         ;
;         5 data inputs ; 166                         ;
;     extend            ; 300                         ;
;         7 data inputs ; 300                         ;
;     normal            ; 9911                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 93                          ;
;         2 data inputs ; 1037                        ;
;         3 data inputs ; 1633                        ;
;         4 data inputs ; 1865                        ;
;         5 data inputs ; 2372                        ;
;         6 data inputs ; 2905                        ;
;     shared            ; 278                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 136                         ;
;         4 data inputs ; 2                           ;
; arriav_mac            ; 10                          ;
; boundary_port         ; 76                          ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 504                         ;
;                       ;                             ;
; Max LUT depth         ; 23.00                       ;
; Average LUT depth     ; 7.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Dec 12 11:03:28 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone5_MIST_AGA -c Cyclone5_MIST_AGA
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/soc/cyclone5_mist_aga_top.v
    Info (12023): Found entity 1: Cyclone5_MIST_AGA_top File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/indicators/indicators.v
    Info (12023): Found entity 1: indicators File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/indicators/indicators.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v
    Info (12023): Found entity 1: qmem_decoder File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v
    Info (12023): Found entity 1: qmem_bus File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v
    Info (12023): Found entity 1: qmem_arbiter File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v
    Info (12023): Found entity 1: ctrl_top File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_rst.v
    Info (12023): Found entity 1: ctrl_rst File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_rst.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bridge.v
    Info (12023): Found entity 1: qmem_bridge File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bridge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v
    Info (12023): Found entity 1: ctrl_regs File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk.v
    Info (12023): Found entity 1: ctrl_clk File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk_altera.v
    Info (12023): Found entity 1: ctrl_clk_altera File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_clk_altera.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/fw/ctrl_boot/bin/ctrl_boot.v
    Info (12023): Found entity 1: ctrl_boot File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fw/ctrl_boot/bin/ctrl_boot.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk.v
    Info (12023): Found entity 1: amiga_clk File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v
    Info (12023): Found entity 1: amiga_clk_altera File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/audio/audio_top.v
    Info (12023): Found entity 1: audio_top File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/audio/audio_top.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/audio/audio_shifter.v
    Info (12023): Found entity 1: audio_shifter File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/audio/audio_shifter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v
    Info (12023): Found entity 1: tpram_be_512x16 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v
    Info (12023): Found entity 1: tpram_128x32 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v
    Info (12023): Found entity 1: cpu_cache File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/fifo/sync_fifo.v
    Info (12023): Found entity 1: sync_fifo File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/fifo/sync_fifo.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/twowaycache.v
    Info (12023): Found entity 1: TwoWayCache File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/cache/TwoWayCache.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/cacheblockram.v
    Info (12023): Found entity 1: CacheBlockRAM File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/cache/CacheBlockRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/cache/cache_dataram.v
    Info (12023): Found entity 1: Cache_DataRAM File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/cache/Cache_DataRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/rga_decode.v
    Info (12023): Found entity 1: rga_decode File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/rga_decode.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/debug.v
    Info (12023): Found entity 1: debug File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/debug.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v
    Info (12023): Found entity 1: minimig File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 149
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_syscontrol.v
    Info (12023): Found entity 1: minimig_syscontrol File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_syscontrol.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_sram_bridge.v
    Info (12023): Found entity 1: minimig_sram_bridge File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_sram_bridge.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_m68k_bridge.v
    Info (12023): Found entity 1: minimig_m68k_bridge File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_m68k_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/minimig_bankmapper.v
    Info (12023): Found entity 1: minimig_bankmapper File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_bankmapper.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v
    Info (12023): Found entity 1: agnus File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v
    Info (12023): Found entity 1: agnus_spritedma File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_refresh.v
    Info (12023): Found entity 1: agnus_refresh File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_refresh.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_diskdma.v
    Info (12023): Found entity 1: agnus_diskdma File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_diskdma.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v
    Info (12023): Found entity 1: agnus_copper File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_copper.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v
    Info (12023): Found entity 1: agnus_blitter File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_minterm.v
    Info (12023): Found entity 1: agnus_blitter_minterm File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_minterm.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_fill.v
    Info (12023): Found entity 1: agnus_blitter_fill File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_fill.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_barrelshifter.v
    Info (12023): Found entity 1: agnus_blitter_barrelshifter File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_barrelshifter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v
    Info (12023): Found entity 1: agnus_blitter_adrgen File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_bitplanedma.v
    Info (12023): Found entity 1: agnus_bitplanedma File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_bitplanedma.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v
    Info (12023): Found entity 1: agnus_beamcounter File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v
    Info (12023): Found entity 1: agnus_audiodma File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v
    Info (12023): Found entity 1: ciaa File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard.v
    Info (12023): Found entity 1: ciaa_ps2keyboard File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard_map.v
    Info (12023): Found entity 1: ps2keyboardmap File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard_map.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/ciab.v
    Info (12023): Found entity 1: ciab File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciab.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerd.v
    Info (12023): Found entity 1: cia_timerd File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerd.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerb.v
    Info (12023): Found entity 1: cia_timerb File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timerb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_timera.v
    Info (12023): Found entity 1: cia_timera File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_timera.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cia_int.v
    Info (12023): Found entity 1: cia_int File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cia_int.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v
    Info (12023): Found entity 1: gayle File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gayle_fifo.v
    Info (12023): Found entity 1: gayle_fifo File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/gary.v
    Info (12023): Found entity 1: gary File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gary.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/amber.v
    Info (12023): Found entity 1: amber File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/amber.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio.v
    Info (12023): Found entity 1: userio File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_ps2mouse.v
    Info (12023): Found entity 1: userio_ps2mouse File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_ps2mouse.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v
    Info (12023): Found entity 1: userio_osd File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd_spi.v
    Info (12023): Found entity 1: userio_osd_spi File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd_spi.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula.v
    Info (12023): Found entity 1: paula File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_uart.v
    Info (12023): Found entity 1: paula_uart File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_uart.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v
    Info (12023): Found entity 1: paula_intcontroller File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_intcontroller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v
    Info (12023): Found entity 1: paula_floppy File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy_fifo.v
    Info (12023): Found entity 1: paula_floppy_fifo File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy_fifo.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v
    Info (12023): Found entity 1: paula_audio File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v Line: 109
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_volume.v
    Info (12023): Found entity 1: paula_audio_volume File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_volume.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v
    Info (12023): Found entity 1: paula_audio_sigmadelta File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_mixer.v
    Info (12023): Found entity 1: paula_audio_mixer File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_mixer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v
    Info (12023): Found entity 1: paula_audio_channel File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/cart.v
    Info (12023): Found entity 1: cart File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/cart.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise.v
    Info (12023): Found entity 1: denise File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites.v
    Info (12023): Found entity 1: denise_sprites File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites_shifter.v
    Info (12023): Found entity 1: denise_sprites_shifter File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites_shifter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_spritepriority.v
    Info (12023): Found entity 1: denise_spritepriority File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_spritepriority.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_playfields.v
    Info (12023): Found entity 1: denise_playfields File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_playfields.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_hamgenerator.v
    Info (12023): Found entity 1: denise_hamgenerator File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_hamgenerator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable.v
    Info (12023): Found entity 1: denise_colortable File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v
    Info (12023): Found entity 1: denise_colortable_ram_mf File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v
    Info (12023): Found entity 1: denise_collision File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_collision.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v
    Info (12023): Found entity 1: denise_bitplanes File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplane_shifter.v
    Info (12023): Found entity 1: denise_bitplane_shifter File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplane_shifter.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_branch_prediction.v
    Info (12023): Found entity 1: mor1kx_branch_prediction File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_branch_prediction.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_avalon.v
    Info (12023): Found entity 1: mor1kx_bus_if_avalon File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_avalon.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_wb32.v
    Info (12023): Found entity 1: mor1kx_bus_if_wb32 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_wb32.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cache_lru.v
    Info (12023): Found entity 1: mor1kx_cache_lru File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cache_lru.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v
    Info (12023): Found entity 1: mor1kx_cfgrs File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v
    Info (12023): Found entity 1: mor1kx_cpu_cappuccino File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_espresso.v
    Info (12023): Found entity 1: mor1kx_cpu_espresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_espresso.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_cpu_prontoespresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_prontoespresso.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu.v
    Info (12023): Found entity 1: mor1kx_cpu File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v
    Info (12023): Found entity 1: mor1kx_ctrl_cappuccino File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_espresso.v
    Info (12023): Found entity 1: mor1kx_ctrl_espresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_espresso.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_ctrl_prontoespresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_prontoespresso.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v
    Info (12023): Found entity 1: mor1kx_dcache File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dcache.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v
    Info (12023): Found entity 1: mor1kx_decode_execute_cappuccino File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode_execute_cappuccino.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode.v
    Info (12023): Found entity 1: mor1kx_decode File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dmmu.v
    Info (12023): Found entity 1: mor1kx_dmmu File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_dmmu.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v
    Info (12023): Found entity 1: mor1kx_execute_alu File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v
    Info (12023): Found entity 1: mor1kx_execute_ctrl_cappuccino File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_ctrl_cappuccino.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v
    Info (12023): Found entity 1: mor1kx_fetch_cappuccino File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_espresso.v
    Info (12023): Found entity 1: mor1kx_fetch_espresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_espresso.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_fetch_prontoespresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_prontoespresso.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_fetch_tcm_prontoespresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_tcm_prontoespresso.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v
    Info (12023): Found entity 1: mor1kx_icache File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_immu.v
    Info (12023): Found entity 1: mor1kx_immu File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_immu.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v
    Info (12023): Found entity 1: mor1kx_lsu_cappuccino File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_espresso.v
    Info (12023): Found entity 1: mor1kx_lsu_espresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_espresso.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_pic.v
    Info (12023): Found entity 1: mor1kx_pic File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_pic.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_cappuccino.v
    Info (12023): Found entity 1: mor1kx_rf_cappuccino File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_cappuccino.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_espresso.v
    Info (12023): Found entity 1: mor1kx_rf_espresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_espresso.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_simple_dpram_sclk.v
    Info (12023): Found entity 1: mor1kx_simple_dpram_sclk File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_simple_dpram_sclk.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_store_buffer.v
    Info (12023): Found entity 1: mor1kx_store_buffer File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_store_buffer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ticktimer.v
    Info (12023): Found entity 1: mor1kx_ticktimer File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ticktimer.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_true_dpram_sclk.v
    Info (12023): Found entity 1: mor1kx_true_dpram_sclk File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_true_dpram_sclk.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v
    Info (12023): Found entity 1: mor1kx File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v
    Info (12023): Found entity 1: mor1kx_wb_mux_cappuccino File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_cappuccino.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_espresso.v
    Info (12023): Found entity 1: mor1kx_wb_mux_espresso File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wb_mux_espresso.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wrapper.v
    Info (12023): Found entity 1: mor1kx_wrapper File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wrapper.v Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68kdotc_kernel.vhd
    Info (12022): Found design unit 1: TG68KdotC_Kernel-logic File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 95
    Info (12023): Found entity 1: TG68KdotC_Kernel File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 57
Info (12021): Found 1 design units, including 0 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k_pack.vhd
    Info (12022): Found design unit 1: TG68K_Pack File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_Pack.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k_alu.vhd
    Info (12022): Found design unit 1: TG68K_ALU-logic File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_ALU.vhd Line: 74
    Info (12023): Found entity 1: TG68K_ALU File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_ALU.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /unamiga/unamigafinal_src_v2090429 - cyclone5/rtl/tg68k/tg68k.vhd
    Info (12022): Found design unit 1: TG68K-logic File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 78
    Info (12023): Found entity 1: TG68K File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 31
Info (12127): Elaborating entity "Cyclone5_MIST_AGA_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Cyclone5_MIST_AGA_top.v(105): object "UART_TXD" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 105
Warning (10858): Verilog HDL warning at Cyclone5_MIST_AGA_top.v(106): object UART_RXD used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 106
Warning (10858): Verilog HDL warning at Cyclone5_MIST_AGA_top.v(112): object ram_status used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 112
Warning (10030): Net "UART_RXD" at Cyclone5_MIST_AGA_top.v(106) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 106
Warning (10030): Net "ram_status" at Cyclone5_MIST_AGA_top.v(112) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 112
Info (12128): Elaborating entity "indicators" for hierarchy "indicators:indicadores" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 349
Warning (10036): Verilog HDL or VHDL warning at indicators.v(40): object "r0_out" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/indicators/indicators.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at indicators.v(40): object "r1_out" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/indicators/indicators.v Line: 40
Info (12128): Elaborating entity "ctrl_top" for hierarchy "ctrl_top:ctrl_top" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 393
Info (12128): Elaborating entity "ctrl_rst" for hierarchy "ctrl_top:ctrl_top|ctrl_rst:ctrl_rst" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v Line: 204
Info (12128): Elaborating entity "qmem_bus" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v Line: 310
Info (12128): Elaborating entity "qmem_decoder" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v Line: 141
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(41): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 41
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 96 to match size of target (32) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 63
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 3 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 64
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 3 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 65
Info (12128): Elaborating entity "qmem_decoder" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v Line: 195
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(40): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 40
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(63): truncated value with size 64 to match size of target (32) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 63
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(64): truncated value with size 2 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 64
Warning (10230): Verilog HDL assignment warning at qmem_decoder.v(65): truncated value with size 2 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_decoder.v Line: 65
Info (12128): Elaborating entity "qmem_arbiter" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v Line: 240
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 56
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 65
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 66
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 67
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 44 to match size of target (22) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 68
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 69
Info (12128): Elaborating entity "qmem_arbiter" for hierarchy "ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bus.v Line: 282
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(56): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 56
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(65): truncated value with size 2 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 65
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(66): truncated value with size 2 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 66
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(67): truncated value with size 8 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 67
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(68): truncated value with size 46 to match size of target (23) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 68
Warning (10230): Verilog HDL assignment warning at qmem_arbiter.v(69): truncated value with size 64 to match size of target (32) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_arbiter.v Line: 69
Info (12128): Elaborating entity "mor1kx_wrapper" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v Line: 343
Info (12128): Elaborating entity "mor1kx" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_wrapper.v Line: 139
Warning (10034): Output port "avm_d_address_o" at mor1kx.v(137) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 137
Warning (10034): Output port "avm_d_byteenable_o" at mor1kx.v(138) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 138
Warning (10034): Output port "avm_d_burstcount_o" at mor1kx.v(141) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 141
Warning (10034): Output port "avm_d_writedata_o" at mor1kx.v(143) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 143
Warning (10034): Output port "avm_i_address_o" at mor1kx.v(147) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 147
Warning (10034): Output port "avm_i_byteenable_o" at mor1kx.v(148) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 148
Warning (10034): Output port "avm_i_burstcount_o" at mor1kx.v(151) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 151
Warning (10034): Output port "avm_d_read_o" at mor1kx.v(139) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 139
Warning (10034): Output port "avm_d_write_o" at mor1kx.v(142) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 142
Warning (10034): Output port "avm_i_read_o" at mor1kx.v(149) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 149
Info (12128): Elaborating entity "mor1kx_bus_if_wb32" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.ibus_bridge" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 272
Info (10648): Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_wb32.v Line: 57
Info (12128): Elaborating entity "mor1kx_bus_if_wb32" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_bus_if_wb32:bus_gen.dbus_bridge" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 331
Info (10648): Verilog HDL Display System Task info at mor1kx_bus_if_wb32.v(57): ...|mor1kx_bus_if_wb32: Wishbone bus IF is B3_REGISTERED_FEEDBACK File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_bus_if_wb32.v Line: 57
Info (12128): Elaborating entity "mor1kx_cpu" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx.v Line: 577
Info (12128): Elaborating entity "mor1kx_cpu_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu.v Line: 320
Info (12128): Elaborating entity "mor1kx_fetch_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 465
Warning (10858): Verilog HDL warning at mor1kx_fetch_cappuccino.v(137): object immu_phys_addr used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 137
Warning (10858): Verilog HDL warning at mor1kx_fetch_cappuccino.v(148): object tlb_reload_addr used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at mor1kx_fetch_cappuccino.v(149): object "tlb_reload_data" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 149
Warning (10030): Net "immu_phys_addr" at mor1kx_fetch_cappuccino.v(137) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 137
Warning (10030): Net "tlb_reload_addr" at mor1kx_fetch_cappuccino.v(148) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 148
Warning (10034): Output port "spr_bus_dat_immu_o" at mor1kx_fetch_cappuccino.v(48) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 48
Warning (10034): Output port "spr_bus_ack_immu_o" at mor1kx_fetch_cappuccino.v(49) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 49
Info (12128): Elaborating entity "mor1kx_icache" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_fetch_cappuccino.v Line: 548
Warning (10036): Verilog HDL or VHDL warning at mor1kx_icache.v(99): object "idle" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 99
Warning (10858): Verilog HDL warning at mor1kx_icache.v(117): object tag_lru_out used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at mor1kx_icache.v(122): object "tag_lru_in" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 122
Warning (10858): Verilog HDL warning at mor1kx_icache.v(149): object lru used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at mor1kx_icache.v(156): object "access" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 156
Warning (10858): Verilog HDL warning at mor1kx_icache.v(161): object next_lru_history used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 161
Info (10264): Verilog HDL Case Statement information at mor1kx_icache.v(337): all case item expressions in this case statement are onehot File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 337
Warning (10034): Output port "spr_bus_dat_o" at mor1kx_icache.v(53) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 53
Info (12128): Elaborating entity "mor1kx_simple_dpram_sclk" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 432
Info (12128): Elaborating entity "mor1kx_simple_dpram_sclk" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_icache.v Line: 484
Info (12128): Elaborating entity "mor1kx_decode" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 552
Warning (10230): Verilog HDL assignment warning at mor1kx_decode.v(296): truncated value with size 32 to match size of target (5) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_decode.v Line: 296
Info (12128): Elaborating entity "mor1kx_decode_execute_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 743
Info (12128): Elaborating entity "mor1kx_branch_prediction" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 770
Info (12128): Elaborating entity "mor1kx_execute_alu" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 897
Warning (10858): Verilog HDL warning at mor1kx_execute_alu.v(176): object cmov_result used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v Line: 176
Warning (10036): Verilog HDL or VHDL warning at mor1kx_execute_alu.v(178): object "decode_a" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at mor1kx_execute_alu.v(179): object "decode_b" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v Line: 179
Warning (10036): Verilog HDL or VHDL warning at mor1kx_execute_alu.v(621): object "op_srl" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v Line: 621
Warning (10230): Verilog HDL assignment warning at mor1kx_execute_alu.v(387): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v Line: 387
Warning (10230): Verilog HDL assignment warning at mor1kx_execute_alu.v(640): truncated value with size 64 to match size of target (32) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v Line: 640
Warning (10030): Net "cmov_result" at mor1kx_execute_alu.v(176) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_execute_alu.v Line: 176
Info (12128): Elaborating entity "mor1kx_lsu_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1002
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(144): object "dc_err" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 144
Warning (10858): Verilog HDL warning at mor1kx_lsu_cappuccino.v(146): object dc_ldat used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(148): object "dc_adr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(150): object "dc_req" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(151): object "dc_we" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(152): object "dc_bsel" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(155): object "dc_refill_allowed" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(161): object "dc_enabled" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 161
Warning (10858): Verilog HDL warning at mor1kx_lsu_cappuccino.v(168): object dmmu_phys_addr used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(170): object "except_dtlb_miss_r" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(172): object "except_dpagefault_r" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(173): object "dmmu_cache_inhibit" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 173
Warning (10858): Verilog HDL warning at mor1kx_lsu_cappuccino.v(177): object tlb_reload_addr used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 177
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(180): object "tlb_reload_data" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 180
Warning (10858): Verilog HDL warning at mor1kx_lsu_cappuccino.v(193): object store_buffer_atomic used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(202): object "atomic_addr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at mor1kx_lsu_cappuccino.v(204): object "swa_success" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 204
Warning (10230): Verilog HDL assignment warning at mor1kx_lsu_cappuccino.v(210): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 210
Warning (10030): Net "dc_ldat" at mor1kx_lsu_cappuccino.v(146) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 146
Warning (10030): Net "dmmu_phys_addr" at mor1kx_lsu_cappuccino.v(168) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 168
Warning (10030): Net "tlb_reload_addr" at mor1kx_lsu_cappuccino.v(177) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 177
Warning (10030): Net "store_buffer_atomic" at mor1kx_lsu_cappuccino.v(193) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 193
Warning (10034): Output port "spr_bus_dat_dc_o" at mor1kx_lsu_cappuccino.v(91) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 91
Warning (10034): Output port "spr_bus_dat_dmmu_o" at mor1kx_lsu_cappuccino.v(93) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 93
Warning (10034): Output port "spr_bus_ack_dc_o" at mor1kx_lsu_cappuccino.v(92) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 92
Warning (10034): Output port "spr_bus_ack_dmmu_o" at mor1kx_lsu_cappuccino.v(94) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_lsu_cappuccino.v Line: 94
Info (12128): Elaborating entity "mor1kx_wb_mux_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1032
Info (12128): Elaborating entity "mor1kx_rf_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1102
Info (12128): Elaborating entity "mor1kx_simple_dpram_sclk" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_rf_cappuccino.v Line: 318
Info (12128): Elaborating entity "mor1kx_execute_ctrl_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1289
Info (12128): Elaborating entity "mor1kx_ctrl_cappuccino" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cpu_cappuccino.v Line: 1474
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(236): object "spr_picmr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 236
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(237): object "spr_picsr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 237
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(240): object "spr_ttmr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 240
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(241): object "spr_ttcr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 241
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(292): object "spr_dmr1" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 292
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(293): object "spr_dmr2" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 293
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(294): object "spr_dsr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 294
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(295): object "spr_drr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 295
Warning (10858): Verilog HDL warning at mor1kx_ctrl_cappuccino.v(301): object pstep used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 301
Warning (10858): Verilog HDL warning at mor1kx_ctrl_cappuccino.v(304): object stepped_into_exception used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 304
Warning (10858): Verilog HDL warning at mor1kx_ctrl_cappuccino.v(305): object stepped_into_rfe used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 305
Warning (10858): Verilog HDL warning at mor1kx_ctrl_cappuccino.v(308): object stall_on_trap used but never assigned File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at mor1kx_ctrl_cappuccino.v(313): object "spr_read" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 313
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(355): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 355
Warning (10935): Verilog HDL Casex/Casez warning at mor1kx_ctrl_cappuccino.v(421): casex/casez item expression overlaps with a previous casex/casez item expression File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 421
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(713): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 713
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(718): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 718
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(722): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 722
Warning (10230): Verilog HDL assignment warning at mor1kx_ctrl_cappuccino.v(995): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 995
Warning (10030): Net "pstep[2..0]" at mor1kx_ctrl_cappuccino.v(301) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 301
Warning (10030): Net "stepped_into_exception" at mor1kx_ctrl_cappuccino.v(304) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 304
Warning (10030): Net "stepped_into_rfe" at mor1kx_ctrl_cappuccino.v(305) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 305
Warning (10030): Net "stall_on_trap" at mor1kx_ctrl_cappuccino.v(308) has no driver or initial value, using a default initial value '0' File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 308
Info (12128): Elaborating entity "mor1kx_cfgrs" for hierarchy "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|mor1kx_cfgrs:mor1kx_cfgrs" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_ctrl_cappuccino.v Line: 890
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(98): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 98
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(147): truncated value with size 32 to match size of target (3) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 147
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(150): truncated value with size 32 to match size of target (2) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 150
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(167): truncated value with size 32 to match size of target (3) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 167
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(170): truncated value with size 32 to match size of target (2) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 170
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(191): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 191
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(195): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 195
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(220): truncated value with size 32 to match size of target (1) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 220
Warning (10230): Verilog HDL assignment warning at mor1kx_cfgrs.v(224): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 224
Warning (10034): Output port "spr_dmmucfgr[14..12]" at mor1kx_cfgrs.v(69) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 69
Warning (10034): Output port "spr_immucfgr[14..12]" at mor1kx_cfgrs.v(70) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/mor1kx/mor1kx_cfgrs.v Line: 70
Info (12128): Elaborating entity "ctrl_boot" for hierarchy "ctrl_top:ctrl_top|ctrl_boot:ctrl_rom" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v Line: 352
Info (12128): Elaborating entity "ctrl_regs" for hierarchy "ctrl_top:ctrl_top|ctrl_regs:ctrl_regs" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_top.v Line: 391
Warning (10036): Verilog HDL or VHDL warning at ctrl_regs.v(136): object "sys_stat_en" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at ctrl_regs.v(219): object "rx_en" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at ctrl_regs.v(221): object "uart_stat_en" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v Line: 221
Warning (10230): Verilog HDL assignment warning at ctrl_regs.v(235): truncated value with size 32 to match size of target (5) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v Line: 235
Warning (10230): Verilog HDL assignment warning at ctrl_regs.v(242): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v Line: 242
Warning (10230): Verilog HDL assignment warning at ctrl_regs.v(252): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/ctrl_regs.v Line: 252
Info (12128): Elaborating entity "qmem_bridge" for hierarchy "qmem_bridge:qmem_bridge" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 425
Warning (10036): Verilog HDL or VHDL warning at qmem_bridge.v(46): object "cs_posedge" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/ctrl/qmem_bridge.v Line: 46
Info (12128): Elaborating entity "amiga_clk" for hierarchy "amiga_clk:amiga_clk" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 444
Info (12128): Elaborating entity "amiga_clk_altera" for hierarchy "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk.v Line: 33
Info (12128): Elaborating entity "altpll" for hierarchy "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v Line: 115
Info (12130): Elaborated megafunction instantiation "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v Line: 115
Info (12133): Instantiated megafunction "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component" with the following parameter: File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/clock/amiga_clk_altera.v Line: 115
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "7"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "7"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "7"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "16"
    Info (12134): Parameter "clk2_phase_shift" = "-3554"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=amiga_clk_altera"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/amiga_clk_altera_altpll1.v
    Info (12023): Found entity 1: amiga_clk_altera_altpll1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/amiga_clk_altera_altpll1.v Line: 29
Info (12128): Elaborating entity "amiga_clk_altera_altpll1" for hierarchy "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "TG68K" for hierarchy "TG68K:tg68k" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 492
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(133): object "vmaena" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(134): object "state_ena" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(141): object "autoconfig_data3" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 141
Warning (10036): Verilog HDL or VHDL warning at TG68K.vhd(166): object "NMI_active" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 166
Warning (10492): VHDL Process Statement warning at TG68K.vhd(355): signal "fastramcfg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 355
Warning (10492): VHDL Process Statement warning at TG68K.vhd(356): signal "cpuaddr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 356
Warning (10492): VHDL Process Statement warning at TG68K.vhd(359): signal "fastramcfg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 359
Warning (10492): VHDL Process Statement warning at TG68K.vhd(375): signal "fastramcfg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 375
Warning (10492): VHDL Process Statement warning at TG68K.vhd(376): signal "cpuaddr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 376
Warning (10492): VHDL Process Statement warning at TG68K.vhd(393): signal "eth_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 393
Warning (10492): VHDL Process Statement warning at TG68K.vhd(394): signal "cpuaddr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 394
Warning (10034): Output port "sel_eth" at TG68K.vhd(58) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 58
Info (12128): Elaborating entity "TG68KdotC_Kernel" for hierarchy "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K.vhd Line: 271
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object "illegal_write_mode" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 228
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object "illegal_read_mode" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 229
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object "illegal_byteaddr" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 230
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object "byte" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 250
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(285): object "exec_d" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 285
Warning (10492): VHDL Process Statement warning at TG68KdotC_Kernel.vhd(585): signal "data_write_tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 585
Warning (10492): VHDL Process Statement warning at TG68KdotC_Kernel.vhd(3081): signal "last_data_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 3081
Info (12128): Elaborating entity "TG68K_ALU" for hierarchy "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68KdotC_Kernel.vhd Line: 294
Warning (10492): VHDL Process Statement warning at TG68K_ALU.vhd(330): signal "exe_opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_ALU.vhd Line: 330
Warning (10492): VHDL Process Statement warning at TG68K_ALU.vhd(496): signal "bf_loff_dir" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/tg68k/TG68K_ALU.vhd Line: 496
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_ctrl:sdram" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 544
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(261): object "cpuAddr_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 261
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(262): object "cpustate_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 262
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(263): object "cpuL_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 263
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(264): object "cpuU_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 264
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(265): object "cpu_dma_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 265
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.v(266): object "cpuWR_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 266
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(249): truncated value with size 32 to match size of target (2) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 249
Info (12128): Elaborating entity "cpu_cache" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/sdram_ctrl.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(66): object "cpu_state_r" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(67): object "cpu_adr_r" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(68): object "cpu_bs_r" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(69): object "cpu_dat_w_r" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(70): object "sdr_dat_r_r" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(73): object "cpu_rw" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 73
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(95): object "tag_dat_r_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(99): object "tag_hit" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(109): object "mem_dat_r_0_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(110): object "mem_dat_r_1_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(164): object "cpu_wb" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at cpu_cache.v(181): object "ack" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 181
Warning (10034): Output port "sdr_dat_w" at cpu_cache.v(29) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 29
Warning (10034): Output port "sdr_cpu_act" at cpu_cache.v(31) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 31
Info (12128): Elaborating entity "tpram_128x32" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 344
Info (12128): Elaborating entity "altsyncram" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v Line: 88
Info (12130): Elaborated megafunction instantiation "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v Line: 88
Info (12133): Instantiated megafunction "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component" with the following parameter: File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_128x32.v Line: 88
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sav1.tdf
    Info (12023): Found entity 1: altsyncram_sav1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_sav1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sav1" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_sav1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tpram_be_512x16" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/cpu_cache.v Line: 369
Info (12128): Elaborating entity "altsyncram" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v Line: 91
Info (12130): Elaborated megafunction instantiation "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v Line: 91
Info (12133): Instantiated megafunction "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component" with the following parameter: File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/sdram/tpram_be_512x16.v Line: 91
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac12.tdf
    Info (12023): Found entity 1: altsyncram_ac12 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_ac12.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac12" for hierarchy "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_ac12:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "minimig" for hierarchy "minimig:minimig" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 638
Warning (10230): Verilog HDL assignment warning at minimig.v(434): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 434
Warning (10230): Verilog HDL assignment warning at minimig.v(459): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 459
Info (12128): Elaborating entity "agnus" for hierarchy "minimig:minimig|agnus:AGNUS1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 548
Info (12128): Elaborating entity "agnus_refresh" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_refresh:ref1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 314
Info (12128): Elaborating entity "agnus_diskdma" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_diskdma:dsk1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 332
Info (12128): Elaborating entity "agnus_audiodma" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 349
Info (12128): Elaborating entity "agnus_bitplanedma" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 372
Info (12128): Elaborating entity "agnus_spritedma" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 394
Info (12128): Elaborating entity "agnus_copper" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_copper:cp1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 416
Info (12128): Elaborating entity "agnus_blitter" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 449
Info (12128): Elaborating entity "agnus_blitter_barrelshifter" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v Line: 348
Info (12128): Elaborating entity "agnus_blitter_minterm" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_minterm:bltmt1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v Line: 449
Info (12128): Elaborating entity "agnus_blitter_fill" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_fill:bltfl1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v Line: 461
Info (12128): Elaborating entity "agnus_blitter_adrgen" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter.v Line: 593
Info (12128): Elaborating entity "agnus_beamcounter" for hierarchy "minimig:minimig|agnus:AGNUS1|agnus_beamcounter:bc1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus.v Line: 481
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(141): object "lpendis" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(144): object "cscben" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 144
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(148): object "displaydual" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(149): object "displaypal" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(150): object "varcsyen" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(151): object "blanken" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(152): object "csynctrue" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(153): object "vsynctrue" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(154): object "hsynctrue" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at agnus_beamcounter.v(416): object "vbl_reg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 416
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(202): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 202
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(203): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 203
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(204): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 204
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(205): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 205
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(206): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 206
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(208): truncated value with size 32 to match size of target (11) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 208
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(209): truncated value with size 32 to match size of target (11) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 209
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(210): truncated value with size 32 to match size of target (11) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 210
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(244): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 244
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(245): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 245
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(246): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 246
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(247): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 247
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(248): truncated value with size 32 to match size of target (9) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 248
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(250): truncated value with size 32 to match size of target (11) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 250
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(251): truncated value with size 32 to match size of target (11) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 251
Warning (10230): Verilog HDL assignment warning at agnus_beamcounter.v(252): truncated value with size 32 to match size of target (11) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_beamcounter.v Line: 252
Info (12128): Elaborating entity "paula" for hierarchy "minimig:minimig|paula:PAULA1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 613
Info (12128): Elaborating entity "paula_uart" for hierarchy "minimig:minimig|paula:PAULA1|paula_uart:pu1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v Line: 224
Info (12128): Elaborating entity "paula_intcontroller" for hierarchy "minimig:minimig|paula:PAULA1|paula_intcontroller:pi1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v Line: 247
Info (12128): Elaborating entity "paula_floppy" for hierarchy "minimig:minimig|paula:PAULA1|paula_floppy:pf1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v Line: 301
Info (12128): Elaborating entity "paula_floppy_fifo" for hierarchy "minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_floppy.v Line: 692
Info (12128): Elaborating entity "paula_audio" for hierarchy "minimig:minimig|paula:PAULA1|paula_audio:ad1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula.v Line: 322
Info (12128): Elaborating entity "paula_audio_channel" for hierarchy "minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_channel:ach0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at paula_audio_channel.v(39): object "volcntrld" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v Line: 39
Warning (10230): Verilog HDL assignment warning at paula_audio_channel.v(151): truncated value with size 32 to match size of target (16) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_channel.v Line: 151
Info (12128): Elaborating entity "paula_audio_mixer" for hierarchy "minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v Line: 271
Info (12128): Elaborating entity "paula_audio_volume" for hierarchy "minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_mixer:mix|paula_audio_volume:sv0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_mixer.v Line: 34
Info (12128): Elaborating entity "paula_audio_sigmadelta" for hierarchy "minimig:minimig|paula:PAULA1|paula_audio:ad1|paula_audio_sigmadelta:dac" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio.v Line: 283
Warning (10230): Verilog HDL assignment warning at paula_audio_sigmadelta.v(63): truncated value with size 32 to match size of target (4) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v Line: 63
Warning (10230): Verilog HDL assignment warning at paula_audio_sigmadelta.v(81): truncated value with size 20 to match size of target (19) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v Line: 81
Warning (10230): Verilog HDL assignment warning at paula_audio_sigmadelta.v(82): truncated value with size 20 to match size of target (19) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v Line: 82
Warning (10230): Verilog HDL assignment warning at paula_audio_sigmadelta.v(84): truncated value with size 20 to match size of target (19) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v Line: 84
Warning (10230): Verilog HDL assignment warning at paula_audio_sigmadelta.v(85): truncated value with size 20 to match size of target (19) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v Line: 85
Warning (10230): Verilog HDL assignment warning at paula_audio_sigmadelta.v(134): truncated value with size 32 to match size of target (17) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v Line: 134
Warning (10230): Verilog HDL assignment warning at paula_audio_sigmadelta.v(135): truncated value with size 32 to match size of target (17) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/paula_audio_sigmadelta.v Line: 135
Info (12128): Elaborating entity "userio" for hierarchy "minimig:minimig|userio:USERIO1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 675
Warning (10230): Verilog HDL assignment warning at userio.v(324): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 324
Warning (10230): Verilog HDL assignment warning at userio.v(326): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 326
Warning (10230): Verilog HDL assignment warning at userio.v(337): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 337
Warning (10230): Verilog HDL assignment warning at userio.v(339): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 339
Warning (10230): Verilog HDL assignment warning at userio.v(351): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 351
Warning (10230): Verilog HDL assignment warning at userio.v(353): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 353
Warning (10230): Verilog HDL assignment warning at userio.v(364): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 364
Warning (10230): Verilog HDL assignment warning at userio.v(366): truncated value with size 32 to match size of target (8) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 366
Info (12128): Elaborating entity "userio_ps2mouse" for hierarchy "minimig:minimig|userio:USERIO1|userio_ps2mouse:pm1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 428
Info (12128): Elaborating entity "userio_osd" for hierarchy "minimig:minimig|userio:USERIO1|userio_osd:osd1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio.v Line: 523
Warning (10036): Verilog HDL or VHDL warning at userio_osd.v(129): object "hframe_varbeam" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v Line: 129
Warning (10036): Verilog HDL or VHDL warning at userio_osd.v(207): object "spi_invalidate" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v Line: 207
Warning (10036): Verilog HDL or VHDL warning at userio_osd.v(313): object "spi_clock_ctrl_sel" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v Line: 313
Warning (10036): Verilog HDL or VHDL warning at userio_osd.v(470): object "mem_toggle_d" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v Line: 470
Warning (10034): Output port "cd32pad" at userio_osd.v(34) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v Line: 34
Info (12128): Elaborating entity "userio_osd_spi" for hierarchy "minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v Line: 225
Info (12128): Elaborating entity "sync_fifo" for hierarchy "minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/userio_osd.v Line: 507
Warning (10230): Verilog HDL assignment warning at sync_fifo.v(99): truncated value with size 32 to match size of target (3) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/fifo/sync_fifo.v Line: 99
Warning (10230): Verilog HDL assignment warning at sync_fifo.v(102): truncated value with size 32 to match size of target (3) File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/fifo/sync_fifo.v Line: 102
Info (12128): Elaborating entity "denise" for hierarchy "minimig:minimig|denise:DENISE1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 712
Warning (10036): Verilog HDL or VHDL warning at denise.v(123): object "color" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at denise.v(124): object "gaud" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 124
Warning (10036): Verilog HDL or VHDL warning at denise.v(125): object "uhres" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 125
Warning (10036): Verilog HDL or VHDL warning at denise.v(127): object "bypass" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at denise.v(128): object "lpen" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 128
Warning (10036): Verilog HDL or VHDL warning at denise.v(129): object "lace" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 129
Warning (10036): Verilog HDL or VHDL warning at denise.v(130): object "ersy" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at denise.v(189): object "brdntran" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 189
Warning (10036): Verilog HDL or VHDL warning at denise.v(190): object "zdclken" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at denise.v(192): object "extblken" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 192
Info (12128): Elaborating entity "denise_bitplanes" for hierarchy "minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 314
Info (12128): Elaborating entity "denise_bitplane_shifter" for hierarchy "minimig:minimig|denise:DENISE1|denise_bitplanes:bplm0|denise_bitplane_shifter:bplshft1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_bitplanes.v Line: 249
Info (12128): Elaborating entity "denise_playfields" for hierarchy "minimig:minimig|denise:DENISE1|denise_playfields:plfm0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 335
Info (12128): Elaborating entity "denise_sprites" for hierarchy "minimig:minimig|denise:DENISE1|denise_sprites:sprm0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 360
Info (12128): Elaborating entity "denise_sprites_shifter" for hierarchy "minimig:minimig|denise:DENISE1|denise_sprites:sprm0|denise_sprites_shifter:sps0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_sprites.v Line: 133
Info (12128): Elaborating entity "denise_spritepriority" for hierarchy "minimig:minimig|denise:DENISE1|denise_spritepriority:spm0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 369
Info (12128): Elaborating entity "denise_colortable" for hierarchy "minimig:minimig|denise:DENISE1|denise_colortable:clut0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 389
Info (12128): Elaborating entity "denise_colortable_ram_mf" for hierarchy "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable.v Line: 48
Info (12128): Elaborating entity "altsyncram" for hierarchy "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v Line: 94
Info (12130): Elaborated megafunction instantiation "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v Line: 94
Info (12133): Instantiated megafunction "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component" with the following parameter: File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise_colortable_ram_mf.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h612.tdf
    Info (12023): Found entity 1: altsyncram_h612 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h612" for hierarchy "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "denise_hamgenerator" for hierarchy "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 407
Info (12128): Elaborating entity "denise_collision" for hierarchy "minimig:minimig|denise:DENISE1|denise_collision:col0" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/denise.v Line: 422
Info (12128): Elaborating entity "amber" for hierarchy "minimig:minimig|amber:AMBER1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 739
Info (12128): Elaborating entity "ciaa" for hierarchy "minimig:minimig|ciaa:CIAA1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 777
Info (12128): Elaborating entity "ciaa_ps2keyboard" for hierarchy "minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v Line: 203
Info (12128): Elaborating entity "ps2keyboardmap" for hierarchy "minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard.v Line: 299
Warning (10034): Output port "joy_emu" at ciaa_ps2keyboard_map.v(27) has no driver File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa_ps2keyboard_map.v Line: 27
Info (12128): Elaborating entity "cia_int" for hierarchy "minimig:minimig|ciaa:CIAA1|cia_int:cnt" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v Line: 356
Info (12128): Elaborating entity "cia_timera" for hierarchy "minimig:minimig|ciaa:CIAA1|cia_timera:tmra" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v Line: 376
Info (12128): Elaborating entity "cia_timerb" for hierarchy "minimig:minimig|ciaa:CIAA1|cia_timerb:tmrb" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v Line: 395
Info (12128): Elaborating entity "cia_timerd" for hierarchy "minimig:minimig|ciaa:CIAA1|cia_timerd:tmrd" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/ciaa.v Line: 414
Info (12128): Elaborating entity "ciab" for hierarchy "minimig:minimig|ciab:CIAB1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 798
Info (12128): Elaborating entity "minimig_m68k_bridge" for hierarchy "minimig:minimig|minimig_m68k_bridge:CPU1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 844
Warning (10036): Verilog HDL or VHDL warning at minimig_m68k_bridge.v(114): object "doe" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_m68k_bridge.v Line: 114
Warning (10036): Verilog HDL or VHDL warning at minimig_m68k_bridge.v(146): object "turbo_cpu" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_m68k_bridge.v Line: 146
Info (12128): Elaborating entity "minimig_bankmapper" for hierarchy "minimig:minimig|minimig_bankmapper:BMAP1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 863
Info (12128): Elaborating entity "minimig_sram_bridge" for hierarchy "minimig:minimig|minimig_sram_bridge:RAM1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 885
Warning (10036): Verilog HDL or VHDL warning at minimig_sram_bridge.v(71): object "doe" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig_sram_bridge.v Line: 71
Info (12128): Elaborating entity "cart" for hierarchy "minimig:minimig|cart:CART1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 910
Info (12128): Elaborating entity "gary" for hierarchy "minimig:minimig|gary:GARY1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 953
Info (12128): Elaborating entity "gayle" for hierarchy "minimig:minimig|gayle:GAYLE1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 983
Warning (10036): Verilog HDL or VHDL warning at gayle.v(158): object "status_dbg" assigned a value but never read File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v Line: 158
Info (12128): Elaborating entity "gayle_fifo" for hierarchy "minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v Line: 361
Info (12128): Elaborating entity "minimig_syscontrol" for hierarchy "minimig:minimig|minimig_syscontrol:CONTROL1" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/minimig.v Line: 994
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[12]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 411
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[13]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 442
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[14]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 473
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[15]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 504
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[28]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 907
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[29]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 938
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[30]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 969
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_hamgenerator:ham0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[31]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 1000
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[12]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 411
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[13]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 442
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[14]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 473
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[15]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 504
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[28]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 907
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[29]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 938
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[30]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 969
        Warning (14320): Synthesized away node "minimig:minimig|denise:DENISE1|denise_colortable:clut0|denise_colortable_ram_mf:clut|altsyncram:altsyncram_component|altsyncram_h612:auto_generated|q_b[31]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_h612.tdf Line: 1000
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_sav1:auto_generated|q_b[15]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_sav1.tdf Line: 472
Warning (276020): Inferred RAM node "minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 14 instances of uninferred RAM logic
    Info (276007): RAM logic "minimig:minimig|gayle:GAYLE1|tfr" is uninferred due to asynchronous read logic File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/gayle.v Line: 204
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltpth" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v Line: 46
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltptl" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v Line: 48
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_adrgen:address_generator_1|bltmod" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_adrgen.v Line: 53
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_B|Ram0" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_barrelshifter.v Line: 21
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_blitter:bl1|agnus_blitter_barrelshifter:barrel_shifter_A|Ram0" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_blitter_barrelshifter.v Line: 21
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpth" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v Line: 111
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprposh" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v Line: 114
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|dmastate_mem" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_spritedma.v Line: 130
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplpth" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_bitplanedma.v Line: 81
    Info (276007): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_bitplanedma:bpd1|bplptl" is uninferred due to asynchronous read logic File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_bitplanedma.v Line: 82
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlch" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v Line: 61
    Info (276004): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audlcl" is uninferred due to inappropriate RAM size File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v Line: 62
    Info (276007): RAM logic "minimig:minimig|agnus:AGNUS1|agnus_audiodma:aud1|audpt" is uninferred due to asynchronous read logic File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/minimig/agnus_audiodma.v Line: 64
Info (19000): Inferred 18 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|cart:CART1|custom_mirror_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Cyclone5_MIST_AGA.rom0_ps2keyboardmap_8d0ca61e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|amber:AMBER1|sd_lbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 30
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 30
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|amber:AMBER1|vi_lbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 27
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 27
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|userio:USERIO1|userio_osd:osd1|osdbuf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|fifo_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprptl_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 15
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 15
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprpos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|sprctl_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Cyclone5_MIST_AGA.ram0_TG68KdotC_Kernel_abed7b79.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Cyclone5_MIST_AGA.ram0_TG68KdotC_Kernel_abed7b79.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Cyclone5_MIST_AGA.rom0_ctrl_boot_9b9c052.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|cart:CART1|altsyncram:custom_mirror_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6n1.tdf
    Info (12023): Found entity 1: altsyncram_o6n1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_o6n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Cyclone5_MIST_AGA.rom0_ctrl_boot_9b9c052.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ce1.tdf
    Info (12023): Found entity 1: altsyncram_0ce1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_0ce1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvp1.tdf
    Info (12023): Found entity 1: altsyncram_qvp1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_qvp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g6n1.tdf
    Info (12023): Found entity 1: altsyncram_g6n1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_g6n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qbn1.tdf
    Info (12023): Found entity 1: altsyncram_qbn1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_qbn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1"
Info (12133): Instantiated megafunction "TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Cyclone5_MIST_AGA.ram0_TG68KdotC_Kernel_abed7b79.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tiq1.tdf
    Info (12023): Found entity 1: altsyncram_tiq1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_tiq1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|gayle:GAYLE1|gayle_fifo:SECBUF1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m9q1.tdf
    Info (12023): Found entity 1: altsyncram_m9q1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_m9q1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|paula:PAULA1|paula_floppy:pf1|paula_floppy_fifo:db1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9q1.tdf
    Info (12023): Found entity 1: altsyncram_a9q1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_a9q1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|ciaa:CIAA1|ciaa_ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Cyclone5_MIST_AGA.rom0_ps2keyboardmap_8d0ca61e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4mf1.tdf
    Info (12023): Found entity 1: altsyncram_4mf1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_4mf1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|userio:USERIO1|userio_osd:osd1|altsyncram:osdbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9n1.tdf
    Info (12023): Found entity 1: altsyncram_g9n1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_g9n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|userio:USERIO1|userio_osd:osd1|sync_fifo:wr_fifo|altsyncram:fifo_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9vj1.tdf
    Info (12023): Found entity 1: altsyncram_9vj1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_9vj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|amber:AMBER1|altsyncram:sd_lbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "30"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "30"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i8q1.tdf
    Info (12023): Found entity 1: altsyncram_i8q1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_i8q1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|amber:AMBER1|altsyncram:vi_lbuf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "27"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "27"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2cn1.tdf
    Info (12023): Found entity 1: altsyncram_2cn1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_2cn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprptl_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "15"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hvj1.tdf
    Info (12023): Found entity 1: altsyncram_hvj1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_hvj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprpos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf
    Info (12023): Found entity 1: altsyncram_lsj1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_lsj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0"
Info (12133): Instantiated megafunction "minimig:minimig|agnus:AGNUS1|agnus_spritedma:spr1|altsyncram:sprctl_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bvj1.tdf
    Info (12023): Found entity 1: altsyncram_bvj1 File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/db/altsyncram_bvj1.tdf Line: 27
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 50
    Warning (13410): Pin "LED" is stuck at VCC File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (17049): 170 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/out/Cyclone5_MIST_AGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BTN[1]" File: F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/rtl/soc/Cyclone5_MIST_AGA_top.v Line: 22
Info (21057): Implemented 20749 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 20155 logic cells
    Info (21064): Implemented 504 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 268 warnings
    Info: Peak virtual memory: 930 megabytes
    Info: Processing ended: Thu Dec 12 11:09:30 2019
    Info: Elapsed time: 00:06:02
    Info: Total CPU time (on all processors): 00:06:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/out/Cyclone5_MIST_AGA.map.smsg.


