Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: control_i2c.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control_i2c.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control_i2c"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : control_i2c
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_Prueba_mpu/mpu_6050/control_i2c.vhd" in Library work.
Entity <control_i2c> compiled.
Entity <control_i2c> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <control_i2c> in library <work> (architecture <behavioral>) with generics.
	LOW_DISABLE = "00000000"
	PWR_MGMT_1 = "11010110"
	acelr = "11111100"
	clk_espacio = 120000
	escribir = "11010000"
	giros = "11100010"
	leer = "11010001"
	num_bit = 8
	t_cont = 30
	t_scl = 61


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <control_i2c> in library <work> (Architecture <behavioral>).
	LOW_DISABLE = "00000000"
	PWR_MGMT_1 = "11010110"
	acelr = "11111100"
	clk_espacio = 120000
	escribir = "11010000"
	giros = "11100010"
	leer = "11010001"
	num_bit = 8
	t_cont = 30
	t_scl = 61
Entity <control_i2c> analyzed. Unit <control_i2c> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_i2c>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_Prueba_mpu/mpu_6050/control_i2c.vhd".
WARNING:Xst:646 - Signal <cargador_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cargador_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <secuencia>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | secuencia$not0000         (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 72                                             |
    | Inputs             | 9                                              |
    | Outputs            | 29                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x2-bit ROM for signal <indice$rom0000>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 8-bit register for signal <datos_1>.
    Found 8-bit register for signal <datos_2>.
    Found 8-bit register for signal <cargador_2>.
    Found 8-bit register for signal <cargador_3>.
    Found 8-bit register for signal <cargador_regis>.
    Found 1-bit 8-to-1 multiplexer for signal <cargador_regis$mux0002> created at line 124.
    Found 5-bit register for signal <cont>.
    Found 5-bit adder for signal <cont$addsub0000> created at line 56.
    Found 17-bit register for signal <cont_1>.
    Found 17-bit adder for signal <cont_1$addsub0000> created at line 337.
    Found 6-bit up counter for signal <conteo>.
    Found 5-bit comparator less for signal <estado$cmp_lt0000> created at line 55.
    Found 3-bit comparator less for signal <estado$cmp_lt0001> created at line 96.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 98.
    Found 1-bit register for signal <Mtridata_sda> created at line 50.
    Found 1-bit register for signal <Mtrien_sda> created at line 50.
    Found 1-bit register for signal <pas_scl>.
    Found 1-bit register for signal <paso>.
    Found 17-bit comparator less for signal <secuencia$cmp_lt0000> created at line 336.
    Found 1-bit register for signal <sig_scl>.
    Found 6-bit comparator less for signal <sig_scl$cmp_lt0000> created at line 354.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  70 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <control_i2c> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 27
 1-bit register                                        : 21
 17-bit register                                       : 1
 3-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 4
 17-bit comparator less                                : 1
 3-bit comparator less                                 : 1
 5-bit comparator less                                 : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:17]> with one-hot encoding.
--------------------------------------
 State           | Encoding
--------------------------------------
 idle            | 00000000000000001
 start           | 00000000000000010
 ingreso_com     | 00000000000000100
 ack             | 00000000000001000
 ingreso_regis   | 00000000000100000
 ack_2           | 00000000001000000
 ingreso_regis_2 | 00000000010000000
 ack_sub         | 00000001000000000
 start_2         | 00000000100000000
 ingreso_com_2   | 00000010000000000
 ack_3           | 00000100000000000
 info            | 00001000000000000
 ack_4           | 00010000000000000
 info_2          | 00100000000000000
 nack            | 01000000000000000
 stop            | 00000000000010000
 envio           | 10000000000000000
--------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <secuencia/FSM> on signal <secuencia[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 11
 10    | 01
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch cargador_regis_6 hinder the constant cleaning in the block control_i2c.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cargador_regis_7 hinder the constant cleaning in the block control_i2c.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <cargador_regis_0> has a constant value of 0 in block <control_i2c>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <control_i2c>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_indice_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <control_i2c> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 8x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 4
 17-bit comparator less                                : 1
 3-bit comparator less                                 : 1
 5-bit comparator less                                 : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch cargador_regis_6 hinder the constant cleaning in the block control_i2c.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cargador_regis_7 hinder the constant cleaning in the block control_i2c.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <cargador_regis_0> has a constant value of 0 in block <control_i2c>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cargador_regis_2> in Unit <control_i2c> is equivalent to the following FF/Latch, which will be removed : <cargador_regis_4> 
INFO:Xst:2261 - The FF/Latch <cargador_regis_6> in Unit <control_i2c> is equivalent to the following FF/Latch, which will be removed : <cargador_regis_7> 

Optimizing unit <control_i2c> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control_i2c, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : control_i2c.ngr
Top Level Output File Name         : control_i2c
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 239
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 19
#      LUT2                        : 17
#      LUT2_L                      : 2
#      LUT3                        : 28
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 97
#      LUT4_D                      : 5
#      LUT4_L                      : 11
#      MUXCY                       : 23
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 92
#      FD                          : 40
#      FDE                         : 41
#      FDRE                        : 6
#      FDS                         : 4
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      103  out of    704    14%  
 Number of Slice Flip Flops:             92  out of   1408     6%  
 Number of 4 input LUTs:                190  out of   1408    13%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    108    18%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 92    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.403ns (Maximum Frequency: 156.180MHz)
   Minimum input arrival time before clock: 4.434ns
   Maximum output required time after clock: 6.949ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.403ns (frequency: 156.180MHz)
  Total number of paths / destination ports: 1648 / 134
-------------------------------------------------------------------------
Delay:               6.403ns (Levels of Logic = 5)
  Source:            cont_1 (FF)
  Destination:       Mtridata_sda (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_1 to Mtridata_sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.495   0.540  cont_1 (cont_1)
     LUT4_D:I3->O         12   0.561   0.840  estado_cmp_lt00001 (estado_cmp_lt0000)
     LUT4:I2->O            2   0.561   0.380  Mtridata_sda_or001037 (Mtridata_sda_or001037)
     MUXF5:S->O            1   0.652   0.380  Mtridata_sda_or0010179_SW1 (N411)
     LUT4_D:I2->O          1   0.561   0.359  Mtridata_sda_or0010231 (Mtridata_sda_or0010231)
     LUT4:I3->O            1   0.561   0.357  Mtridata_sda_not00011 (Mtridata_sda_not0001)
     FDSE:CE                   0.156          Mtridata_sda
    ----------------------------------------
    Total                      6.403ns (3.547ns logic, 2.856ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 30
-------------------------------------------------------------------------
Offset:              4.434ns (Levels of Logic = 4)
  Source:            activ (PAD)
  Destination:       cont_2 (FF)
  Destination Clock: clk rising

  Data Path: activ to cont_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.824   0.604  activ_IBUF (activ_IBUF)
     LUT2:I1->O            3   0.562   0.517  estado_FSM_FFd16-In_SW0 (cont_mux0002<0>28)
     LUT4:I1->O            4   0.562   0.607  cont_mux0002<3>_SW2 (N49)
     LUT4:I0->O            1   0.561   0.000  cont_mux0002<2> (cont_mux0002<2>)
     FD:D                      0.197          cont_2
    ----------------------------------------
    Total                      4.434ns (2.706ns logic, 1.728ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 20 / 18
-------------------------------------------------------------------------
Offset:              6.949ns (Levels of Logic = 2)
  Source:            sig_scl (FF)
  Destination:       scl (PAD)
  Source Clock:      clk rising

  Data Path: sig_scl to scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             32   0.495   1.139  sig_scl (sig_scl)
     LUT2:I1->O            1   0.562   0.357  scl1 (scl_OBUF)
     OBUF:I->O                 4.396          scl_OBUF (scl)
    ----------------------------------------
    Total                      6.949ns (5.453ns logic, 1.496ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.64 secs
 
--> 

Total memory usage is 4529428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

