## Verilog
```
module hello;
    initial begin
        $display("hello world"); $finish;
    end
endmodule
```

## Resources
- [zipcpu verilog crash course](https://zipcpu.com/blog/2017/06/21/looking-at-verilator.html)
- [verilator](https://www.veripool.org/wiki/verilator)
- [verilog cheatsheet](https://marceluda.github.io/rp_dummy/EEOF2018/Verilog_Cheat_Sheet.pdf)
- [see signal waves nicely](http://gtkwave.sourceforge.net/)
- [verilog in one day](http://www.asic-world.com/verilog/)
- [Quick Start Guide to Verilog](https://www.springer.com/gp/book/9783030105518)
