#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar  8 17:02:10 2024
# Process ID: 13944
# Current directory: C:/Users/15049/Desktop/work/la32r_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8180 C:\Users\15049\Desktop\work\la32r_cpu\la32r_cpu.xpr
# Log file: C:/Users/15049/Desktop/work/la32r_cpu/vivado.log
# Journal file: C:/Users/15049/Desktop/work/la32r_cpu\vivado.jou
# Running On: LAPTOP-ASACNP1M, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 1470.891 ; gain = 377.730
update_compile_order -fileset sources_1
reset_run data_mem_synth_1
launch_runs data_mem_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_mem
[Fri Mar  8 17:02:55 2024] Launched data_mem_synth_1...
Run output will be captured here: C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.runs/data_mem_synth_1/runme.log
wait_on_run data_mem_synth_1
[Fri Mar  8 17:02:55 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:03:01 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:03:06 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:03:11 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:03:22 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:03:32 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:03:43 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:03:54 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:04:15 2024] Waiting for data_mem_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Mar  8 17:04:36 2024] Waiting for data_mem_synth_1 to finish...
[Fri Mar  8 17:04:36 2024] Interrupt received

*** Running vivado
    with args -log data_mem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_mem.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source data_mem.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 426.570 ; gain = 164.145
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: data_mem
Command: synth_design -top data_mem -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1269.836 ; gain = 411.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_mem' [c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/synth/data_mem.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_mem.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194002 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/synth/data_mem.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_mem' (0#1) [c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/synth/data_mem.vhd:70]
wait_on_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:01:41 . Memory (MB): peak = 1484.445 ; gain = 7.137
INFO: [Common 17-344] 'wait_on_runs' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top SoC_top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.828 ; gain = 390.055
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'SoC_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'la32r_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_IF_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_IF_stage' (1#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_ID_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (2#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (3#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6157] synthesizing module 'decoder_7' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7' (4#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6157] synthesizing module 'la32r_regfile' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'la32r_regfile' (5#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_ID_stage' (6#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_EX_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_alu' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_alu' (7#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_EX_stage' (8#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_MEM_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_MEM_stage' (9#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_WB_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_WB_stage' (10#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_top' (11#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
WARNING: [Synth 8-689] width (1) of port connection 'inst_sram_wen' does not match port width (4) of module 'la32r_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:53]
WARNING: [Synth 8-689] width (1) of port connection 'data_sram_wen' does not match port width (4) of module 'la32r_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (12#1) [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/inst_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (16) of module 'inst_mem' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:76]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (13#1) [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (16) of module 'data_mem' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'SoC_top' (14#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.750 ; gain = 487.977
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar  8 17:06:38 2024
| Host         : LAPTOP-ASACNP1M running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-6  | 8            | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_pc' was assigned but not read. 
RTL Name 'debug_wb_pc', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wdata' was assigned but not read. 
RTL Name 'debug_wb_rf_wdata', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 46.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wen' was assigned but not read. 
RTL Name 'debug_wb_rf_wen', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wnum' was assigned but not read. 
RTL Name 'debug_wb_rf_wnum', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 45.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rxd' are not read. First unused bit index is 0. 
RTL Name 'rxd', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 27.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'func1_d' are not read. First unread bit index is 1. 
RTL Name 'func1_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 88.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'func2_d' are not read. First unread bit index is 0. 
RTL Name 'func2_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 89.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'opcode_d' are not read. First unread bit index is 1. 
RTL Name 'opcode_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'add_cout' was assigned but not read. 
RTL Name 'add_cout', Hierarchy 'la32r_alu', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv', Line 39.
INFO: [Synth 37-85] Total of 9 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'inst_sram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/data_mem.dcp' for cell 'data_sram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2343.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2468.340 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2468.340 ; gain = 983.895
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top SoC_top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2468.340 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'SoC_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'la32r_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_IF_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_IF_stage' (1#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_ID_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (2#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (3#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6157] synthesizing module 'decoder_7' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7' (4#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6157] synthesizing module 'la32r_regfile' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'la32r_regfile' (5#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_ID_stage' (6#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_EX_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_alu' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_alu' (7#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_EX_stage' (8#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_MEM_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_MEM_stage' (9#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_WB_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_WB_stage' (10#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_top' (11#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
WARNING: [Synth 8-689] width (4) of port connection 'debug_wb_rf_wen' does not match port width (1) of module 'la32r_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:65]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (12#1) [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/inst_mem_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (16) of module 'inst_mem' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:76]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (13#1) [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (16) of module 'data_mem' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'SoC_top' (14#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2468.340 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar  8 17:08:42 2024
| Host         : LAPTOP-ASACNP1M running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-6  | 10           | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'data_sram_addr' are not read. First unread bit index is 0. 
RTL Name 'data_sram_addr', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_pc' was assigned but not read. 
RTL Name 'debug_wb_pc', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wdata' was assigned but not read. 
RTL Name 'debug_wb_rf_wdata', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 46.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wen' was assigned but not read. 
RTL Name 'debug_wb_rf_wen', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wnum' was assigned but not read. 
RTL Name 'debug_wb_rf_wnum', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 45.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'inst_sram_addr' are not read. First unread bit index is 0. 
RTL Name 'inst_sram_addr', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 33.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rxd' are not read. First unused bit index is 0. 
RTL Name 'rxd', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 27.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'func1_d' are not read. First unread bit index is 1. 
RTL Name 'func1_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 88.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'func2_d' are not read. First unread bit index is 0. 
RTL Name 'func2_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 89.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'opcode_d' are not read. First unread bit index is 1. 
RTL Name 'opcode_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'add_cout' was assigned but not read. 
RTL Name 'add_cout', Hierarchy 'la32r_alu', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv', Line 39.
INFO: [Synth 37-85] Total of 11 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'inst_sram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/data_mem.dcp' for cell 'data_sram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2468.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2507.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2507.625 ; gain = 39.285
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top SoC_top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.625 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'SoC_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'la32r_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_IF_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_IF_stage' (1#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_ID_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (2#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (3#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6157] synthesizing module 'decoder_7' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7' (4#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6157] synthesizing module 'la32r_regfile' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'la32r_regfile' (5#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_ID_stage' (6#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_EX_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_alu' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_alu' (7#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_EX_stage' (8#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_MEM_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_MEM_stage' (9#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_WB_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_WB_stage' (10#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_top' (11#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (12#1) [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (13#1) [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SoC_top' (14#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2507.625 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar  8 17:13:01 2024
| Host         : LAPTOP-ASACNP1M running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-6  | 10           | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'data_sram_addr' are not read. First unread bit index is 0. 
RTL Name 'data_sram_addr', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_pc' was assigned but not read. 
RTL Name 'debug_wb_pc', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wdata' was assigned but not read. 
RTL Name 'debug_wb_rf_wdata', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 46.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wen' was assigned but not read. 
RTL Name 'debug_wb_rf_wen', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wnum' was assigned but not read. 
RTL Name 'debug_wb_rf_wnum', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 45.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'inst_sram_addr' are not read. First unread bit index is 0. 
RTL Name 'inst_sram_addr', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 33.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rxd' are not read. First unused bit index is 0. 
RTL Name 'rxd', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 27.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'func1_d' are not read. First unread bit index is 1. 
RTL Name 'func1_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 88.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'func2_d' are not read. First unread bit index is 0. 
RTL Name 'func2_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 89.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'opcode_d' are not read. First unread bit index is 1. 
RTL Name 'opcode_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'add_cout' was assigned but not read. 
RTL Name 'add_cout', Hierarchy 'la32r_alu', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv', Line 39.
INFO: [Synth 37-85] Total of 11 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'inst_sram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/data_mem.dcp' for cell 'data_sram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2507.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2510.180 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.180 ; gain = 2.555
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
synth_design -top SoC_top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top SoC_top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.180 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'SoC_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'la32r_top' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_IF_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_IF_stage' (1#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_IF_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_ID_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'decoder_6' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6' (2#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:35]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (3#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:22]
INFO: [Synth 8-6157] synthesizing module 'decoder_7' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7' (4#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_tools.sv:48]
INFO: [Synth 8-6157] synthesizing module 'la32r_regfile' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'la32r_regfile' (5#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_regfile.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_ID_stage' (6#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_EX_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_alu' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_alu' (7#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'la32r_EX_stage' (8#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_EX_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_MEM_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_MEM_stage' (9#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_MEM_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'la32r_WB_stage' [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_WB_stage' (10#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'la32r_top' (11#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (12#1) [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (13#1) [C:/Users/15049/Desktop/work/la32r_cpu/.Xil/Vivado-13944-LAPTOP-ASACNP1M/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SoC_top' (14#1) [C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.180 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar  8 17:17:40 2024
| Host         : LAPTOP-ASACNP1M running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-6  | 10           | 0        |
| ASSIGN-10 | 1            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'data_sram_addr' are not read. First unread bit index is 0. 
RTL Name 'data_sram_addr', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_pc' was assigned but not read. 
RTL Name 'debug_wb_pc', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wdata' was assigned but not read. 
RTL Name 'debug_wb_rf_wdata', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 46.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wen' was assigned but not read. 
RTL Name 'debug_wb_rf_wen', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'debug_wb_rf_wnum' was assigned but not read. 
RTL Name 'debug_wb_rf_wnum', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 45.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'inst_sram_addr' are not read. First unread bit index is 0. 
RTL Name 'inst_sram_addr', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 33.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'rxd' are not read. First unused bit index is 0. 
RTL Name 'rxd', Hierarchy 'SoC_top', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/SoC_top.sv', Line 27.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'func1_d' are not read. First unread bit index is 1. 
RTL Name 'func1_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 88.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'func2_d' are not read. First unread bit index is 0. 
RTL Name 'func2_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 89.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'opcode_d' are not read. First unread bit index is 1. 
RTL Name 'opcode_d', Hierarchy 'la32r_ID_stage', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_ID_stage.sv', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'add_cout' was assigned but not read. 
RTL Name 'add_cout', Hierarchy 'la32r_alu', File 'C:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.srcs/sources_1/new/la32r_alu.sv', Line 39.
INFO: [Synth 37-85] Total of 11 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/inst_mem_1/inst_mem.dcp' for cell 'inst_sram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/15049/Desktop/work/la32r_cpu/la32r_cpu.gen/sources_1/ip/data_mem/data_mem.dcp' for cell 'data_sram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2510.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/15049/Desktop/work/la32r_cpu/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2561.945 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2561.945 ; gain = 51.766
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 17:17:56 2024...
