{
  "module_name": "sunsab.h",
  "hash_id": "ee0b552f81400ee29ffd421819931bf6320a76b217447ac2e860cad460736660",
  "original_prompt": "Ingested from linux-6.6.14/drivers/tty/serial/sunsab.h",
  "human_readable_source": " \n \n\n#ifndef _SUNSAB_H\n#define _SUNSAB_H\n\nstruct sab82532_async_rd_regs {\n\tu8\trfifo[0x20];\t \n\tu8\tstar;\t\t \n\tu8\t__pad1;\n\tu8\tmode;\t\t \n\tu8\ttimr;\t\t \n\tu8\txon;\t\t \n\tu8\txoff;\t\t \n\tu8\ttcr;\t\t \n\tu8\tdafo;\t\t \n\tu8\trfc;\t\t \n\tu8\t__pad2;\n\tu8\trbcl;\t\t \n\tu8\trbch;\t\t \n\tu8\tccr0;\t\t \n\tu8\tccr1;\t\t \n\tu8\tccr2;\t\t \n\tu8\tccr3;\t\t \n\tu8\t__pad3[4];\n\tu8\tvstr;\t\t \n\tu8\t__pad4[3];\n\tu8\tgis;\t\t \n\tu8\tipc;\t\t \n\tu8\tisr0;\t\t \n\tu8\tisr1;\t\t \n\tu8\tpvr;\t\t \n\tu8\tpis;\t\t \n\tu8\tpcr;\t\t \n\tu8\tccr4;\t\t \n};\n\nstruct sab82532_async_wr_regs {\n\tu8\txfifo[0x20];\t \n\tu8\tcmdr;\t\t \n\tu8\t__pad1;\n\tu8\tmode;\n\tu8\ttimr;\n\tu8\txon;\n\tu8\txoff;\n\tu8\ttcr;\n\tu8\tdafo;\n\tu8\trfc;\n\tu8\t__pad2;\n\tu8\txbcl;\t\t \n\tu8\txbch;\t\t \n\tu8\tccr0;\n\tu8\tccr1;\n\tu8\tccr2;\n\tu8\tccr3;\n\tu8\ttsax;\t\t \n\tu8\ttsar;\t\t \n\tu8\txccr;\t\t \n\tu8\trccr;\t\t \n\tu8\tbgr;\t\t \n\tu8\ttic;\t\t \n\tu8\tmxn;\t\t \n\tu8\tmxf;\t\t \n\tu8\tiva;\t\t \n\tu8\tipc;\n\tu8\timr0;\t\t \n\tu8\timr1;\t\t \n\tu8\tpvr;\n\tu8\tpim;\t\t \n\tu8\tpcr;\n\tu8\tccr4;\n};\n\nstruct sab82532_async_rw_regs {\t \n\tu8\t__pad1[0x20];\n\tu8\t__pad2;\n\tu8\t__pad3;\n\tu8\tmode;\n\tu8\ttimr;\n\tu8\txon;\n\tu8\txoff;\n\tu8\ttcr;\n\tu8\tdafo;\n\tu8\trfc;\n\tu8\t__pad4;\n\tu8\t__pad5;\n\tu8\t__pad6;\n\tu8\tccr0;\n\tu8\tccr1;\n\tu8\tccr2;\n\tu8\tccr3;\n\tu8\t__pad7;\n\tu8\t__pad8;\n\tu8\t__pad9;\n\tu8\t__pad10;\n\tu8\t__pad11;\n\tu8\t__pad12;\n\tu8\t__pad13;\n\tu8\t__pad14;\n\tu8\t__pad15;\n\tu8\tipc;\n\tu8\t__pad16;\n\tu8\t__pad17;\n\tu8\tpvr;\n\tu8\t__pad18;\n\tu8\tpcr;\n\tu8\tccr4;\n};\n\nunion sab82532_async_regs {\n\t__volatile__ struct sab82532_async_rd_regs\tr;\n\t__volatile__ struct sab82532_async_wr_regs\tw;\n\t__volatile__ struct sab82532_async_rw_regs\trw;\n};\n\nunion sab82532_irq_status {\n\tunsigned short\t\t\t stat;\n\tstruct {\n\t\tunsigned char\t\t isr0;\n\t\tunsigned char\t\t isr1;\n\t} sreg;\n};\n\n \n#define SAB82532_ALLS\t\t\t0x00000001\n#define SAB82532_XPR\t\t\t0x00000002\n#define SAB82532_REGS_PENDING\t\t0x00000004\n\n \n#define SAB82532_RSTAT_PE\t\t0x80\n#define SAB82532_RSTAT_FE\t\t0x40\n#define SAB82532_RSTAT_PARITY\t\t0x01\n\n \n#define SAB82532_STAR_XDOV\t\t0x80\n#define SAB82532_STAR_XFW\t\t0x40\n#define SAB82532_STAR_RFNE\t\t0x20\n#define SAB82532_STAR_FCS\t\t0x10\n#define SAB82532_STAR_TEC\t\t0x08\n#define SAB82532_STAR_CEC\t\t0x04\n#define SAB82532_STAR_CTS\t\t0x02\n\n \n#define SAB82532_CMDR_RMC\t\t0x80\n#define SAB82532_CMDR_RRES\t\t0x40\n#define SAB82532_CMDR_RFRD\t\t0x20\n#define SAB82532_CMDR_STI\t\t0x10\n#define SAB82532_CMDR_XF\t\t0x08\n#define SAB82532_CMDR_XRES\t\t0x01\n\n \n#define SAB82532_MODE_FRTS\t\t0x40\n#define SAB82532_MODE_FCTS\t\t0x20\n#define SAB82532_MODE_FLON\t\t0x10\n#define SAB82532_MODE_RAC\t\t0x08\n#define SAB82532_MODE_RTS\t\t0x04\n#define SAB82532_MODE_TRS\t\t0x02\n#define SAB82532_MODE_TLP\t\t0x01\n\n \n#define SAB82532_TIMR_CNT_MASK\t\t0xe0\n#define SAB82532_TIMR_VALUE_MASK\t0x1f\n\n \n#define SAB82532_DAFO_XBRK\t\t0x40\n#define SAB82532_DAFO_STOP\t\t0x20\n#define SAB82532_DAFO_PAR_SPACE\t\t0x00\n#define SAB82532_DAFO_PAR_ODD\t\t0x08\n#define SAB82532_DAFO_PAR_EVEN\t\t0x10\n#define SAB82532_DAFO_PAR_MARK\t\t0x18\n#define SAB82532_DAFO_PARE\t\t0x04\n#define SAB82532_DAFO_CHL8\t\t0x00\n#define SAB82532_DAFO_CHL7\t\t0x01\n#define SAB82532_DAFO_CHL6\t\t0x02\n#define SAB82532_DAFO_CHL5\t\t0x03\n\n \n#define SAB82532_RFC_DPS\t\t0x40\n#define SAB82532_RFC_DXS\t\t0x20\n#define SAB82532_RFC_RFDF\t\t0x10\n#define SAB82532_RFC_RFTH_1\t\t0x00\n#define SAB82532_RFC_RFTH_4\t\t0x04\n#define SAB82532_RFC_RFTH_16\t\t0x08\n#define SAB82532_RFC_RFTH_32\t\t0x0c\n#define SAB82532_RFC_TCDE\t\t0x01\n\n \n#define SAB82532_RBCH_DMA\t\t0x80\n#define SAB82532_RBCH_CAS\t\t0x20\n\n \n#define SAB82532_XBCH_DMA\t\t0x80\n#define SAB82532_XBCH_CAS\t\t0x20\n#define SAB82532_XBCH_XC\t\t0x10\n\n \n#define SAB82532_CCR0_PU\t\t0x80\n#define SAB82532_CCR0_MCE\t\t0x40\n#define SAB82532_CCR0_SC_NRZ\t\t0x00\n#define SAB82532_CCR0_SC_NRZI\t\t0x08\n#define SAB82532_CCR0_SC_FM0\t\t0x10\n#define SAB82532_CCR0_SC_FM1\t\t0x14\n#define SAB82532_CCR0_SC_MANCH\t\t0x18\n#define SAB82532_CCR0_SM_HDLC\t\t0x00\n#define SAB82532_CCR0_SM_SDLC_LOOP\t0x01\n#define SAB82532_CCR0_SM_BISYNC\t\t0x02\n#define SAB82532_CCR0_SM_ASYNC\t\t0x03\n\n \n#define SAB82532_CCR1_ODS\t\t0x10\n#define SAB82532_CCR1_BCR\t\t0x08\n#define SAB82532_CCR1_CM_MASK\t\t0x07\n\n \n#define SAB82532_CCR2_SOC1\t\t0x80\n#define SAB82532_CCR2_SOC0\t\t0x40\n#define SAB82532_CCR2_BR9\t\t0x80\n#define SAB82532_CCR2_BR8\t\t0x40\n#define SAB82532_CCR2_BDF\t\t0x20\n#define SAB82532_CCR2_SSEL\t\t0x10\n#define SAB82532_CCR2_XCS0\t\t0x20\n#define SAB82532_CCR2_RCS0\t\t0x10\n#define SAB82532_CCR2_TOE\t\t0x08\n#define SAB82532_CCR2_RWX\t\t0x04\n#define SAB82532_CCR2_DIV\t\t0x01\n\n \n#define SAB82532_CCR3_PSD\t\t0x01\n\n \n#define SAB82532_TSAX_TSNX_MASK\t\t0xfc\n#define SAB82532_TSAX_XCS2\t\t0x02\t \n#define SAB82532_TSAX_XCS1\t\t0x01\n\n \n#define SAB82532_TSAR_TSNR_MASK\t\t0xfc\n#define SAB82532_TSAR_RCS2\t\t0x02\t \n#define SAB82532_TSAR_RCS1\t\t0x01\n\n \n#define SAB82532_VSTR_CD\t\t0x80\n#define SAB82532_VSTR_DPLA\t\t0x40\n#define SAB82532_VSTR_VN_MASK\t\t0x0f\n#define SAB82532_VSTR_VN_1\t\t0x00\n#define SAB82532_VSTR_VN_2\t\t0x01\n#define SAB82532_VSTR_VN_3_2\t\t0x02\n\n \n#define SAB82532_GIS_PI\t\t\t0x80\n#define SAB82532_GIS_ISA1\t\t0x08\n#define SAB82532_GIS_ISA0\t\t0x04\n#define SAB82532_GIS_ISB1\t\t0x02\n#define SAB82532_GIS_ISB0\t\t0x01\n\n \n#define SAB82532_IVA_MASK\t\t0xf1\n\n \n#define SAB82532_IPC_VIS\t\t0x80\n#define SAB82532_IPC_SLA1\t\t0x10\n#define SAB82532_IPC_SLA0\t\t0x08\n#define SAB82532_IPC_CASM\t\t0x04\n#define SAB82532_IPC_IC_OPEN_DRAIN\t0x00\n#define SAB82532_IPC_IC_ACT_LOW\t\t0x01\n#define SAB82532_IPC_IC_ACT_HIGH\t0x03\n\n \n#define SAB82532_ISR0_TCD\t\t0x80\n#define SAB82532_ISR0_TIME\t\t0x40\n#define SAB82532_ISR0_PERR\t\t0x20\n#define SAB82532_ISR0_FERR\t\t0x10\n#define SAB82532_ISR0_PLLA\t\t0x08\n#define SAB82532_ISR0_CDSC\t\t0x04\n#define SAB82532_ISR0_RFO\t\t0x02\n#define SAB82532_ISR0_RPF\t\t0x01\n\n \n#define SAB82532_ISR1_BRK\t\t0x80\n#define SAB82532_ISR1_BRKT\t\t0x40\n#define SAB82532_ISR1_ALLS\t\t0x20\n#define SAB82532_ISR1_XOFF\t\t0x10\n#define SAB82532_ISR1_TIN\t\t0x08\n#define SAB82532_ISR1_CSC\t\t0x04\n#define SAB82532_ISR1_XON\t\t0x02\n#define SAB82532_ISR1_XPR\t\t0x01\n\n \n#define SAB82532_IMR0_TCD\t\t0x80\n#define SAB82532_IMR0_TIME\t\t0x40\n#define SAB82532_IMR0_PERR\t\t0x20\n#define SAB82532_IMR0_FERR\t\t0x10\n#define SAB82532_IMR0_PLLA\t\t0x08\n#define SAB82532_IMR0_CDSC\t\t0x04\n#define SAB82532_IMR0_RFO\t\t0x02\n#define SAB82532_IMR0_RPF\t\t0x01\n\n \n#define SAB82532_IMR1_BRK\t\t0x80\n#define SAB82532_IMR1_BRKT\t\t0x40\n#define SAB82532_IMR1_ALLS\t\t0x20\n#define SAB82532_IMR1_XOFF\t\t0x10\n#define SAB82532_IMR1_TIN\t\t0x08\n#define SAB82532_IMR1_CSC\t\t0x04\n#define SAB82532_IMR1_XON\t\t0x02\n#define SAB82532_IMR1_XPR\t\t0x01\n\n \n#define SAB82532_PIS_SYNC_B\t\t0x08\n#define SAB82532_PIS_DTR_B\t\t0x04\n#define SAB82532_PIS_DTR_A\t\t0x02\n#define SAB82532_PIS_SYNC_A\t\t0x01\n\n \n#define SAB82532_CCR4_MCK4\t\t0x80\n#define SAB82532_CCR4_EBRG\t\t0x40\n#define SAB82532_CCR4_TST1\t\t0x20\n#define SAB82532_CCR4_ICD\t\t0x10\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}