#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan 25 22:21:47 2022
# Process ID: 6944
# Current directory: C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.runs/synth_1
# Command line: vivado.exe -log sistema.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema.tcl
# Log file: C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.runs/synth_1/sistema.vds
# Journal file: C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sistema.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 849.902 ; gain = 198.727
Command: synth_design -top sistema -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1516
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/sistema.vhd:42]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_read' of component 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/sistema.vhd:82]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/debouncer.vhd:45]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter button_noise_time bound to: 6500000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/debouncer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/debouncer.vhd:45]
	Parameter X bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'tester_automatico' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/tester_automatico.vhd:34' bound to instance 'tester' of component 'tester_automatico' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/sistema.vhd:83]
INFO: [Synth 8-638] synthesizing module 'tester_automatico' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/tester_automatico.vhd:43]
	Parameter X bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gestore_read' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/gestore_read.vhd:34' bound to instance 'gest_read1' of component 'gestore_read' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/tester_automatico.vhd:70]
INFO: [Synth 8-638] synthesizing module 'gestore_read' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/gestore_read.vhd:41]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gestore_read' (2#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/gestore_read.vhd:41]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/delay.vhd:34' bound to instance 'delay1' of component 'delay' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/tester_automatico.vhd:72]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/delay.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/delay.vhd:40]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/ROM.vhd:34' bound to instance 'rom1' of component 'rom' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/tester_automatico.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/ROM.vhd:40]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tester_automatico' (5#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/tester_automatico.vhd:43]
INFO: [Synth 8-3491] module 'macchina_da_testare' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/macchina_da_testare.vhd:34' bound to instance 'macchina' of component 'macchina_da_testare' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/sistema.vhd:85]
INFO: [Synth 8-638] synthesizing module 'macchina_da_testare' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/macchina_da_testare.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'macchina_da_testare' (6#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/macchina_da_testare.vhd:39]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_reset' of component 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/sistema.vhd:87]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'memoria' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/memoria.vhd:34' bound to instance 'mem1' of component 'memoria' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/sistema.vhd:88]
INFO: [Synth 8-638] synthesizing module 'memoria' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/memoria.vhd:42]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memoria' (7#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/memoria.vhd:42]
	Parameter N bound to: 100000000 - type: integer 
	Parameter X bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gestore_led' declared at 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/gestore_led.vhd:34' bound to instance 'gestore_led1' of component 'gestore_led' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/sistema.vhd:90]
INFO: [Synth 8-638] synthesizing module 'gestore_led' [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/gestore_led.vhd:42]
	Parameter N bound to: 100000000 - type: integer 
	Parameter X bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gestore_led' (8#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/gestore_led.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sistema' (9#1) [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sources_1/new/sistema.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1373.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stato_reg' in module 'gestore_led'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      q0 |                               00 |                               00
                 q_ready |                               01 |                               01
                q_ready2 |                               10 |                               10
                q_finish |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_reg' using encoding 'sequential' in module 'gestore_led'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    49|
|3     |LUT1   |     2|
|4     |LUT2   |    75|
|5     |LUT3   |    55|
|6     |LUT4   |    25|
|7     |LUT5   |    59|
|8     |LUT6   |    39|
|9     |FDRE   |   197|
|10    |IBUF   |     3|
|11    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1373.641 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1373.641 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1373.641 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1373.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 1373.641 ; gain = 523.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.runs/synth_1/sistema.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_utilization_synth.rpt -pb sistema_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 25 22:23:24 2022...
