{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 00:14:40 2019 " "Info: Processing started: Fri Jun 28 00:14:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_NIOS_count_binary -c DE2_70_NIOS_count_binary " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_NIOS_count_binary -c DE2_70_NIOS_count_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70_NIOS_count_binary EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"DE2_70_NIOS_count_binary\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll Cyclone II PLL " "Warning: Implemented PLL \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 -65.0 degrees -67.5 degrees " "Warning: Can't achieve requested value -65.0 degrees for clock output nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 of parameter phase shift -- achieved value of -67.5 degrees" {  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 2 1 -68 -1875 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -68 degrees (-1875 ps) for nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 4 11 0 0 " "Info: Implementing clock multiplication of 4, clock division of 11, and phase shift of 0 degrees (0 ps) for nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 536 " "Warning: No exact pin location assignment(s) for 6 pins of 536 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oFLASH_A\[22\] " "Info: Pin oFLASH_A\[22\] not assigned to an exact location on the device" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[22] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oFLASH_A\[23\] " "Info: Pin oFLASH_A\[23\] not assigned to an exact location on the device" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[23] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oFLASH_A\[24\] " "Info: Pin oFLASH_A\[24\] not assigned to an exact location on the device" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[24] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oFLASH_A\[25\] " "Info: Pin oFLASH_A\[25\] not assigned to an exact location on the device" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[25] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSRAM_A\[19\] " "Info: Pin oSRAM_A\[19\] not assigned to an exact location on the device" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[19] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSRAM_A\[20\] " "Info: Pin oSRAM_A\[20\] not assigned to an exact location on the device" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[20] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { iCLK_50 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 3 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Info: Automatically promoted node nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Info: Automatically promoted node nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_4) " "Info: Automatically promoted node nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii:nios_ii0\|nios_ii_reset_pll_c0_system_domain_synch_module:nios_ii_reset_pll_c0_system_domain_synch\|data_out  " "Info: Automatically promoted node nios_ii:nios_ii0\|nios_ii_reset_pll_c0_system_domain_synch_module:nios_ii_reset_pll_c0_system_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1285 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1285" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file~1285 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[7\]~1286 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[7\]~1286" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[7]~1286 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1287 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1287" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file~1287 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1288 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1288" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file~1288 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1289 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1289" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file~1289 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1290 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1290" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file~1290 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1291 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1291" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file~1291 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1292 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1292" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file~1292 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1293 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file~1293" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file~1293 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[9\]~1294 " "Info: Destination node nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[9\]~1294" {  } { { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[9]~1294 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 8200 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ii:nios_ii0\|nios_ii_reset_pll_c0_system_domain_synch_module:nios_ii_reset_pll_c0_system_domain_synch\|data_out" } } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|nios_ii_reset_pll_c0_system_domain_synch_module:nios_ii_reset_pll_c0_system_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii:nios_ii0\|nios_ii_reset_clk_50_domain_synch_module:nios_ii_reset_clk_50_domain_synch\|data_out  " "Info: Automatically promoted node nios_ii:nios_ii0\|nios_ii_reset_clk_50_domain_synch_module:nios_ii_reset_clk_50_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 8245 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ii:nios_ii0\|nios_ii_reset_clk_50_domain_synch_module:nios_ii_reset_clk_50_domain_synch\|data_out" } } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|nios_ii_reset_clk_50_domain_synch_module:nios_ii_reset_clk_50_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[2\]~616 " "Info: Destination node sld_hub:sld_hub_inst\|hub_mode_reg\[2\]~616" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 298 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|hub_mode_reg[2]~616 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[2\]~617 " "Info: Destination node sld_hub:sld_hub_inst\|hub_mode_reg\[2\]~617" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 298 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|hub_mode_reg[2]~617 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[2\]~0 " "Info: Destination node sld_hub:sld_hub_inst\|hub_mode_reg\[2\]~0" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 298 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|hub_mode_reg[2]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~366 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~366" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 987 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~366 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 987 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/sld_hub.vhd" 987 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii:nios_ii0\|pll:the_pll\|not_areset  " "Info: Automatically promoted node nios_ii:nios_ii0\|pll:the_pll\|not_areset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "pll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/pll.v" 64 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ii:nios_ii0\|pll:the_pll\|not_areset" } } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|pll:the_pll|not_areset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii:nios_ii0\|reset_n_sources~3  " "Info: Automatically promoted node nios_ii:nios_ii0\|reset_n_sources~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 8628 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|reset_n_sources~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "138 I/O " "Extra Info: Packed 138 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "100 " "Extra Info: Created 100 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Info: Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 76 9 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 76 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 71 12 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 71 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 66 6 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 66 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 64 10 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 64 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 68 17 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 54 27 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 54 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 68 6 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 69 3 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 69 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll clk\[1\] oDRAM0_CLK " "Warning: PLL \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oDRAM0_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "altpllpll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/altpllpll.v" 96 0 0 } } { "pll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/pll.v" 144 0 0 } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 9389 0 0 } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 223 0 0 } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 58 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll clk\[1\] oDRAM1_CLK " "Warning: PLL \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oDRAM1_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "altpllpll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/altpllpll.v" 96 0 0 } } { "pll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/pll.v" 144 0 0 } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 9389 0 0 } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 223 0 0 } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 59 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll clk\[2\] oAUD_XCK " "Warning: PLL \"nios_ii:nios_ii0\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"oAUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/program files/qu/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "altpllpll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/altpllpll.v" 96 0 0 } } { "pll.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/pll.v" 144 0 0 } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 9389 0 0 } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 223 0 0 } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 147 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Info: Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.470 ns register register " "Info: Estimated most critical path is register to register delay of 5.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ii:nios_ii0\|cpu:the_cpu\|d_read 1 REG LAB_X24_Y18 77 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y18; Fanout = 77; REG Node = 'nios_ii:nios_ii0\|cpu:the_cpu\|d_read'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ii:nios_ii0|cpu:the_cpu|d_read } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/cpu.v" 3944 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.438 ns) 1.110 ns nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~115 2 COMB LAB_X23_Y20 2 " "Info: 2: + IC(0.672 ns) + CELL(0.438 ns) = 1.110 ns; Loc. = LAB_X23_Y20; Fanout = 2; COMB Node = 'nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~115'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_read nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~115 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 2875 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 1.674 ns nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~119 3 COMB LAB_X23_Y20 4 " "Info: 3: + IC(0.127 ns) + CELL(0.437 ns) = 1.674 ns; Loc. = LAB_X23_Y20; Fanout = 4; COMB Node = 'nios_ii:nios_ii0\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|cpu_data_master_requests_onchip_mem_s1~119'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~115 nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 2875 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 2.211 ns nios_ii:nios_ii0\|SEG7_s1_arbitrator:the_SEG7_s1\|cpu_data_master_requests_SEG7_s1 4 COMB LAB_X23_Y20 7 " "Info: 4: + IC(0.127 ns) + CELL(0.410 ns) = 2.211 ns; Loc. = LAB_X23_Y20; Fanout = 7; COMB Node = 'nios_ii:nios_ii0\|SEG7_s1_arbitrator:the_SEG7_s1\|cpu_data_master_requests_SEG7_s1'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.776 ns nios_ii:nios_ii0\|SEG7_s1_arbitrator:the_SEG7_s1\|cpu_data_master_granted_SEG7_s1~23 5 COMB LAB_X23_Y20 8 " "Info: 5: + IC(0.127 ns) + CELL(0.438 ns) = 2.776 ns; Loc. = LAB_X23_Y20; Fanout = 8; COMB Node = 'nios_ii:nios_ii0\|SEG7_s1_arbitrator:the_SEG7_s1\|cpu_data_master_granted_SEG7_s1~23'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 } "NODE_NAME" } } { "nios_ii.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/nios_ii.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.150 ns) 3.807 ns nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[55\]~1299 6 COMB LAB_X19_Y20 2 " "Info: 6: + IC(0.881 ns) + CELL(0.150 ns) = 3.807 ns; Loc. = LAB_X19_Y20; Fanout = 2; COMB Node = 'nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[55\]~1299'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 } "NODE_NAME" } } { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 4.563 ns nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[60\]~1301 7 COMB LAB_X18_Y20 8 " "Info: 7: + IC(0.606 ns) + CELL(0.150 ns) = 4.563 ns; Loc. = LAB_X18_Y20; Fanout = 8; COMB Node = 'nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[60\]~1301'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 } "NODE_NAME" } } { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 5.470 ns nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[56\] 8 REG LAB_X18_Y20 2 " "Info: 8: + IC(0.247 ns) + CELL(0.660 ns) = 5.470 ns; Loc. = LAB_X18_Y20; Fanout = 2; REG Node = 'nios_ii:nios_ii0\|SEG7:the_SEG7\|SEG7_IF:the_SEG7_IF\|reg_file\[56\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[56] } "NODE_NAME" } } { "ip/TERASIC_SEG7/hdl/SEG7_IF.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/ip/TERASIC_SEG7/hdl/SEG7_IF.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.683 ns ( 49.05 % ) " "Info: Total cell delay = 2.683 ns ( 49.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.787 ns ( 50.95 % ) " "Info: Total interconnect delay = 2.787 ns ( 50.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { nios_ii:nios_ii0|cpu:the_cpu|d_read nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~115 nios_ii:nios_ii0|onchip_mem_s1_arbitrator:the_onchip_mem_s1|cpu_data_master_requests_onchip_mem_s1~119 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_requests_SEG7_s1 nios_ii:nios_ii0|SEG7_s1_arbitrator:the_SEG7_s1|cpu_data_master_granted_SEG7_s1~23 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[55]~1299 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[60]~1301 nios_ii:nios_ii0|SEG7:the_SEG7|SEG7_IF:the_SEG7_IF|reg_file[56] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X24_Y13 X35_Y25 " "Info: Peak interconnect usage is 25% of the available device resources in the region that extends from location X24_Y13 to location X35_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "472 " "Warning: Found 472 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Info: Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Info: Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Info: Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Info: Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Info: Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Info: Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Info: Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_DP 0 " "Info: Pin \"oHEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Info: Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Info: Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Info: Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Info: Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Info: Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Info: Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Info: Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_DP 0 " "Info: Pin \"oHEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Info: Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Info: Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Info: Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Info: Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Info: Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Info: Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Info: Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_DP 0 " "Info: Pin \"oHEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Info: Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Info: Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Info: Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Info: Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Info: Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Info: Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Info: Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_DP 0 " "Info: Pin \"oHEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Info: Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Info: Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Info: Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Info: Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Info: Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Info: Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Info: Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_DP 0 " "Info: Pin \"oHEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Info: Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Info: Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Info: Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Info: Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Info: Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Info: Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Info: Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_DP 0 " "Info: Pin \"oHEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Info: Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Info: Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Info: Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Info: Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Info: Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Info: Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Info: Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_DP 0 " "Info: Pin \"oHEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Info: Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Info: Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Info: Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Info: Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Info: Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Info: Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Info: Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_DP 0 " "Info: Pin \"oHEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Info: Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Info: Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Info: Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Info: Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Info: Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Info: Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Info: Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Info: Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Info: Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Info: Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Info: Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Info: Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Info: Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Info: Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Info: Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Info: Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Info: Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Info: Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Info: Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Info: Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Info: Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Info: Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Info: Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Info: Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Info: Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Info: Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Info: Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_TXD 0 " "Info: Pin \"oUART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_CTS 0 " "Info: Pin \"oUART_CTS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oIRDA_TXD 0 " "Info: Pin \"oIRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[0\] 0 " "Info: Pin \"oDRAM0_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[1\] 0 " "Info: Pin \"oDRAM0_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[2\] 0 " "Info: Pin \"oDRAM0_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[3\] 0 " "Info: Pin \"oDRAM0_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[4\] 0 " "Info: Pin \"oDRAM0_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[5\] 0 " "Info: Pin \"oDRAM0_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[6\] 0 " "Info: Pin \"oDRAM0_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[7\] 0 " "Info: Pin \"oDRAM0_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[8\] 0 " "Info: Pin \"oDRAM0_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[9\] 0 " "Info: Pin \"oDRAM0_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[10\] 0 " "Info: Pin \"oDRAM0_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[11\] 0 " "Info: Pin \"oDRAM0_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[12\] 0 " "Info: Pin \"oDRAM0_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[0\] 0 " "Info: Pin \"oDRAM1_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[1\] 0 " "Info: Pin \"oDRAM1_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[2\] 0 " "Info: Pin \"oDRAM1_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[3\] 0 " "Info: Pin \"oDRAM1_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[4\] 0 " "Info: Pin \"oDRAM1_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[5\] 0 " "Info: Pin \"oDRAM1_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[6\] 0 " "Info: Pin \"oDRAM1_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[7\] 0 " "Info: Pin \"oDRAM1_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[8\] 0 " "Info: Pin \"oDRAM1_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[9\] 0 " "Info: Pin \"oDRAM1_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[10\] 0 " "Info: Pin \"oDRAM1_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[11\] 0 " "Info: Pin \"oDRAM1_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[12\] 0 " "Info: Pin \"oDRAM1_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_LDQM0 0 " "Info: Pin \"oDRAM0_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_LDQM0 0 " "Info: Pin \"oDRAM1_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_UDQM1 0 " "Info: Pin \"oDRAM0_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_UDQM1 0 " "Info: Pin \"oDRAM1_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_WE_N 0 " "Info: Pin \"oDRAM0_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_WE_N 0 " "Info: Pin \"oDRAM1_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CAS_N 0 " "Info: Pin \"oDRAM0_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CAS_N 0 " "Info: Pin \"oDRAM1_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_RAS_N 0 " "Info: Pin \"oDRAM0_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_RAS_N 0 " "Info: Pin \"oDRAM1_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CS_N 0 " "Info: Pin \"oDRAM0_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CS_N 0 " "Info: Pin \"oDRAM1_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[0\] 0 " "Info: Pin \"oDRAM0_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[1\] 0 " "Info: Pin \"oDRAM0_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[0\] 0 " "Info: Pin \"oDRAM1_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[1\] 0 " "Info: Pin \"oDRAM1_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CLK 0 " "Info: Pin \"oDRAM0_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CLK 0 " "Info: Pin \"oDRAM1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CKE 0 " "Info: Pin \"oDRAM0_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CKE 0 " "Info: Pin \"oDRAM1_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[0\] 0 " "Info: Pin \"oFLASH_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[1\] 0 " "Info: Pin \"oFLASH_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[2\] 0 " "Info: Pin \"oFLASH_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[3\] 0 " "Info: Pin \"oFLASH_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[4\] 0 " "Info: Pin \"oFLASH_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[5\] 0 " "Info: Pin \"oFLASH_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[6\] 0 " "Info: Pin \"oFLASH_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[7\] 0 " "Info: Pin \"oFLASH_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[8\] 0 " "Info: Pin \"oFLASH_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[9\] 0 " "Info: Pin \"oFLASH_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[10\] 0 " "Info: Pin \"oFLASH_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[11\] 0 " "Info: Pin \"oFLASH_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[12\] 0 " "Info: Pin \"oFLASH_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[13\] 0 " "Info: Pin \"oFLASH_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[14\] 0 " "Info: Pin \"oFLASH_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[15\] 0 " "Info: Pin \"oFLASH_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[16\] 0 " "Info: Pin \"oFLASH_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[17\] 0 " "Info: Pin \"oFLASH_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[18\] 0 " "Info: Pin \"oFLASH_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[19\] 0 " "Info: Pin \"oFLASH_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[20\] 0 " "Info: Pin \"oFLASH_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[21\] 0 " "Info: Pin \"oFLASH_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[22\] 0 " "Info: Pin \"oFLASH_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[23\] 0 " "Info: Pin \"oFLASH_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[24\] 0 " "Info: Pin \"oFLASH_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[25\] 0 " "Info: Pin \"oFLASH_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WE_N 0 " "Info: Pin \"oFLASH_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_RST_N 0 " "Info: Pin \"oFLASH_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WP_N 0 " "Info: Pin \"oFLASH_WP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_BYTE_N 0 " "Info: Pin \"oFLASH_BYTE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_OE_N 0 " "Info: Pin \"oFLASH_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_CE_N 0 " "Info: Pin \"oFLASH_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[0\] 0 " "Info: Pin \"oSRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[1\] 0 " "Info: Pin \"oSRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[2\] 0 " "Info: Pin \"oSRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[3\] 0 " "Info: Pin \"oSRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[4\] 0 " "Info: Pin \"oSRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[5\] 0 " "Info: Pin \"oSRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[6\] 0 " "Info: Pin \"oSRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[7\] 0 " "Info: Pin \"oSRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[8\] 0 " "Info: Pin \"oSRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[9\] 0 " "Info: Pin \"oSRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[10\] 0 " "Info: Pin \"oSRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[11\] 0 " "Info: Pin \"oSRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[12\] 0 " "Info: Pin \"oSRAM_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[13\] 0 " "Info: Pin \"oSRAM_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[14\] 0 " "Info: Pin \"oSRAM_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[15\] 0 " "Info: Pin \"oSRAM_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[16\] 0 " "Info: Pin \"oSRAM_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[17\] 0 " "Info: Pin \"oSRAM_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[18\] 0 " "Info: Pin \"oSRAM_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[19\] 0 " "Info: Pin \"oSRAM_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[20\] 0 " "Info: Pin \"oSRAM_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSC_N 0 " "Info: Pin \"oSRAM_ADSC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSP_N 0 " "Info: Pin \"oSRAM_ADSP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADV_N 0 " "Info: Pin \"oSRAM_ADV_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[0\] 0 " "Info: Pin \"oSRAM_BE_N\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[1\] 0 " "Info: Pin \"oSRAM_BE_N\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[2\] 0 " "Info: Pin \"oSRAM_BE_N\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[3\] 0 " "Info: Pin \"oSRAM_BE_N\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE1_N 0 " "Info: Pin \"oSRAM_CE1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE2 0 " "Info: Pin \"oSRAM_CE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE3_N 0 " "Info: Pin \"oSRAM_CE3_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CLK 0 " "Info: Pin \"oSRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_GW_N 0 " "Info: Pin \"oSRAM_GW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_OE_N 0 " "Info: Pin \"oSRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_WE_N 0 " "Info: Pin \"oSRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[0\] 0 " "Info: Pin \"oOTG_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[1\] 0 " "Info: Pin \"oOTG_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_CS_N 0 " "Info: Pin \"oOTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_OE_N 0 " "Info: Pin \"oOTG_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_WE_N 0 " "Info: Pin \"oOTG_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_RESET_N 0 " "Info: Pin \"oOTG_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK0_N 0 " "Info: Pin \"oOTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK1_N 0 " "Info: Pin \"oOTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_ON 0 " "Info: Pin \"oLCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_BLON 0 " "Info: Pin \"oLCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RW 0 " "Info: Pin \"oLCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_EN 0 " "Info: Pin \"oLCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RS 0 " "Info: Pin \"oLCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSD_CLK 0 " "Info: Pin \"oSD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Info: Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLOCK 0 " "Info: Pin \"oVGA_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Info: Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Info: Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK_N 0 " "Info: Pin \"oVGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC_N 0 " "Info: Pin \"oVGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Info: Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Info: Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Info: Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Info: Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Info: Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Info: Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Info: Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Info: Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Info: Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Info: Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Info: Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Info: Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Info: Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Info: Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Info: Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Info: Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Info: Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Info: Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Info: Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Info: Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Info: Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Info: Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Info: Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Info: Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Info: Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Info: Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Info: Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Info: Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Info: Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Info: Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CMD 0 " "Info: Pin \"oENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CS_N 0 " "Info: Pin \"oENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOW_N 0 " "Info: Pin \"oENET_IOW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOR_N 0 " "Info: Pin \"oENET_IOR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_RESET_N 0 " "Info: Pin \"oENET_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CLK 0 " "Info: Pin \"oENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_DACDAT 0 " "Info: Pin \"oAUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_XCK 0 " "Info: Pin \"oAUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD1_RESET_N 0 " "Info: Pin \"oTD1_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD2_RESET_N 0 " "Info: Pin \"oTD2_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N0 0 " "Info: Pin \"GPIO_CLKOUT_N0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P0 0 " "Info: Pin \"GPIO_CLKOUT_P0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N1 0 " "Info: Pin \"GPIO_CLKOUT_N1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P1 0 " "Info: Pin \"GPIO_CLKOUT_P1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[0\] 0 " "Info: Pin \"FLASH_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[1\] 0 " "Info: Pin \"FLASH_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[2\] 0 " "Info: Pin \"FLASH_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[3\] 0 " "Info: Pin \"FLASH_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[4\] 0 " "Info: Pin \"FLASH_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[5\] 0 " "Info: Pin \"FLASH_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[6\] 0 " "Info: Pin \"FLASH_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[7\] 0 " "Info: Pin \"FLASH_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[8\] 0 " "Info: Pin \"FLASH_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[9\] 0 " "Info: Pin \"FLASH_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[10\] 0 " "Info: Pin \"FLASH_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[11\] 0 " "Info: Pin \"FLASH_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[12\] 0 " "Info: Pin \"FLASH_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[13\] 0 " "Info: Pin \"FLASH_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[14\] 0 " "Info: Pin \"FLASH_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ15_AM1 0 " "Info: Pin \"FLASH_DQ15_AM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[16\] 0 " "Info: Pin \"SRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[17\] 0 " "Info: Pin \"SRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[18\] 0 " "Info: Pin \"SRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[19\] 0 " "Info: Pin \"SRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[20\] 0 " "Info: Pin \"SRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[21\] 0 " "Info: Pin \"SRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[22\] 0 " "Info: Pin \"SRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[23\] 0 " "Info: Pin \"SRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[24\] 0 " "Info: Pin \"SRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[25\] 0 " "Info: Pin \"SRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[26\] 0 " "Info: Pin \"SRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[27\] 0 " "Info: Pin \"SRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[28\] 0 " "Info: Pin \"SRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[29\] 0 " "Info: Pin \"SRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[30\] 0 " "Info: Pin \"SRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[31\] 0 " "Info: Pin \"SRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[0\] 0 " "Info: Pin \"SRAM_DPA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[1\] 0 " "Info: Pin \"SRAM_DPA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[2\] 0 " "Info: Pin \"SRAM_DPA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[3\] 0 " "Info: Pin \"SRAM_DPA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[0\] 0 " "Info: Pin \"OTG_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[1\] 0 " "Info: Pin \"OTG_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[2\] 0 " "Info: Pin \"OTG_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[3\] 0 " "Info: Pin \"OTG_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[4\] 0 " "Info: Pin \"OTG_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[5\] 0 " "Info: Pin \"OTG_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[6\] 0 " "Info: Pin \"OTG_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[7\] 0 " "Info: Pin \"OTG_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[8\] 0 " "Info: Pin \"OTG_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[9\] 0 " "Info: Pin \"OTG_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[10\] 0 " "Info: Pin \"OTG_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[11\] 0 " "Info: Pin \"OTG_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[12\] 0 " "Info: Pin \"OTG_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[13\] 0 " "Info: Pin \"OTG_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[14\] 0 " "Info: Pin \"OTG_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[15\] 0 " "Info: Pin \"OTG_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBDAT 0 " "Info: Pin \"PS2_KBDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBCLK 0 " "Info: Pin \"PS2_KBCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSDAT 0 " "Info: Pin \"PS2_MSDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSCLK 0 " "Info: Pin \"PS2_MSCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[0\] 0 " "Info: Pin \"ENET_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[1\] 0 " "Info: Pin \"ENET_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[2\] 0 " "Info: Pin \"ENET_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[3\] 0 " "Info: Pin \"ENET_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[4\] 0 " "Info: Pin \"ENET_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[5\] 0 " "Info: Pin \"ENET_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[6\] 0 " "Info: Pin \"ENET_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[7\] 0 " "Info: Pin \"ENET_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[8\] 0 " "Info: Pin \"ENET_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[9\] 0 " "Info: Pin \"ENET_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[10\] 0 " "Info: Pin \"ENET_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[11\] 0 " "Info: Pin \"ENET_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[12\] 0 " "Info: Pin \"ENET_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[13\] 0 " "Info: Pin \"ENET_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[14\] 0 " "Info: Pin \"ENET_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[15\] 0 " "Info: Pin \"ENET_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[16\] 0 " "Info: Pin \"DRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[17\] 0 " "Info: Pin \"DRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[18\] 0 " "Info: Pin \"DRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[19\] 0 " "Info: Pin \"DRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[20\] 0 " "Info: Pin \"DRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[21\] 0 " "Info: Pin \"DRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[22\] 0 " "Info: Pin \"DRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[23\] 0 " "Info: Pin \"DRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[24\] 0 " "Info: Pin \"DRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[25\] 0 " "Info: Pin \"DRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[26\] 0 " "Info: Pin \"DRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[27\] 0 " "Info: Pin \"DRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[28\] 0 " "Info: Pin \"DRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[29\] 0 " "Info: Pin \"DRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[30\] 0 " "Info: Pin \"DRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[31\] 0 " "Info: Pin \"DRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[0\] 0 " "Info: Pin \"LCD_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[1\] 0 " "Info: Pin \"LCD_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[2\] 0 " "Info: Pin \"LCD_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[3\] 0 " "Info: Pin \"LCD_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[4\] 0 " "Info: Pin \"LCD_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[5\] 0 " "Info: Pin \"LCD_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[6\] 0 " "Info: Pin \"LCD_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[7\] 0 " "Info: Pin \"LCD_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "161 " "Warning: Following 161 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[0\] a permanently disabled " "Info: Pin FLASH_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[1\] a permanently disabled " "Info: Pin FLASH_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[2\] a permanently disabled " "Info: Pin FLASH_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[3\] a permanently disabled " "Info: Pin FLASH_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[4\] a permanently disabled " "Info: Pin FLASH_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[5\] a permanently disabled " "Info: Pin FLASH_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[6\] a permanently disabled " "Info: Pin FLASH_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[7\] a permanently disabled " "Info: Pin FLASH_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[8\] a permanently disabled " "Info: Pin FLASH_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[9\] a permanently disabled " "Info: Pin FLASH_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[10\] a permanently disabled " "Info: Pin FLASH_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[11\] a permanently disabled " "Info: Pin FLASH_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[12\] a permanently disabled " "Info: Pin FLASH_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[13\] a permanently disabled " "Info: Pin FLASH_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[14\] a permanently disabled " "Info: Pin FLASH_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ15_AM1 a permanently disabled " "Info: Pin FLASH_DQ15_AM1 has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ15_AM1 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 64 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[16\] a permanently disabled " "Info: Pin SRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[17\] a permanently disabled " "Info: Pin SRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[18\] a permanently disabled " "Info: Pin SRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[19\] a permanently disabled " "Info: Pin SRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[19] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[20\] a permanently disabled " "Info: Pin SRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[20] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[21\] a permanently disabled " "Info: Pin SRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[21] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[22\] a permanently disabled " "Info: Pin SRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[22] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[23\] a permanently disabled " "Info: Pin SRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[23] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[24\] a permanently disabled " "Info: Pin SRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[24] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[25\] a permanently disabled " "Info: Pin SRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[25] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[26\] a permanently disabled " "Info: Pin SRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[26] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[27\] a permanently disabled " "Info: Pin SRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[27] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[28\] a permanently disabled " "Info: Pin SRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[28] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[29\] a permanently disabled " "Info: Pin SRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[29] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[30\] a permanently disabled " "Info: Pin SRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[30] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[31\] a permanently disabled " "Info: Pin SRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[31] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[0\] a permanently disabled " "Info: Pin SRAM_DPA\[0\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DPA[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 75 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[1\] a permanently disabled " "Info: Pin SRAM_DPA\[1\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DPA[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 75 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[2\] a permanently disabled " "Info: Pin SRAM_DPA\[2\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DPA[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 75 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[3\] a permanently disabled " "Info: Pin SRAM_DPA\[3\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DPA[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 75 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[0\] a permanently disabled " "Info: Pin OTG_D\[0\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[1\] a permanently disabled " "Info: Pin OTG_D\[1\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[2\] a permanently disabled " "Info: Pin OTG_D\[2\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[3\] a permanently disabled " "Info: Pin OTG_D\[3\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[4\] a permanently disabled " "Info: Pin OTG_D\[4\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[5\] a permanently disabled " "Info: Pin OTG_D\[5\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[6\] a permanently disabled " "Info: Pin OTG_D\[6\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[7\] a permanently disabled " "Info: Pin OTG_D\[7\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[8\] a permanently disabled " "Info: Pin OTG_D\[8\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[9\] a permanently disabled " "Info: Pin OTG_D\[9\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[10\] a permanently disabled " "Info: Pin OTG_D\[10\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[11\] a permanently disabled " "Info: Pin OTG_D\[11\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[12\] a permanently disabled " "Info: Pin OTG_D\[12\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[13\] a permanently disabled " "Info: Pin OTG_D\[13\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[14\] a permanently disabled " "Info: Pin OTG_D\[14\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[15\] a permanently disabled " "Info: Pin OTG_D\[15\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info: Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 95 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info: Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 96 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 111 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 112 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 113 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 116 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Info: Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 119 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Info: Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 120 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Info: Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 121 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Info: Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 122 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[0\] a permanently disabled " "Info: Pin ENET_D\[0\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[1\] a permanently disabled " "Info: Pin ENET_D\[1\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[2\] a permanently disabled " "Info: Pin ENET_D\[2\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[3\] a permanently disabled " "Info: Pin ENET_D\[3\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[4\] a permanently disabled " "Info: Pin ENET_D\[4\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[5\] a permanently disabled " "Info: Pin ENET_D\[5\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[6\] a permanently disabled " "Info: Pin ENET_D\[6\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[7\] a permanently disabled " "Info: Pin ENET_D\[7\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[8\] a permanently disabled " "Info: Pin ENET_D\[8\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[9\] a permanently disabled " "Info: Pin ENET_D\[9\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[10\] a permanently disabled " "Info: Pin ENET_D\[10\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[11\] a permanently disabled " "Info: Pin ENET_D\[11\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[12\] a permanently disabled " "Info: Pin ENET_D\[12\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[13\] a permanently disabled " "Info: Pin ENET_D\[13\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[14\] a permanently disabled " "Info: Pin ENET_D\[14\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[15\] a permanently disabled " "Info: Pin ENET_D\[15\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 142 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 144 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 146 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "293 " "Warning: Following 293 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oUART_TXD GND " "Info: Pin oUART_TXD has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oUART_TXD } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUART_TXD" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 33 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oUART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oUART_CTS GND " "Info: Pin oUART_CTS has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oUART_CTS } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUART_CTS" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 35 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oUART_CTS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oIRDA_TXD GND " "Info: Pin oIRDA_TXD has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oIRDA_TXD } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oIRDA_TXD" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 38 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oIRDA_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM0_CKE VCC " "Info: Pin oDRAM0_CKE has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oDRAM0_CKE } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oDRAM0_CKE" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 60 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM1_CKE VCC " "Info: Pin oDRAM1_CKE has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oDRAM1_CKE } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oDRAM1_CKE" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 61 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM1_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[0\] GND " "Info: Pin oFLASH_A\[0\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[1\] GND " "Info: Pin oFLASH_A\[1\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[2\] GND " "Info: Pin oFLASH_A\[2\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[3\] GND " "Info: Pin oFLASH_A\[3\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[4\] GND " "Info: Pin oFLASH_A\[4\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[5\] GND " "Info: Pin oFLASH_A\[5\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[6\] GND " "Info: Pin oFLASH_A\[6\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[7\] GND " "Info: Pin oFLASH_A\[7\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[8\] GND " "Info: Pin oFLASH_A\[8\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[9\] GND " "Info: Pin oFLASH_A\[9\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[10\] GND " "Info: Pin oFLASH_A\[10\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[11\] GND " "Info: Pin oFLASH_A\[11\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[12\] GND " "Info: Pin oFLASH_A\[12\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[13\] GND " "Info: Pin oFLASH_A\[13\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[14\] GND " "Info: Pin oFLASH_A\[14\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[15\] GND " "Info: Pin oFLASH_A\[15\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[16\] GND " "Info: Pin oFLASH_A\[16\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[17\] GND " "Info: Pin oFLASH_A\[17\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[18\] GND " "Info: Pin oFLASH_A\[18\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[19\] GND " "Info: Pin oFLASH_A\[19\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[19] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[19\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[20\] GND " "Info: Pin oFLASH_A\[20\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[20] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[20\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[21\] GND " "Info: Pin oFLASH_A\[21\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[21] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[21\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[22\] GND " "Info: Pin oFLASH_A\[22\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[22] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[23\] GND " "Info: Pin oFLASH_A\[23\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[23] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[24\] GND " "Info: Pin oFLASH_A\[24\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[24] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[25\] GND " "Info: Pin oFLASH_A\[25\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_A[25] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 65 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_WE_N GND " "Info: Pin oFLASH_WE_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_WE_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_WE_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 66 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_RST_N GND " "Info: Pin oFLASH_RST_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_RST_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_RST_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 67 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_WP_N GND " "Info: Pin oFLASH_WP_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_WP_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_WP_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 68 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_BYTE_N GND " "Info: Pin oFLASH_BYTE_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_BYTE_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_BYTE_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 70 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_BYTE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_OE_N GND " "Info: Pin oFLASH_OE_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_OE_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_OE_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 71 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_CE_N GND " "Info: Pin oFLASH_CE_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oFLASH_CE_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_CE_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 72 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[0\] GND " "Info: Pin oSRAM_A\[0\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[1\] GND " "Info: Pin oSRAM_A\[1\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[2\] GND " "Info: Pin oSRAM_A\[2\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[3\] GND " "Info: Pin oSRAM_A\[3\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[4\] GND " "Info: Pin oSRAM_A\[4\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[5\] GND " "Info: Pin oSRAM_A\[5\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[6\] GND " "Info: Pin oSRAM_A\[6\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[7\] GND " "Info: Pin oSRAM_A\[7\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[8\] GND " "Info: Pin oSRAM_A\[8\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[9\] GND " "Info: Pin oSRAM_A\[9\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[10\] GND " "Info: Pin oSRAM_A\[10\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[11\] GND " "Info: Pin oSRAM_A\[11\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[12\] GND " "Info: Pin oSRAM_A\[12\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[13\] GND " "Info: Pin oSRAM_A\[13\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[14\] GND " "Info: Pin oSRAM_A\[14\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[15\] GND " "Info: Pin oSRAM_A\[15\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[16\] GND " "Info: Pin oSRAM_A\[16\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[17\] GND " "Info: Pin oSRAM_A\[17\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[18\] GND " "Info: Pin oSRAM_A\[18\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[19\] GND " "Info: Pin oSRAM_A\[19\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[19] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[20\] GND " "Info: Pin oSRAM_A\[20\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_A[20] } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 76 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_ADSC_N GND " "Info: Pin oSRAM_ADSC_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_ADSC_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSC_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 77 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_ADSC_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_ADSP_N GND " "Info: Pin oSRAM_ADSP_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_ADSP_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSP_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 78 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_ADSP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_ADV_N GND " "Info: Pin oSRAM_ADV_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_ADV_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_ADV_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 79 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_ADV_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_BE_N\[0\] GND " "Info: Pin oSRAM_BE_N\[0\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_BE_N[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 80 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_BE_N[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_BE_N\[1\] GND " "Info: Pin oSRAM_BE_N\[1\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_BE_N[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 80 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_BE_N[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_BE_N\[2\] GND " "Info: Pin oSRAM_BE_N\[2\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_BE_N[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 80 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_BE_N[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_BE_N\[3\] GND " "Info: Pin oSRAM_BE_N\[3\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_BE_N[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_BE_N\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 80 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_BE_N[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_CE1_N GND " "Info: Pin oSRAM_CE1_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_CE1_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_CE1_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 81 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_CE1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_CE2 GND " "Info: Pin oSRAM_CE2 has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_CE2 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_CE2" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 82 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_CE2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_CE3_N GND " "Info: Pin oSRAM_CE3_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_CE3_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_CE3_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 83 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_CE3_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_CLK GND " "Info: Pin oSRAM_CLK has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_CLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_CLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 84 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_GW_N GND " "Info: Pin oSRAM_GW_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_GW_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_GW_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 85 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_GW_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_OE_N GND " "Info: Pin oSRAM_OE_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_OE_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_OE_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 86 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_WE_N GND " "Info: Pin oSRAM_WE_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSRAM_WE_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_WE_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 87 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_A\[0\] GND " "Info: Pin oOTG_A\[0\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oOTG_A[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_A\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 90 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_A\[1\] GND " "Info: Pin oOTG_A\[1\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oOTG_A[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_A\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 90 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_CS_N GND " "Info: Pin oOTG_CS_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oOTG_CS_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_CS_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 91 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_OE_N GND " "Info: Pin oOTG_OE_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oOTG_OE_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_OE_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 92 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_WE_N GND " "Info: Pin oOTG_WE_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oOTG_WE_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_WE_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 93 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_RESET_N GND " "Info: Pin oOTG_RESET_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oOTG_RESET_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_RESET_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 94 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_RESET_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_DACK0_N GND " "Info: Pin oOTG_DACK0_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oOTG_DACK0_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_DACK0_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 101 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_DACK0_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_DACK1_N GND " "Info: Pin oOTG_DACK1_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oOTG_DACK1_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_DACK1_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 102 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_DACK1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLCD_ON VCC " "Info: Pin oLCD_ON has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oLCD_ON } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLCD_ON" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 105 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLCD_BLON VCC " "Info: Pin oLCD_BLON has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oLCD_BLON } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLCD_BLON" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 106 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSD_CLK GND " "Info: Pin oSD_CLK has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oSD_CLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSD_CLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 114 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oI2C_SCLK GND " "Info: Pin oI2C_SCLK has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oI2C_SCLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oI2C_SCLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 117 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oI2C_SCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_CLOCK GND " "Info: Pin oVGA_CLOCK has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_CLOCK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_CLOCK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 124 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_CLOCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_HS GND " "Info: Pin oVGA_HS has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_HS } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 125 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_HS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_VS GND " "Info: Pin oVGA_VS has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_VS } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_VS" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 126 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_VS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_BLANK_N GND " "Info: Pin oVGA_BLANK_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_BLANK_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_BLANK_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 127 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_BLANK_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_SYNC_N GND " "Info: Pin oVGA_SYNC_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_SYNC_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_SYNC_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 128 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_SYNC_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[0\] GND " "Info: Pin oVGA_R\[0\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[1\] GND " "Info: Pin oVGA_R\[1\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[2\] GND " "Info: Pin oVGA_R\[2\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[3\] GND " "Info: Pin oVGA_R\[3\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[4\] GND " "Info: Pin oVGA_R\[4\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[5\] GND " "Info: Pin oVGA_R\[5\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[6\] GND " "Info: Pin oVGA_R\[6\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[7\] GND " "Info: Pin oVGA_R\[7\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[8\] GND " "Info: Pin oVGA_R\[8\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[9\] GND " "Info: Pin oVGA_R\[9\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_R[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 129 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[0\] GND " "Info: Pin oVGA_G\[0\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[1\] GND " "Info: Pin oVGA_G\[1\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[2\] GND " "Info: Pin oVGA_G\[2\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[3\] GND " "Info: Pin oVGA_G\[3\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[4\] GND " "Info: Pin oVGA_G\[4\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[5\] GND " "Info: Pin oVGA_G\[5\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[6\] GND " "Info: Pin oVGA_G\[6\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[7\] GND " "Info: Pin oVGA_G\[7\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[8\] GND " "Info: Pin oVGA_G\[8\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[9\] GND " "Info: Pin oVGA_G\[9\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_G[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 130 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[0\] GND " "Info: Pin oVGA_B\[0\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[1\] GND " "Info: Pin oVGA_B\[1\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[2\] GND " "Info: Pin oVGA_B\[2\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[3\] GND " "Info: Pin oVGA_B\[3\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[4\] GND " "Info: Pin oVGA_B\[4\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[5\] GND " "Info: Pin oVGA_B\[5\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[6\] GND " "Info: Pin oVGA_B\[6\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[7\] GND " "Info: Pin oVGA_B\[7\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[8\] GND " "Info: Pin oVGA_B\[8\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[9\] GND " "Info: Pin oVGA_B\[9\] has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oVGA_B[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 131 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oENET_CMD GND " "Info: Pin oENET_CMD has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oENET_CMD } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oENET_CMD" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 134 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oENET_CS_N GND " "Info: Pin oENET_CS_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oENET_CS_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oENET_CS_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 135 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oENET_IOW_N GND " "Info: Pin oENET_IOW_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oENET_IOW_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oENET_IOW_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 136 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_IOW_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oENET_IOR_N GND " "Info: Pin oENET_IOR_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oENET_IOR_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oENET_IOR_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 137 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_IOR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oENET_RESET_N GND " "Info: Pin oENET_RESET_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oENET_RESET_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oENET_RESET_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 138 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_RESET_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oENET_CLK GND " "Info: Pin oENET_CLK has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oENET_CLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oENET_CLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 140 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oAUD_DACDAT GND " "Info: Pin oAUD_DACDAT has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oAUD_DACDAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oAUD_DACDAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 145 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oAUD_DACDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oTD1_RESET_N GND " "Info: Pin oTD1_RESET_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oTD1_RESET_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oTD1_RESET_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 153 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oTD1_RESET_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oTD2_RESET_N GND " "Info: Pin oTD2_RESET_N has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { oTD2_RESET_N } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oTD2_RESET_N" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 158 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { oTD2_RESET_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_CLKOUT_N0 GND " "Info: Pin GPIO_CLKOUT_N0 has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_CLKOUT_N0 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 163 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_CLKOUT_P0 GND " "Info: Pin GPIO_CLKOUT_P0 has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_CLKOUT_P0 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 164 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_CLKOUT_N1 GND " "Info: Pin GPIO_CLKOUT_N1 has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_CLKOUT_N1 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 168 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_CLKOUT_P1 GND " "Info: Pin GPIO_CLKOUT_P1 has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_CLKOUT_P1 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 170 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[0\] VCC " "Info: Pin FLASH_DQ\[0\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[1\] VCC " "Info: Pin FLASH_DQ\[1\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[2\] VCC " "Info: Pin FLASH_DQ\[2\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[3\] VCC " "Info: Pin FLASH_DQ\[3\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[4\] VCC " "Info: Pin FLASH_DQ\[4\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[5\] VCC " "Info: Pin FLASH_DQ\[5\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[6\] VCC " "Info: Pin FLASH_DQ\[6\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[7\] VCC " "Info: Pin FLASH_DQ\[7\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[8\] VCC " "Info: Pin FLASH_DQ\[8\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[9\] VCC " "Info: Pin FLASH_DQ\[9\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[10\] VCC " "Info: Pin FLASH_DQ\[10\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[11\] VCC " "Info: Pin FLASH_DQ\[11\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[12\] VCC " "Info: Pin FLASH_DQ\[12\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[13\] VCC " "Info: Pin FLASH_DQ\[13\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ\[14\] VCC " "Info: Pin FLASH_DQ\[14\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 63 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FLASH_DQ15_AM1 VCC " "Info: Pin FLASH_DQ15_AM1 has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { FLASH_DQ15_AM1 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 64 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[0\] VCC " "Info: Pin SRAM_DQ\[0\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[1\] VCC " "Info: Pin SRAM_DQ\[1\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[2\] VCC " "Info: Pin SRAM_DQ\[2\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[3\] VCC " "Info: Pin SRAM_DQ\[3\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[4\] VCC " "Info: Pin SRAM_DQ\[4\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[5\] VCC " "Info: Pin SRAM_DQ\[5\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[6\] VCC " "Info: Pin SRAM_DQ\[6\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[7\] VCC " "Info: Pin SRAM_DQ\[7\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[8\] VCC " "Info: Pin SRAM_DQ\[8\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[9\] VCC " "Info: Pin SRAM_DQ\[9\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[10\] VCC " "Info: Pin SRAM_DQ\[10\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[11\] VCC " "Info: Pin SRAM_DQ\[11\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[12\] VCC " "Info: Pin SRAM_DQ\[12\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[13\] VCC " "Info: Pin SRAM_DQ\[13\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[14\] VCC " "Info: Pin SRAM_DQ\[14\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[15\] VCC " "Info: Pin SRAM_DQ\[15\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[16\] VCC " "Info: Pin SRAM_DQ\[16\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[17\] VCC " "Info: Pin SRAM_DQ\[17\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[18\] VCC " "Info: Pin SRAM_DQ\[18\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[19\] VCC " "Info: Pin SRAM_DQ\[19\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[19] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[20\] VCC " "Info: Pin SRAM_DQ\[20\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[20] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[21\] VCC " "Info: Pin SRAM_DQ\[21\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[21] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[22\] VCC " "Info: Pin SRAM_DQ\[22\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[22] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[23\] VCC " "Info: Pin SRAM_DQ\[23\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[23] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[24\] VCC " "Info: Pin SRAM_DQ\[24\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[24] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[25\] VCC " "Info: Pin SRAM_DQ\[25\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[25] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[26\] VCC " "Info: Pin SRAM_DQ\[26\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[26] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[27\] VCC " "Info: Pin SRAM_DQ\[27\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[27] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[28\] VCC " "Info: Pin SRAM_DQ\[28\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[28] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[29\] VCC " "Info: Pin SRAM_DQ\[29\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[29] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[30\] VCC " "Info: Pin SRAM_DQ\[30\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[30] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DQ\[31\] VCC " "Info: Pin SRAM_DQ\[31\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DQ[31] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 74 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DPA\[0\] VCC " "Info: Pin SRAM_DPA\[0\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DPA[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 75 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DPA\[1\] VCC " "Info: Pin SRAM_DPA\[1\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DPA[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 75 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DPA\[2\] VCC " "Info: Pin SRAM_DPA\[2\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DPA[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 75 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DPA\[3\] VCC " "Info: Pin SRAM_DPA\[3\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SRAM_DPA[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 75 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[0\] VCC " "Info: Pin OTG_D\[0\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[1\] VCC " "Info: Pin OTG_D\[1\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[2\] VCC " "Info: Pin OTG_D\[2\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[3\] VCC " "Info: Pin OTG_D\[3\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[4\] VCC " "Info: Pin OTG_D\[4\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[5\] VCC " "Info: Pin OTG_D\[5\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[6\] VCC " "Info: Pin OTG_D\[6\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[7\] VCC " "Info: Pin OTG_D\[7\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[8\] VCC " "Info: Pin OTG_D\[8\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[9\] VCC " "Info: Pin OTG_D\[9\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[10\] VCC " "Info: Pin OTG_D\[10\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[11\] VCC " "Info: Pin OTG_D\[11\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[12\] VCC " "Info: Pin OTG_D\[12\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[13\] VCC " "Info: Pin OTG_D\[13\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[14\] VCC " "Info: Pin OTG_D\[14\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[15\] VCC " "Info: Pin OTG_D\[15\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_D[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 89 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED VCC " "Info: Pin OTG_FSPEED has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 95 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED VCC " "Info: Pin OTG_LSPEED has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 96 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT VCC " "Info: Pin SD_DAT has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 111 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 112 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 113 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SDAT VCC " "Info: Pin I2C_SDAT has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 116 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_KBDAT VCC " "Info: Pin PS2_KBDAT has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 119 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_KBCLK VCC " "Info: Pin PS2_KBCLK has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 120 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_MSDAT VCC " "Info: Pin PS2_MSDAT has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 121 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_MSCLK VCC " "Info: Pin PS2_MSCLK has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 122 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[0\] VCC " "Info: Pin ENET_D\[0\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[1\] VCC " "Info: Pin ENET_D\[1\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[2\] VCC " "Info: Pin ENET_D\[2\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[3\] VCC " "Info: Pin ENET_D\[3\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[4\] VCC " "Info: Pin ENET_D\[4\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[5\] VCC " "Info: Pin ENET_D\[5\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[6\] VCC " "Info: Pin ENET_D\[6\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[7\] VCC " "Info: Pin ENET_D\[7\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[8\] VCC " "Info: Pin ENET_D\[8\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[9\] VCC " "Info: Pin ENET_D\[9\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[10\] VCC " "Info: Pin ENET_D\[10\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[11\] VCC " "Info: Pin ENET_D\[11\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[12\] VCC " "Info: Pin ENET_D\[12\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[13\] VCC " "Info: Pin ENET_D\[13\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[14\] VCC " "Info: Pin ENET_D\[14\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_D\[15\] VCC " "Info: Pin ENET_D\[15\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ENET_D[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 133 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Info: Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 142 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Info: Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 144 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Info: Pin AUD_BCLK has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 146 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 160 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 165 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|always5~0 " "Info: Following pins have the same output enable: nios_ii:nios_ii0\|sdram_u1:the_sdram_u1\|always5~0" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii:nios_ii0\|sdram_u2:the_sdram_u2\|always5~0 " "Info: Following pins have the same output enable: nios_ii:nios_ii0\|sdram_u2:the_sdram_u2\|always5~0" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[20\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[20\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[27\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[27\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[18\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[18\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[26\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[26\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[17\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[17\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[25\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[25\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[16\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[16\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[24\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[24\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[23\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[31\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[31\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[22\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[22\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[30\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[30\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[21\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[21\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[29\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[29\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[28\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[28\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[19\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[19\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 41 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios_ii:nios_ii0\|cpu:the_cpu\|d_address_offset_field\[0\] (inverted) " "Info: Following pins have the same output enable: nios_ii:nios_ii0\|cpu:the_cpu\|d_address_offset_field\[0\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_D\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_D\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { LCD_D[4] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_D\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_D\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { LCD_D[2] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_D\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_D\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { LCD_D[1] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_D\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_D\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { LCD_D[0] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_D\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_D\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { LCD_D[7] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_D\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_D\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { LCD_D[6] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_D\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_D\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { LCD_D[5] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_D\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_D\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { LCD_D[3] } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "hardware/DE2_70_NIOS.v" "" { Text "C:/Users/ATWN_Yhlee/Desktop/lcd-driver-CFAH1602BTMCJP/example/DE2_70_NIOS_count_binary/hardware/DE2_70_NIOS.v" 104 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/0Clare/DE2-70/Q80/DE2_70_NIOS_count_binary/release/DE2_70_NIOS_count_binary.fit.smsg " "Info: Generated suppressed messages file D:/0Clare/DE2-70/Q80/DE2_70_NIOS_count_binary/release/DE2_70_NIOS_count_binary.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.9 4 4 " "Info: Parallel compilation was enabled and used an average of 1.9 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "29 4 s " "Info: 29% of process time was spent using 4 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "71 1  " "Info: 71% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Info: Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 00:15:34 2019 " "Info: Processing ended: Fri Jun 28 00:15:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Info: Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Info: Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
