[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MultiSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 185
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/MultiSelect/dut.sv
n<> u<184> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<184> s<183> l<1:1> el<1:0>
  n<> u<183> t<Source_text> p<184> c<182> l<1:1> el<11:10>
    n<> u<182> t<Description> p<183> c<181> l<1:1> el<11:10>
      n<> u<181> t<Module_declaration> p<182> c<4> l<1:1> el<11:10>
        n<> u<4> t<Module_ansi_header> p<181> c<2> s<38> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
        n<> u<38> t<Non_port_module_item> p<181> c<37> s<72> l<2:2> el<2:21>
          n<> u<37> t<Module_or_generate_item> p<38> c<36> l<2:2> el<2:21>
            n<> u<36> t<Module_common_item> p<37> c<35> l<2:2> el<2:21>
              n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<2:2> el<2:21>
                n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<2:2> el<2:21>
                  n<> u<33> t<Data_declaration> p<34> c<32> l<2:2> el<2:21>
                    n<> u<32> t<Variable_declaration> p<33> c<6> l<2:2> el<2:21>
                      n<> u<6> t<Data_type> p<32> c<5> s<31> l<2:2> el<2:7>
                        n<> u<5> t<IntVec_TypeLogic> p<6> l<2:2> el<2:7>
                      n<> u<31> t<List_of_variable_decl_assignments> p<32> c<30> l<2:8> el<2:20>
                        n<> u<30> t<Variable_decl_assignment> p<31> c<7> l<2:8> el<2:20>
                          n<a> u<7> t<StringConst> p<30> s<18> l<2:8> el<2:9>
                          n<> u<18> t<Variable_dimension> p<30> c<17> s<29> l<2:10> el<2:15>
                            n<> u<17> t<Unpacked_dimension> p<18> c<16> l<2:10> el<2:15>
                              n<> u<16> t<Constant_range> p<17> c<11> l<2:11> el<2:14>
                                n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:11> el<2:12>
                                  n<> u<10> t<Constant_primary> p<11> c<9> l<2:11> el<2:12>
                                    n<> u<9> t<Primary_literal> p<10> c<8> l<2:11> el<2:12>
                                      n<1> u<8> t<IntConst> p<9> l<2:11> el<2:12>
                                n<> u<15> t<Constant_expression> p<16> c<14> l<2:13> el<2:14>
                                  n<> u<14> t<Constant_primary> p<15> c<13> l<2:13> el<2:14>
                                    n<> u<13> t<Primary_literal> p<14> c<12> l<2:13> el<2:14>
                                      n<0> u<12> t<IntConst> p<13> l<2:13> el<2:14>
                          n<> u<29> t<Variable_dimension> p<30> c<28> l<2:15> el<2:20>
                            n<> u<28> t<Unpacked_dimension> p<29> c<27> l<2:15> el<2:20>
                              n<> u<27> t<Constant_range> p<28> c<22> l<2:16> el<2:19>
                                n<> u<22> t<Constant_expression> p<27> c<21> s<26> l<2:16> el<2:17>
                                  n<> u<21> t<Constant_primary> p<22> c<20> l<2:16> el<2:17>
                                    n<> u<20> t<Primary_literal> p<21> c<19> l<2:16> el<2:17>
                                      n<1> u<19> t<IntConst> p<20> l<2:16> el<2:17>
                                n<> u<26> t<Constant_expression> p<27> c<25> l<2:18> el<2:19>
                                  n<> u<25> t<Constant_primary> p<26> c<24> l<2:18> el<2:19>
                                    n<> u<24> t<Primary_literal> p<25> c<23> l<2:18> el<2:19>
                                      n<0> u<23> t<IntConst> p<24> l<2:18> el<2:19>
        n<> u<72> t<Non_port_module_item> p<181> c<71> s<95> l<3:2> el<3:21>
          n<> u<71> t<Module_or_generate_item> p<72> c<70> l<3:2> el<3:21>
            n<> u<70> t<Module_common_item> p<71> c<69> l<3:2> el<3:21>
              n<> u<69> t<Module_or_generate_item_declaration> p<70> c<68> l<3:2> el<3:21>
                n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<3:2> el<3:21>
                  n<> u<67> t<Data_declaration> p<68> c<66> l<3:2> el<3:21>
                    n<> u<66> t<Variable_declaration> p<67> c<40> l<3:2> el<3:21>
                      n<> u<40> t<Data_type> p<66> c<39> s<65> l<3:2> el<3:7>
                        n<> u<39> t<IntVec_TypeLogic> p<40> l<3:2> el<3:7>
                      n<> u<65> t<List_of_variable_decl_assignments> p<66> c<64> l<3:8> el<3:20>
                        n<> u<64> t<Variable_decl_assignment> p<65> c<41> l<3:8> el<3:20>
                          n<b> u<41> t<StringConst> p<64> s<52> l<3:8> el<3:9>
                          n<> u<52> t<Variable_dimension> p<64> c<51> s<63> l<3:10> el<3:15>
                            n<> u<51> t<Unpacked_dimension> p<52> c<50> l<3:10> el<3:15>
                              n<> u<50> t<Constant_range> p<51> c<45> l<3:11> el<3:14>
                                n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<3:11> el<3:12>
                                  n<> u<44> t<Constant_primary> p<45> c<43> l<3:11> el<3:12>
                                    n<> u<43> t<Primary_literal> p<44> c<42> l<3:11> el<3:12>
                                      n<1> u<42> t<IntConst> p<43> l<3:11> el<3:12>
                                n<> u<49> t<Constant_expression> p<50> c<48> l<3:13> el<3:14>
                                  n<> u<48> t<Constant_primary> p<49> c<47> l<3:13> el<3:14>
                                    n<> u<47> t<Primary_literal> p<48> c<46> l<3:13> el<3:14>
                                      n<0> u<46> t<IntConst> p<47> l<3:13> el<3:14>
                          n<> u<63> t<Variable_dimension> p<64> c<62> l<3:15> el<3:20>
                            n<> u<62> t<Unpacked_dimension> p<63> c<61> l<3:15> el<3:20>
                              n<> u<61> t<Constant_range> p<62> c<56> l<3:16> el<3:19>
                                n<> u<56> t<Constant_expression> p<61> c<55> s<60> l<3:16> el<3:17>
                                  n<> u<55> t<Constant_primary> p<56> c<54> l<3:16> el<3:17>
                                    n<> u<54> t<Primary_literal> p<55> c<53> l<3:16> el<3:17>
                                      n<1> u<53> t<IntConst> p<54> l<3:16> el<3:17>
                                n<> u<60> t<Constant_expression> p<61> c<59> l<3:18> el<3:19>
                                  n<> u<59> t<Constant_primary> p<60> c<58> l<3:18> el<3:19>
                                    n<> u<58> t<Primary_literal> p<59> c<57> l<3:18> el<3:19>
                                      n<0> u<57> t<IntConst> p<58> l<3:18> el<3:19>
        n<> u<95> t<Non_port_module_item> p<181> c<94> s<118> l<5:2> el<5:24>
          n<> u<94> t<Module_or_generate_item> p<95> c<93> l<5:2> el<5:24>
            n<> u<93> t<Module_common_item> p<94> c<92> l<5:2> el<5:24>
              n<> u<92> t<Continuous_assign> p<93> c<91> l<5:2> el<5:24>
                n<> u<91> t<List_of_net_assignments> p<92> c<90> l<5:9> el<5:23>
                  n<> u<90> t<Net_assignment> p<91> c<85> l<5:9> el<5:23>
                    n<> u<85> t<Net_lvalue> p<90> c<74> s<89> l<5:9> el<5:16>
                      n<> u<74> t<Ps_or_hierarchical_identifier> p<85> c<73> s<84> l<5:9> el<5:10>
                        n<a> u<73> t<StringConst> p<74> l<5:9> el<5:10>
                      n<> u<84> t<Constant_select> p<85> c<83> l<5:10> el<5:16>
                        n<> u<83> t<Constant_bit_select> p<84> c<78> l<5:10> el<5:16>
                          n<> u<78> t<Constant_expression> p<83> c<77> s<82> l<5:11> el<5:12>
                            n<> u<77> t<Constant_primary> p<78> c<76> l<5:11> el<5:12>
                              n<> u<76> t<Primary_literal> p<77> c<75> l<5:11> el<5:12>
                                n<0> u<75> t<IntConst> p<76> l<5:11> el<5:12>
                          n<> u<82> t<Constant_expression> p<83> c<81> l<5:14> el<5:15>
                            n<> u<81> t<Constant_primary> p<82> c<80> l<5:14> el<5:15>
                              n<> u<80> t<Primary_literal> p<81> c<79> l<5:14> el<5:15>
                                n<0> u<79> t<IntConst> p<80> l<5:14> el<5:15>
                    n<> u<89> t<Expression> p<90> c<88> l<5:19> el<5:23>
                      n<> u<88> t<Primary> p<89> c<87> l<5:19> el<5:23>
                        n<> u<87> t<Primary_literal> p<88> c<86> l<5:19> el<5:23>
                          n<> u<86> t<Number_1Tickb0> p<87> l<5:19> el<5:23>
        n<> u<118> t<Non_port_module_item> p<181> c<117> s<141> l<6:2> el<6:24>
          n<> u<117> t<Module_or_generate_item> p<118> c<116> l<6:2> el<6:24>
            n<> u<116> t<Module_common_item> p<117> c<115> l<6:2> el<6:24>
              n<> u<115> t<Continuous_assign> p<116> c<114> l<6:2> el<6:24>
                n<> u<114> t<List_of_net_assignments> p<115> c<113> l<6:9> el<6:23>
                  n<> u<113> t<Net_assignment> p<114> c<108> l<6:9> el<6:23>
                    n<> u<108> t<Net_lvalue> p<113> c<97> s<112> l<6:9> el<6:16>
                      n<> u<97> t<Ps_or_hierarchical_identifier> p<108> c<96> s<107> l<6:9> el<6:10>
                        n<a> u<96> t<StringConst> p<97> l<6:9> el<6:10>
                      n<> u<107> t<Constant_select> p<108> c<106> l<6:10> el<6:16>
                        n<> u<106> t<Constant_bit_select> p<107> c<101> l<6:10> el<6:16>
                          n<> u<101> t<Constant_expression> p<106> c<100> s<105> l<6:11> el<6:12>
                            n<> u<100> t<Constant_primary> p<101> c<99> l<6:11> el<6:12>
                              n<> u<99> t<Primary_literal> p<100> c<98> l<6:11> el<6:12>
                                n<0> u<98> t<IntConst> p<99> l<6:11> el<6:12>
                          n<> u<105> t<Constant_expression> p<106> c<104> l<6:14> el<6:15>
                            n<> u<104> t<Constant_primary> p<105> c<103> l<6:14> el<6:15>
                              n<> u<103> t<Primary_literal> p<104> c<102> l<6:14> el<6:15>
                                n<1> u<102> t<IntConst> p<103> l<6:14> el<6:15>
                    n<> u<112> t<Expression> p<113> c<111> l<6:19> el<6:23>
                      n<> u<111> t<Primary> p<112> c<110> l<6:19> el<6:23>
                        n<> u<110> t<Primary_literal> p<111> c<109> l<6:19> el<6:23>
                          n<> u<109> t<Number_1Tickb1> p<110> l<6:19> el<6:23>
        n<> u<141> t<Non_port_module_item> p<181> c<140> s<164> l<7:2> el<7:24>
          n<> u<140> t<Module_or_generate_item> p<141> c<139> l<7:2> el<7:24>
            n<> u<139> t<Module_common_item> p<140> c<138> l<7:2> el<7:24>
              n<> u<138> t<Continuous_assign> p<139> c<137> l<7:2> el<7:24>
                n<> u<137> t<List_of_net_assignments> p<138> c<136> l<7:9> el<7:23>
                  n<> u<136> t<Net_assignment> p<137> c<131> l<7:9> el<7:23>
                    n<> u<131> t<Net_lvalue> p<136> c<120> s<135> l<7:9> el<7:16>
                      n<> u<120> t<Ps_or_hierarchical_identifier> p<131> c<119> s<130> l<7:9> el<7:10>
                        n<a> u<119> t<StringConst> p<120> l<7:9> el<7:10>
                      n<> u<130> t<Constant_select> p<131> c<129> l<7:10> el<7:16>
                        n<> u<129> t<Constant_bit_select> p<130> c<124> l<7:10> el<7:16>
                          n<> u<124> t<Constant_expression> p<129> c<123> s<128> l<7:11> el<7:12>
                            n<> u<123> t<Constant_primary> p<124> c<122> l<7:11> el<7:12>
                              n<> u<122> t<Primary_literal> p<123> c<121> l<7:11> el<7:12>
                                n<1> u<121> t<IntConst> p<122> l<7:11> el<7:12>
                          n<> u<128> t<Constant_expression> p<129> c<127> l<7:14> el<7:15>
                            n<> u<127> t<Constant_primary> p<128> c<126> l<7:14> el<7:15>
                              n<> u<126> t<Primary_literal> p<127> c<125> l<7:14> el<7:15>
                                n<0> u<125> t<IntConst> p<126> l<7:14> el<7:15>
                    n<> u<135> t<Expression> p<136> c<134> l<7:19> el<7:23>
                      n<> u<134> t<Primary> p<135> c<133> l<7:19> el<7:23>
                        n<> u<133> t<Primary_literal> p<134> c<132> l<7:19> el<7:23>
                          n<> u<132> t<Number_1Tickb1> p<133> l<7:19> el<7:23>
        n<> u<164> t<Non_port_module_item> p<181> c<163> s<179> l<8:2> el<8:24>
          n<> u<163> t<Module_or_generate_item> p<164> c<162> l<8:2> el<8:24>
            n<> u<162> t<Module_common_item> p<163> c<161> l<8:2> el<8:24>
              n<> u<161> t<Continuous_assign> p<162> c<160> l<8:2> el<8:24>
                n<> u<160> t<List_of_net_assignments> p<161> c<159> l<8:9> el<8:23>
                  n<> u<159> t<Net_assignment> p<160> c<154> l<8:9> el<8:23>
                    n<> u<154> t<Net_lvalue> p<159> c<143> s<158> l<8:9> el<8:16>
                      n<> u<143> t<Ps_or_hierarchical_identifier> p<154> c<142> s<153> l<8:9> el<8:10>
                        n<a> u<142> t<StringConst> p<143> l<8:9> el<8:10>
                      n<> u<153> t<Constant_select> p<154> c<152> l<8:10> el<8:16>
                        n<> u<152> t<Constant_bit_select> p<153> c<147> l<8:10> el<8:16>
                          n<> u<147> t<Constant_expression> p<152> c<146> s<151> l<8:11> el<8:12>
                            n<> u<146> t<Constant_primary> p<147> c<145> l<8:11> el<8:12>
                              n<> u<145> t<Primary_literal> p<146> c<144> l<8:11> el<8:12>
                                n<1> u<144> t<IntConst> p<145> l<8:11> el<8:12>
                          n<> u<151> t<Constant_expression> p<152> c<150> l<8:14> el<8:15>
                            n<> u<150> t<Constant_primary> p<151> c<149> l<8:14> el<8:15>
                              n<> u<149> t<Primary_literal> p<150> c<148> l<8:14> el<8:15>
                                n<1> u<148> t<IntConst> p<149> l<8:14> el<8:15>
                    n<> u<158> t<Expression> p<159> c<157> l<8:19> el<8:23>
                      n<> u<157> t<Primary> p<158> c<156> l<8:19> el<8:23>
                        n<> u<156> t<Primary_literal> p<157> c<155> l<8:19> el<8:23>
                          n<> u<155> t<Number_1Tickb1> p<156> l<8:19> el<8:23>
        n<> u<179> t<Non_port_module_item> p<181> c<178> s<180> l<10:2> el<10:15>
          n<> u<178> t<Module_or_generate_item> p<179> c<177> l<10:2> el<10:15>
            n<> u<177> t<Module_common_item> p<178> c<176> l<10:2> el<10:15>
              n<> u<176> t<Continuous_assign> p<177> c<175> l<10:2> el<10:15>
                n<> u<175> t<List_of_net_assignments> p<176> c<174> l<10:9> el<10:14>
                  n<> u<174> t<Net_assignment> p<175> c<169> l<10:9> el<10:14>
                    n<> u<169> t<Net_lvalue> p<174> c<166> s<173> l<10:9> el<10:10>
                      n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<10:9> el<10:10>
                        n<b> u<165> t<StringConst> p<166> l<10:9> el<10:10>
                      n<> u<168> t<Constant_select> p<169> c<167> l<10:11> el<10:11>
                        n<> u<167> t<Constant_bit_select> p<168> l<10:11> el<10:11>
                    n<> u<173> t<Expression> p<174> c<172> l<10:13> el<10:14>
                      n<> u<172> t<Primary> p<173> c<171> l<10:13> el<10:14>
                        n<> u<171> t<Primary_literal> p<172> c<170> l<10:13> el<10:14>
                          n<a> u<170> t<StringConst> p<171> l<10:13> el<10:14>
        n<> u<180> t<ENDMODULE> p<181> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MultiSelect/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MultiSelect/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              12
ContAssign                                             5
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
RefObj                                                 2
RefTypespec                                            2
VarSelect                                              4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MultiSelect/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/MultiSelect/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/MultiSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:2:8, endln:2:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a)
      |vpiParent:
      \_LogicNet: (work@top.a), line:2:8, endln:2:9
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:2:2, endln:2:15
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@top.b), line:3:8, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b)
      |vpiParent:
      \_LogicNet: (work@top.b), line:3:8, endln:3:9
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:3:2, endln:3:15
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiContAssign:
  \_ContAssign: , line:5:9, endln:5:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:5:19, endln:5:23
      |vpiParent:
      \_ContAssign: , line:5:9, endln:5:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@top.a), line:5:9, endln:5:16
      |vpiParent:
      \_ContAssign: , line:5:9, endln:5:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_Constant: , line:5:11, endln:5:12
        |vpiParent:
        \_VarSelect: (work@top.a), line:5:9, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_VarSelect: (work@top.a), line:5:9, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:6:9, endln:6:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:6:19, endln:6:23
      |vpiParent:
      \_ContAssign: , line:6:9, endln:6:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@top.a), line:6:9, endln:6:16
      |vpiParent:
      \_ContAssign: , line:6:9, endln:6:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_Constant: , line:6:11, endln:6:12
        |vpiParent:
        \_VarSelect: (work@top.a), line:6:9, endln:6:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:6:14, endln:6:15
        |vpiParent:
        \_VarSelect: (work@top.a), line:6:9, endln:6:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:7:9, endln:7:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:7:19, endln:7:23
      |vpiParent:
      \_ContAssign: , line:7:9, endln:7:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@top.a), line:7:9, endln:7:16
      |vpiParent:
      \_ContAssign: , line:7:9, endln:7:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_Constant: , line:7:11, endln:7:12
        |vpiParent:
        \_VarSelect: (work@top.a), line:7:9, endln:7:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:7:14, endln:7:15
        |vpiParent:
        \_VarSelect: (work@top.a), line:7:9, endln:7:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:8:9, endln:8:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:8:19, endln:8:23
      |vpiParent:
      \_ContAssign: , line:8:9, endln:8:23
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_VarSelect: (work@top.a), line:8:9, endln:8:16
      |vpiParent:
      \_ContAssign: , line:8:9, endln:8:23
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_Constant: , line:8:11, endln:8:12
        |vpiParent:
        \_VarSelect: (work@top.a), line:8:9, endln:8:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_Constant: , line:8:14, endln:8:15
        |vpiParent:
        \_VarSelect: (work@top.a), line:8:9, endln:8:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:10:9, endln:10:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiSelect/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_RefObj: (work@top.a), line:10:13, endln:10:14
      |vpiParent:
      \_ContAssign: , line:10:9, endln:10:14
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicNet: (work@top.a), line:2:8, endln:2:9
    |vpiLhs:
    \_RefObj: (work@top.b), line:10:9, endln:10:10
      |vpiParent:
      \_ContAssign: , line:10:9, endln:10:14
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicNet: (work@top.b), line:3:8, endln:3:9
\_weaklyReferenced:
\_LogicTypespec: , line:2:2, endln:2:15
\_LogicTypespec: , line:3:2, endln:3:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
