#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jun 22 23:57:54 2024
# Process ID: 202840
# Current directory: /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/synth_1
# Command line: vivado -log rom_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rom_test.tcl
# Log file: /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/synth_1/rom_test.vds
# Journal file: /home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/synth_1/vivado.jou
# Running On        :qian
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :3899.458 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16648 MB
# Swap memory       :4294 MB
# Total Virtual     :20943 MB
# Available Virtual :11360 MB
#-----------------------------------------------------------
source rom_test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.898 ; gain = 0.027 ; free physical = 3107 ; free virtual = 10444
Command: read_checkpoint -auto_incremental -incremental /home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/utils_1/imports/synth_1/rom_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/utils_1/imports/synth_1/rom_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rom_test -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 202949
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.949 ; gain = 412.746 ; free physical = 2112 ; free virtual = 9449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rom_test' [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/sources_1/new/rom_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/synth_1/.Xil/Vivado-202840-qian/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/synth_1/.Xil/Vivado-202840-qian/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/sources_1/new/rom_test.v:27]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/synth_1/.Xil/Vivado-202840-qian/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/synth_1/.Xil/Vivado-202840-qian/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_test' (0#1) [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/sources_1/new/rom_test.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_m0'. This will prevent further optimization [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/sources_1/new/rom_test.v:27]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rom_ip_inst'. This will prevent further optimization [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/sources_1/new/rom_test.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.918 ; gain = 497.715 ; free physical = 2017 ; free virtual = 9350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2259.762 ; gain = 512.559 ; free physical = 2017 ; free virtual = 9350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2259.762 ; gain = 512.559 ; free physical = 2017 ; free virtual = 9350
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.762 ; gain = 0.000 ; free physical = 2017 ; free virtual = 9350
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rom_ip_inst'
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rom_ip_inst'
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_m0'
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_m0'
Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/constrs_1/new/rom.xdc]
Finished Parsing XDC File [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/constrs_1/new/rom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashima/projects/zynq-7010/tutorial/rom/rom.srcs/constrs_1/new/rom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rom_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rom_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.574 ; gain = 0.000 ; free physical = 2005 ; free virtual = 9335
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.574 ; gain = 0.000 ; free physical = 2005 ; free virtual = 9335
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2347.574 ; gain = 600.371 ; free physical = 2009 ; free virtual = 9341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2009 ; free virtual = 9341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rom_ip_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_m0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2009 ; free virtual = 9341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2008 ; free virtual = 9341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2003 ; free virtual = 9340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2009 ; free virtual = 9346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2009 ; free virtual = 9346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2009 ; free virtual = 9346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2004 ; free virtual = 9340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2004 ; free virtual = 9340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2004 ; free virtual = 9340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2004 ; free virtual = 9340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2004 ; free virtual = 9340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2004 ; free virtual = 9340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |ila         |     1|
|3     |BUFG        |     1|
|4     |LUT1        |     2|
|5     |LUT2        |     1|
|6     |LUT3        |     1|
|7     |LUT4        |     1|
|8     |LUT5        |     1|
|9     |FDCE        |     5|
|10    |IBUF        |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.578 ; gain = 608.375 ; free physical = 2004 ; free virtual = 9340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2355.578 ; gain = 520.562 ; free physical = 2004 ; free virtual = 9340
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.586 ; gain = 608.375 ; free physical = 2004 ; free virtual = 9340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 2004 ; free virtual = 9340
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.586 ; gain = 0.000 ; free physical = 2300 ; free virtual = 9636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7666465c
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2355.586 ; gain = 934.688 ; free physical = 2300 ; free virtual = 9636
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1890.130; main = 1546.586; forked = 386.075
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3401.188; main = 2355.582; forked = 1045.605
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.590 ; gain = 0.000 ; free physical = 2300 ; free virtual = 9636
INFO: [Common 17-1381] The checkpoint '/home/nakashima/projects/zynq-7010/tutorial/rom/rom.runs/synth_1/rom_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rom_test_utilization_synth.rpt -pb rom_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 22 23:58:34 2024...
