 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:00:02 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.009                1.050     0.005      0.505 f    (61.56,13.63)                         
  tdi (net)                      6        0.005                                    1.070     0.000      0.505 f    [0.00,0.00]                           
  U269/I (BUFFD1BWP16P90CPD)                        0.000     0.009     0.000      1.070     0.000 *    0.505 f    (58.49,16.90)                         0.80
  U269/Z (BUFFD1BWP16P90CPD)                                  0.006                1.050     0.013      0.518 f    (58.64,16.90)                         0.80
  n467 (net)                     1        0.001                                    1.070     0.000      0.518 f    [0.00,0.00]                           
  U548/I (INVD1BWP16P90CPD)                         0.000     0.006     0.000      1.070     0.000 *    0.518 f    (58.47,18.19)                         0.80
  U548/ZN (INVD1BWP16P90CPD)                                  0.011                1.050     0.010      0.529 r    (58.55,18.19)                         0.80
  n461 (net)                     1        0.002                                    1.070     0.000      0.529 r    [0.00,0.00]                           
  U547/I (INVD4BWP16P90CPD)                         0.000     0.011     0.000      1.070     0.000 *    0.529 r    (59.33,18.10)                         0.80
  U547/ZN (INVD4BWP16P90CPD)                                  0.099                1.050     0.067      0.595 f    (59.46,18.10)                         0.80
  dbg_datf_si[0] (net)           1        0.100                                    1.070     0.000      0.595 f    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.099     0.000      1.070     0.013 *    0.609 f    (61.56,16.03)                         
  data arrival time                                                                                     0.609                                            

  clock clock (rise edge)                                                                    1.190      1.190                                            
  clock network delay (ideal)                                                                0.000      1.190                                            
  clock uncertainty                                                                         -0.070      1.120                                            
  output external delay                                                                     -0.500      0.620                                            
  data required time                                                                                    0.620                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.620                                            
  data arrival time                                                                                    -0.609                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.011                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.005                1.050     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U281/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.005     0.000      1.070     0.000 *    0.501 f    (58.27,13.13)                         0.80
  U281/ZN (AOI22D1BWP16P90CPDULVT)                                           0.008                1.050     0.007      0.508 r    (58.11,13.07)                         0.80
  n455 (net)                                    1        0.001                                    1.070     0.000      0.508 r    [0.00,0.00]                           
  U278/A1 (ND2D1BWP16P90CPDULVT)                                   0.000     0.008     0.000      1.070     0.000 *    0.508 r    (57.83,13.16)                         0.80
  U278/ZN (ND2D1BWP16P90CPDULVT)                                             0.007                1.050     0.007      0.516 f    (57.79,13.08)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.516 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.007     0.000      1.070     0.000 *    0.516 f    (61.00,12.27)                         0.80
  data arrival time                                                                                                    0.516                                            

  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  clock uncertainty                                                                                        -0.070      0.525                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.525 f                                          
  library setup time                                                                                       -0.009      0.516                                            
  data required time                                                                                                   0.516                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.516                                            
  data arrival time                                                                                                   -0.516                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.000                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)            0.000     0.040     0.000      1.070     0.000      0.595 f    (63.03,12.24)          i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                        0.006                1.050     0.039      0.634 r    (62.60,12.24)                         0.80
  n404 (net)                                    1        0.004                                    1.070     0.000      0.634 r    [0.00,0.00]                           
  U531/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.006     0.000      1.070     0.000 *    0.634 r    (59.95,11.95)                         0.80
  U531/Z (CKBD14BWP16P90CPDULVT)                                             0.022                1.050     0.022      0.656 r    (60.94,11.95)                         0.80
  tdo (net)                                     1        0.100                                    1.070     0.000      0.656 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.023     0.000      1.070     0.006 *    0.662 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.662                                            

  clock clock (rise edge)                                                                                   1.190      1.190                                            
  clock network delay (ideal)                                                                               0.000      1.190                                            
  clock uncertainty                                                                                        -0.070      1.120                                            
  output external delay                                                                                    -0.500      0.620                                            
  data required time                                                                                                   0.620                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.620                                            
  data arrival time                                                                                                   -0.662                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.042                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      1.070     0.000      0.000 r    (52.60,16.36)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.033                1.050     0.084      0.084 r    (52.35,16.32)                         0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.084 r    [0.00,0.01]                           
  U299/I (INVD1BWP16P90CPD)                                        0.000     0.033     0.000      1.070     0.000 *    0.084 r    (50.33,15.64)                         0.80
  U299/ZN (INVD1BWP16P90CPD)                                                 0.033                1.050     0.034      0.118 f    (50.40,15.65)                         0.80
  n391 (net)                                    8        0.007                                    1.070     0.000      0.118 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.033     0.000      1.070     0.000 *    0.119 f    (51.61,17.67)                         0.80
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.020                1.050     0.023      0.142 r    (51.72,17.70)                         0.80
  n219 (net)                                    3        0.002                                    1.070     0.000      0.142 r    [0.00,0.00]                           
  U271/B1 (IND2D1BWP16P90CPD)                                      0.000     0.020     0.000      1.070     0.000 *    0.142 r    (49.47,14.83)                         0.80
  U271/ZN (IND2D1BWP16P90CPD)                                                0.051                1.050     0.041      0.183 f    (49.53,14.76)                         0.80
  n217 (net)                                    7        0.006                                    1.070     0.000      0.183 f    [0.00,0.01]                           
  U272/B1 (IND2D1BWP16P90CPD)                                      0.000     0.051     0.000      1.070     0.000 *    0.183 f    (51.94,13.91)                         0.80
  U272/ZN (IND2D1BWP16P90CPD)                                                0.018                1.050     0.021      0.204 r    (52.00,13.84)                         0.80
  n141 (net)                                    2        0.002                                    1.070     0.000      0.204 r    [0.00,0.00]                           
  U282/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.018     0.000      1.070     0.000 *    0.204 r    (52.20,13.61)                         0.80
  U282/ZN (NR3SKPBD1BWP16P90CPD)                                             0.018                1.050     0.019      0.223 f    (52.40,13.52)                         0.80
  n143 (net)                                    1        0.001                                    1.070     0.000      0.223 f    [0.00,0.00]                           
  U276/B (IAO21D1BWP16P90CPD)                                      0.000     0.018     0.000      1.070     0.000 *    0.223 f    (55.87,13.33)                         0.80
  U276/ZN (IAO21D1BWP16P90CPD)                                               0.025                1.050     0.022      0.245 r    (55.92,13.41)                         0.80
  n146 (net)                                    4        0.003                                    1.070     0.000      0.245 r    [0.00,0.00]                           
  U275/B (OA21D1BWP16P90CPD)                                       0.000     0.025     0.000      1.070     0.000 *    0.245 r    (55.81,13.36)                         0.80
  U275/Z (OA21D1BWP16P90CPD)                                                 0.010                1.050     0.028      0.274 r    (55.94,13.39)                         0.80
  n453 (net)                                    1        0.001                                    1.070     0.000      0.274 r    [0.00,0.00]                           
  U279/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.010     0.000      1.070     0.000 *    0.274 r    (57.61,12.94)                         0.80
  U279/ZN (AOI21D2BWP16P90CPDULVT)                                           0.008                1.050     0.005      0.279 f    (57.52,13.00)                         0.80
  n452 (net)                                    1        0.001                                    1.070     0.000      0.279 f    [0.00,0.00]                           
  U278/A2 (ND2D1BWP16P90CPDULVT)                                   0.000     0.008     0.000      1.070     0.000 *    0.279 f    (57.69,13.11)                         0.80
  U278/ZN (ND2D1BWP16P90CPDULVT)                                             0.006                1.050     0.005      0.284 r    (57.79,13.08)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.284 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.006     0.000      1.070     0.000 *    0.284 r    (61.00,12.27)                         0.80
  data arrival time                                                                                                    0.284                                            

  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  clock uncertainty                                                                                        -0.070      0.525                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.525 f                                          
  library setup time                                                                                       -0.005      0.520                                            
  data required time                                                                                                   0.520                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.520                                            
  data arrival time                                                                                                   -0.284                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.236                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.006                1.090     0.003      0.503 r    (61.56,13.63)                         
  tdi (net)                      6        0.005                                    1.070     0.000      0.503 r    [0.00,0.00]                           
  U269/I (BUFFD1BWP16P90CPD)                        0.000     0.006     0.000      1.070     0.000 *    0.504 r    (58.49,16.90)                         0.88
  U269/Z (BUFFD1BWP16P90CPD)                                  0.004                1.090     0.010      0.514 r    (58.64,16.90)                         0.88
  n467 (net)                     1        0.001                                    1.070     0.000      0.514 r    [0.00,0.00]                           
  U548/I (INVD1BWP16P90CPD)                         0.000     0.004     0.000      1.070     0.000 *    0.514 r    (58.47,18.19)                         0.88
  U548/ZN (INVD1BWP16P90CPD)                                  0.008                1.090     0.008      0.522 f    (58.55,18.19)                         0.88
  n461 (net)                     1        0.002                                    1.070     0.000      0.522 f    [0.00,0.00]                           
  U547/I (INVD4BWP16P90CPD)                         0.000     0.008     0.000      1.070     0.000 *    0.522 f    (59.33,18.10)                         0.88
  U547/ZN (INVD4BWP16P90CPD)                                  0.073                1.090     0.051      0.573 r    (59.46,18.10)                         0.88
  dbg_datf_si[0] (net)           1        0.100                                    1.070     0.000      0.573 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.073     0.000      1.070     0.007 *    0.580 r    (61.56,16.03)                         
  data arrival time                                                                                     0.580                                            

  clock clock (rise edge)                                                                    1.190      1.190                                            
  clock network delay (ideal)                                                                0.000      1.190                                            
  clock uncertainty                                                                         -0.010      1.180                                            
  output external delay                                                                     -0.500      0.680                                            
  data required time                                                                                    0.680                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.680                                            
  data arrival time                                                                                    -0.580                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.100                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.004                1.090     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U281/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.004     0.000      1.070     0.000 *    0.501 f    (58.27,13.13)                         0.88
  U281/ZN (AOI22D1BWP16P90CPDULVT)                                           0.006                1.090     0.006      0.507 r    (58.11,13.07)                         0.88
  n455 (net)                                    1        0.001                                    1.070     0.000      0.507 r    [0.00,0.00]                           
  U278/A1 (ND2D1BWP16P90CPDULVT)                                   0.000     0.006     0.000      1.070     0.000 *    0.507 r    (57.83,13.16)                         0.88
  U278/ZN (ND2D1BWP16P90CPDULVT)                                             0.005                1.090     0.005      0.513 f    (57.79,13.08)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.513 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.005     0.000      1.070     0.000 *    0.513 f    (61.00,12.27)                         0.88
  data arrival time                                                                                                    0.513                                            

  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  clock uncertainty                                                                                        -0.010      0.585                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.585 f                                          
  library setup time                                                                                       -0.008      0.577                                            
  data required time                                                                                                   0.577                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.577                                            
  data arrival time                                                                                                   -0.513                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.065                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)            0.000     0.060     0.000      1.070     0.000      0.595 f    (63.03,12.24)          i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                        0.005                1.090     0.032      0.627 r    (62.60,12.24)                         0.88
  n404 (net)                                    1        0.003                                    1.070     0.000      0.627 r    [0.00,0.00]                           
  U531/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.005     0.000      1.070     0.000 *    0.628 r    (59.95,11.95)                         0.88
  U531/Z (CKBD14BWP16P90CPDULVT)                                             0.018                1.090     0.018      0.646 r    (60.94,11.95)                         0.88
  tdo (net)                                     1        0.100                                    1.070     0.000      0.646 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.018     0.000      1.070     0.002 *    0.647 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.647                                            

  clock clock (rise edge)                                                                                   1.190      1.190                                            
  clock network delay (ideal)                                                                               0.000      1.190                                            
  clock uncertainty                                                                                        -0.010      1.180                                            
  output external delay                                                                                    -0.500      0.680                                            
  data required time                                                                                                   0.680                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.680                                            
  data arrival time                                                                                                   -0.647                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.033                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      1.070     0.000      0.000 r    (52.60,16.36)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.025                1.090     0.069      0.069 r    (52.35,16.32)                         0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.069 r    [0.00,0.01]                           
  U299/I (INVD1BWP16P90CPD)                                        0.000     0.025     0.000      1.070     0.000 *    0.069 r    (50.33,15.64)                         0.88
  U299/ZN (INVD1BWP16P90CPD)                                                 0.023                1.090     0.024      0.094 f    (50.40,15.65)                         0.88
  n391 (net)                                    8        0.007                                    1.070     0.000      0.094 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.023     0.000      1.070     0.000 *    0.094 f    (51.61,17.67)                         0.88
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.015                1.090     0.019      0.112 r    (51.72,17.70)                         0.88
  n219 (net)                                    3        0.002                                    1.070     0.000      0.112 r    [0.00,0.00]                           
  U271/B1 (IND2D1BWP16P90CPD)                                      0.000     0.015     0.000      1.070     0.000 *    0.113 r    (49.47,14.83)                         0.88
  U271/ZN (IND2D1BWP16P90CPD)                                                0.033                1.090     0.028      0.140 f    (49.53,14.76)                         0.88
  n217 (net)                                    7        0.006                                    1.070     0.000      0.140 f    [0.00,0.01]                           
  U272/B1 (IND2D1BWP16P90CPD)                                      0.000     0.033     0.000      1.070     0.000 *    0.141 f    (51.94,13.91)                         0.88
  U272/ZN (IND2D1BWP16P90CPD)                                                0.013                1.090     0.016      0.156 r    (52.00,13.84)                         0.88
  n141 (net)                                    2        0.002                                    1.070     0.000      0.156 r    [0.00,0.00]                           
  U282/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.013     0.000      1.070     0.000 *    0.156 r    (52.20,13.61)                         0.88
  U282/ZN (NR3SKPBD1BWP16P90CPD)                                             0.013                1.090     0.013      0.169 f    (52.40,13.52)                         0.88
  n143 (net)                                    1        0.001                                    1.070     0.000      0.169 f    [0.00,0.00]                           
  U276/B (IAO21D1BWP16P90CPD)                                      0.000     0.013     0.000      1.070     0.000 *    0.169 f    (55.87,13.33)                         0.88
  U276/ZN (IAO21D1BWP16P90CPD)                                               0.018                1.090     0.018      0.187 r    (55.92,13.41)                         0.88
  n146 (net)                                    4        0.003                                    1.070     0.000      0.187 r    [0.00,0.00]                           
  U275/B (OA21D1BWP16P90CPD)                                       0.000     0.018     0.000      1.070     0.000 *    0.187 r    (55.81,13.36)                         0.88
  U275/Z (OA21D1BWP16P90CPD)                                                 0.007                1.090     0.021      0.208 r    (55.94,13.39)                         0.88
  n453 (net)                                    1        0.001                                    1.070     0.000      0.208 r    [0.00,0.00]                           
  U279/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.007     0.000      1.070     0.000 *    0.208 r    (57.61,12.94)                         0.88
  U279/ZN (AOI21D2BWP16P90CPDULVT)                                           0.006                1.090     0.004      0.212 f    (57.52,13.00)                         0.88
  n452 (net)                                    1        0.001                                    1.070     0.000      0.212 f    [0.00,0.00]                           
  U278/A2 (ND2D1BWP16P90CPDULVT)                                   0.000     0.006     0.000      1.070     0.000 *    0.212 f    (57.69,13.11)                         0.88
  U278/ZN (ND2D1BWP16P90CPDULVT)                                             0.005                1.090     0.005      0.216 r    (57.79,13.08)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.216 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.005     0.000      1.070     0.000 *    0.216 r    (61.00,12.27)                         0.88
  data arrival time                                                                                                    0.216                                            

  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  clock uncertainty                                                                                        -0.010      0.585                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.585 f                                          
  library setup time                                                                                       -0.002      0.583                                            
  data required time                                                                                                   0.583                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.583                                            
  data arrival time                                                                                                   -0.216                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.367                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.012                1.060     0.006      0.506 f    (61.56,13.63)                         
  tdi (net)                      6        0.005                                    1.070     0.000      0.506 f    [0.00,0.00]                           
  U269/I (BUFFD1BWP16P90CPD)                        0.000     0.012     0.000      1.070     0.001 *    0.507 f    (58.49,16.90)                         0.72
  U269/Z (BUFFD1BWP16P90CPD)                                  0.008                1.060     0.020      0.527 f    (58.64,16.90)                         0.72
  n467 (net)                     1        0.001                                    1.070     0.000      0.527 f    [0.00,0.00]                           
  U548/I (INVD1BWP16P90CPD)                         0.000     0.008     0.000      1.070     0.000 *    0.527 f    (58.47,18.19)                         0.72
  U548/ZN (INVD1BWP16P90CPD)                                  0.015                1.060     0.015      0.542 r    (58.55,18.19)                         0.72
  n461 (net)                     1        0.002                                    1.070     0.000      0.542 r    [0.00,0.00]                           
  U547/I (INVD4BWP16P90CPD)                         0.000     0.015     0.000      1.070     0.000 *    0.542 r    (59.33,18.10)                         0.72
  U547/ZN (INVD4BWP16P90CPD)                                  0.135                1.060     0.092      0.635 f    (59.46,18.10)                         0.72
  dbg_datf_si[0] (net)           1        0.100                                    1.070     0.000      0.635 f    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.136     0.000      1.070     0.022 *    0.657 f    (61.56,16.03)                         
  data arrival time                                                                                     0.657                                            

  clock clock (rise edge)                                                                    1.190      1.190                                            
  clock network delay (ideal)                                                                0.000      1.190                                            
  clock uncertainty                                                                         -0.010      1.180                                            
  output external delay                                                                     -0.500      0.680                                            
  data required time                                                                                    0.680                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.680                                            
  data arrival time                                                                                    -0.657                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.023                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.007                1.060     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U281/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.007     0.000      1.070     0.000 *    0.502 f    (58.27,13.13)                         0.72
  U281/ZN (AOI22D1BWP16P90CPDULVT)                                           0.010                1.060     0.009      0.511 r    (58.11,13.07)                         0.72
  n455 (net)                                    1        0.001                                    1.070     0.000      0.511 r    [0.00,0.00]                           
  U278/A1 (ND2D1BWP16P90CPDULVT)                                   0.000     0.010     0.000      1.070     0.000 *    0.511 r    (57.83,13.16)                         0.72
  U278/ZN (ND2D1BWP16P90CPDULVT)                                             0.009                1.060     0.009      0.520 f    (57.79,13.08)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.520 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.009     0.000      1.070     0.000 *    0.520 f    (61.00,12.27)                         0.72
  data arrival time                                                                                                    0.520                                            

  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  clock uncertainty                                                                                        -0.010      0.585                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.585 f                                          
  library setup time                                                                                       -0.012      0.573                                            
  data required time                                                                                                   0.573                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.573                                            
  data arrival time                                                                                                   -0.520                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.052                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)            0.000     0.070     0.000      1.070     0.000      0.595 f    (63.03,12.24)          i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                        0.008                1.060     0.053      0.648 r    (62.60,12.24)                         0.72
  n404 (net)                                    1        0.003                                    1.070     0.000      0.648 r    [0.00,0.00]                           
  U531/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.008     0.000      1.070     0.000 *    0.649 r    (59.95,11.95)                         0.72
  U531/Z (CKBD14BWP16P90CPDULVT)                                             0.026                1.060     0.027      0.676 r    (60.94,11.95)                         0.72
  tdo (net)                                     1        0.100                                    1.070     0.000      0.676 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.029     0.000      1.070     0.012 *    0.688 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.688                                            

  clock clock (rise edge)                                                                                   1.190      1.190                                            
  clock network delay (ideal)                                                                               0.000      1.190                                            
  clock uncertainty                                                                                        -0.010      1.180                                            
  output external delay                                                                                    -0.500      0.680                                            
  data required time                                                                                                   0.680                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.680                                            
  data arrival time                                                                                                   -0.688                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.008                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      1.070     0.000      0.000 r    (52.60,16.36)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.046                1.060     0.135      0.135 r    (52.35,16.32)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.135 r    [0.00,0.01]                           
  U299/I (INVD1BWP16P90CPD)                                        0.000     0.046     0.000      1.070     0.000 *    0.135 r    (50.33,15.64)                         0.72
  U299/ZN (INVD1BWP16P90CPD)                                                 0.048                1.060     0.051      0.186 f    (50.40,15.65)                         0.72
  n391 (net)                                    8        0.007                                    1.070     0.000      0.186 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.048     0.000      1.070     0.000 *    0.187 f    (51.61,17.67)                         0.72
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.029                1.060     0.035      0.222 r    (51.72,17.70)                         0.72
  n219 (net)                                    3        0.002                                    1.070     0.000      0.222 r    [0.00,0.00]                           
  U271/B1 (IND2D1BWP16P90CPD)                                      0.000     0.029     0.000      1.070     0.000 *    0.223 r    (49.47,14.83)                         0.72
  U271/ZN (IND2D1BWP16P90CPD)                                                0.075                1.060     0.062      0.285 f    (49.53,14.76)                         0.72
  n217 (net)                                    7        0.006                                    1.070     0.000      0.285 f    [0.00,0.01]                           
  U272/B1 (IND2D1BWP16P90CPD)                                      0.000     0.075     0.000      1.070     0.000 *    0.285 f    (51.94,13.91)                         0.72
  U272/ZN (IND2D1BWP16P90CPD)                                                0.027                1.060     0.033      0.318 r    (52.00,13.84)                         0.72
  n141 (net)                                    2        0.002                                    1.070     0.000      0.318 r    [0.00,0.00]                           
  U282/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.027     0.000      1.070     0.000 *    0.318 r    (52.20,13.61)                         0.72
  U282/ZN (NR3SKPBD1BWP16P90CPD)                                             0.025                1.060     0.030      0.348 f    (52.40,13.52)                         0.72
  n143 (net)                                    1        0.001                                    1.070     0.000      0.348 f    [0.00,0.00]                           
  U276/B (IAO21D1BWP16P90CPD)                                      0.000     0.025     0.000      1.070     0.000 *    0.348 f    (55.87,13.33)                         0.72
  U276/ZN (IAO21D1BWP16P90CPD)                                               0.036                1.060     0.034      0.383 r    (55.92,13.41)                         0.72
  n146 (net)                                    4        0.003                                    1.070     0.000      0.383 r    [0.00,0.00]                           
  U275/B (OA21D1BWP16P90CPD)                                       0.000     0.036     0.000      1.070     0.000 *    0.383 r    (55.81,13.36)                         0.72
  U275/Z (OA21D1BWP16P90CPD)                                                 0.014                1.060     0.044      0.427 r    (55.94,13.39)                         0.72
  n453 (net)                                    1        0.001                                    1.070     0.000      0.427 r    [0.00,0.00]                           
  U279/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.014     0.000      1.070     0.000 *    0.427 r    (57.61,12.94)                         0.72
  U279/ZN (AOI21D2BWP16P90CPDULVT)                                           0.011                1.060     0.007      0.434 f    (57.52,13.00)                         0.72
  n452 (net)                                    1        0.001                                    1.070     0.000      0.434 f    [0.00,0.00]                           
  U278/A2 (ND2D1BWP16P90CPDULVT)                                   0.000     0.011     0.000      1.070     0.000 *    0.434 f    (57.69,13.11)                         0.72
  U278/ZN (ND2D1BWP16P90CPDULVT)                                             0.008                1.060     0.007      0.441 r    (57.79,13.08)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.441 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)              0.000     0.008     0.000      1.070     0.000 *    0.441 r    (61.00,12.27)                         0.72
  data arrival time                                                                                                    0.441                                            

  clock clock (fall edge)                                                                                   0.595      0.595                                            
  clock network delay (ideal)                                                                               0.000      0.595                                            
  clock uncertainty                                                                                        -0.010      0.585                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                     0.000      0.585 f                                          
  library setup time                                                                                       -0.003      0.582                                            
  data required time                                                                                                   0.582                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.582                                            
  data arrival time                                                                                                   -0.441                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.141                                            


1
