/*
 * Digilent YPACKET2 board DTS
 *
 *  Copyright (C) 2011 - 2015 Xilinx
 *  Copyright (C) 2012 National Instruments Corp.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/dts-v1/;
#include "zynq-7000.dtsi"

/ {
	model = "Zynq YPacket2 Development Board";
	compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000";

	aliases {
		serial0 = &uart0;
		spi5 = &qspi;
        spi0 = &spi0;
        spi1 = &spi1;
		ethernet0 = &gem1;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x20000000>;
	};

	chosen {
		bootargs = "earlyprintk";
		linux,stdout-path = &uart0;
		stdout-path = &uart0;
	};

};

&clkc {
	ps-clk-frequency = <50000000>;
};


&qspi {
	status = "okay";
	is-dual = <0>;
	num-cs = <1>;
	flash@0 {
		compatible = "mt25ql02g";
		reg = <0x0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
		spi-max-frequency = <125000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		partition@qspi-fsbl-uboot {
			label = "qspi-fsbl-uboot";
			reg = <0x0 0x1000000>;
		};
		partition@qspi-sw-bank0 {
			label = "qspi-sw-bank0";
			reg = <0x1000000 0x6000000>;
		};
		partition@qspi-sw-bank1 {
			label = "qspi-sw-bank1";
			reg = <0x7000000 0x6000000>;
		};
		partition@qspi-jffs2 {
			label = "qspi-fs";
			reg = <0xd000000 0x3000000>;
		};
	};
};

&spi1 {

    status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;
	num-cs = <2>;
	is-decoded-cs = <0>;
	spi-max-frequency = <166666700>;

	spidev@0{
		compatible="spidev";
		reg =<0>; //chipselect 0
		spi-max-frequency= <100000>;
	};
	spidev@1{
		compatible="spidev";
		reg =<1>; //chipselect 1
		spi-max-frequency= <100000>;
	};

};

&spi0 {

    status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;
	num-cs = <1>;
	is-decoded-cs = <0>;
	spidev@0{
		compatible="spidev";
		reg =<0>; //chipselect 0
		spi-max-frequency= <100000>;
	};
};

&pinctrl0 {
	pinctrl_uart0_default: uart0-default {
		mux {
			groups = "uart0_0_grp";
			function = "uart0";
		};

		conf {
			groups = "uart0_0_grp";
			slew-rate = <0>;
			io-standard = <1>;
		};

		conf-rx {
			pins = "MIO22";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO23";
			bias-disable;
		};
	};
};

&uart0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart0_default>;
};

&gem1 {
	status = "okay";
    phy-mode = "sgmii";

    phy-handle = <&phy1>;

    phy1: phy@16 {
                compatible = "Xilinx PCS/PMA PHY";
                device_type = "ethernet-phy";
                reg = <16>;
    };

};


