
---------- Begin Simulation Statistics ----------
final_tick                               3992586640266                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178137                       # Simulator instruction rate (inst/s)
host_mem_usage                              134397076                       # Number of bytes of host memory used
host_op_rate                                   207116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 72250.78                       # Real time elapsed on the host
host_tick_rate                               41873567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 12870561640                       # Number of instructions simulated
sim_ops                                   14964319931                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.025398                       # Number of seconds simulated
sim_ticks                                3025397881932                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   204                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           70                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.111826                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       906092939                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   2054081675                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1677444                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1862855140                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     54684618                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     54687166                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         2548                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      2335411447                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS       174461060                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        4176212961                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       3898283538                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1677039                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         2316835875                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     763653024                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls    120179370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     45954727                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts  10870561639                       # Number of instructions committed
system.switch_cpus.commit.committedOps    12647022907                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   7248532214                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.744770                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.653830                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3961823923     54.66%     54.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    871667742     12.03%     66.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    700631094      9.67%     76.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    179868939      2.48%     78.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    445860315      6.15%     84.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5    111558279      1.54%     86.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6    110252973      1.52%     88.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7    103215925      1.42%     89.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    763653024     10.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   7248532214                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls    174014855                       # Number of function calls committed.
system.switch_cpus.commit.int_insts       11268277790                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            2457444935                       # Number of loads committed
system.switch_cpus.commit.membars           133532064                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   7834773274     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    494065508      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   2457444935     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1860739190     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total  12647022907                       # Class of committed instruction
system.switch_cpus.commit.refs             4318184125                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         205311483                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts         10870561639                       # Number of Instructions Simulated
system.switch_cpus.committedOps           12647022907                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.667413                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.667413                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    4780969833                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           411                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    904450571                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts    12719148131                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        581673690                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles        1390175256                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1791129                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           574                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     500540810                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          2335411447                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines        1259000403                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            5993351174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        349849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts            10955600681                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          221                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3583068                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.321897                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles   1260007745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches   1135238617                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.510045                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   7255150724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.756458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.884026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4731023785     65.21%     65.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        433196132      5.97%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        191683252      2.64%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        216121691      2.98%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        261338508      3.60%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        140507421      1.94%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        341501366      4.71%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         36689567      0.51%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        903089002     12.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   7255150724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      72                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2498557                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       2320266485                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.759494                       # Inst execution rate
system.switch_cpus.iew.exec_refs           4419825177                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1863185336                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       207554749                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    2466623407                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts    120597076                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11682                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1867355216                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts  12692977657                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    2556639841                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1548372                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts   12765393545                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       10945180                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      43355019                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1791129                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      56033856                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    497512702                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          624                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       145354                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     93889692                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9178471                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      6616018                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       145354                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2491699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers       12413923518                       # num instructions consuming a value
system.switch_cpus.iew.wb_count           12669274836                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.573076                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        7114115666                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.746246                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent            12669874049                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads      15610609266                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      9064493923                       # number of integer regfile writes
system.switch_cpus.ipc                       1.498323                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.498323                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    7852059288     61.50%     61.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    494107779      3.87%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   2556706168     20.03%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1864068685     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total    12766941923                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           234051238                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018333                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11733459      5.01%      5.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       26706172     11.41%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       99208754     42.39%     58.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      96402853     41.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses    12701871436                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  32438527724                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses  12463936394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes  12533482114                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded        12572380580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued       12766941923                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded    120597077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     45954727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        22752                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       417707                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     37819352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   7255150724                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.759707                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.184513                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3183928514     43.89%     43.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1   1217099220     16.78%     60.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    748798036     10.32%     70.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    542022697      7.47%     78.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    495581023      6.83%     85.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    433319311      5.97%     91.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    301614549      4.16%     95.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    194728393      2.68%     98.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    138058981      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   7255150724                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.759707                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      299121725                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    584580830                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    205338442                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    205595117                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    139556813                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    106759638                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   2466623407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1867355216                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     13434932932                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      480716664                       # number of misc regfile writes
system.switch_cpus.numCycles               7255150796                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       539589077                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps   13246229134                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      617984530                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        764002891                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      371514236                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           280                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   20379920723                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts    12705651474                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands  13306388088                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles        1707993536                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      177763594                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1791129                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1242733202                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         60158918                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups  15560676824                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   2999040883                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    147721800                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        2637653112                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts    120597081                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    136978493                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          19177854172                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         25392578858                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        136893531                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        68444913                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          204                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     42909067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     85818134                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           70                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port           71                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        13440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   13440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.reqLayer0.occupancy              349747                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              353397                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             330921                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3992586640266                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          42908659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     40363816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2545286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              408                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             408                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     42908624                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    128727096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             128727201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  10658915584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10658924544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              70                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42909137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42908933    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    204      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42909137                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       103112948586                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       89465331720                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           4480                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           35                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                35                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                  719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          1481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                1481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          1481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total                2200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.019244590002                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             777197                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                52                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         17                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        35                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       34                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      70                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     33.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                      543012                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    170000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                1180512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15970.94                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34720.94                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      23                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     36                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.65                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               51.43                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                   34                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                  70                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           30                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   189.866667                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   156.696548                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   149.842154                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127            3     10.00%     10.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           19     63.33%     73.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319            4     13.33%     86.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            2      6.67%     93.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      3.33%     96.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            1      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           30                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     10.666667                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean     7.651725                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.571878                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2                1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.333333                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.327344                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               2     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  2176                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   3520                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   2176                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                4480                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                  16202194311                       # Total gap between requests
system.mem_ctrls0.avgGap                 311580659.83                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         3520                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 719.244239904875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1163.483329257886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks           70                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1180512                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 144366778794                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     34720.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 2062382554.20                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   56.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy              128520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy               68310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy             157080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    238822059840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     43635298350                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1125007150560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1407465066240                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.216517                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2924363723510                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 101024560000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT      9598422                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy               85680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy               45540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy              85680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy             83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    238822059840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     43634911320                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1125007576800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1407464848380                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.216445                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 2924364614143                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 101024560000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT      8707789                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           4480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           35                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                35                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data           42                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                  762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          1481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                1481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          1481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data           42                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total                2242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000031604                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.019246373174                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             777194                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                43                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         18                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        35                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       36                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      70                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.01                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     1115632                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    180000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                1790632                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    30989.78                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               49739.78                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      20                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     31                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.56                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               44.29                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                   36                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                  70                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           30                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   172.800000                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   152.517617                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   124.815560                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127            1      3.33%      3.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           22     73.33%     76.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319            6     20.00%     96.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           30                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean            13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    18.384776                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     22.500000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    22.494444                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  2304                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   2880                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   2304                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                4480                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  16202291889                       # Total gap between requests
system.mem_ctrls1.avgGap                 305703620.55                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         2880                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 719.244239904875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 42.308484700287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 951.940905756452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks           70                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1720632                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 269396602451                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     50606.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 3848522892.16                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy              149940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy               79695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy             185640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    238822059840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     43635008220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1125007496160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1407465162195                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.216549                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2924364401854                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 101024560000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT      8920078                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy               64260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy               34155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy              71400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy             52200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    238822059840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     43634226750                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1125007756800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1407464265405                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.216253                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 2924366088597                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 101024560000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT      7233335                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     42909031                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42909032                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     42909031                       # number of overall hits
system.l2.overall_hits::total                42909032                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                     35                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data            1                       # number of overall misses
system.l2.overall_misses::total                    35                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3202143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data        85902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          3288045                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3202143                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data        85902                       # number of overall miss cycles
system.l2.overall_miss_latency::total         3288045                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     42909032                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42909067                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     42909032                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42909067                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000001                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000001                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94180.676471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data        85902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93944.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94180.676471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data        85902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93944.142857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  70                       # number of writebacks
system.l2.writebacks::total                        70                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                35                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               35                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2912964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data        77193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2990157                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2912964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data        77193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2990157                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85675.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data        77193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85433.057143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85675.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data        77193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85433.057143                       # average overall mshr miss latency
system.l2.replacements                             70                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     40363746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         40363746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     40363746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     40363746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   408                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data          408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3202143                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3202143                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94180.676471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94180.676471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2912964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2912964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85675.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85675.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     42908623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          42908623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data        85902                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        85902                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     42908624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      42908624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        85902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        85902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data        77193                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        77193                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        77193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77193                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    98320052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32838                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2994.093794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     142.937377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst               94                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32496.125246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    33.937377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1373086950                       # Number of tag accesses
system.l2.tags.data_accesses               1373086950                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   3025397881932                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1259000350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3261099999                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1259000350                       # number of overall hits
system.cpu.icache.overall_hits::total      3261099999                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            881                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total           881                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4415613                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4415613                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4415613                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4415613                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1259000400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3261100880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1259000400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3261100880                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88312.260000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5012.046538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88312.260000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5012.046538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          242                       # number of writebacks
system.cpu.icache.writebacks::total               242                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3258021                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3258021                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3258021                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3258021                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93086.314286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93086.314286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93086.314286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93086.314286                       # average overall mshr miss latency
system.cpu.icache.replacements                    242                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1259000350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3261099999                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           881                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4415613                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4415613                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1259000400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3261100880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88312.260000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5012.046538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3258021                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3258021                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93086.314286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93086.314286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.945082                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3261100865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3765705.386836                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.471150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.473932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.957486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      127182935186                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     127182935186                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   3455018255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       4170470094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   3455018255                       # number of overall hits
system.cpu.dcache.overall_hits::total      4170470094                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    159716690                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      169477521                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    159716690                       # number of overall misses
system.cpu.dcache.overall_misses::total     169477521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1879565832372                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1879565832372                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1879565832372                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1879565832372                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   3614734945                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   4339947615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   3614734945                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   4339947615                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.044185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11768.124123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11090.354764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11768.124123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11090.354764                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     49766687                       # number of writebacks
system.cpu.dcache.writebacks::total          49766687                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data    116807862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    116807862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data    116807862                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    116807862                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     42908828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     42908828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     42908828                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     42908828                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 438040953891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 438040953891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 438040953891                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 438040953891                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011871                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009887                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011871                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009887                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10208.644102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10208.644102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10208.644102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10208.644102                       # average overall mshr miss latency
system.cpu.dcache.replacements               52669681                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1714459049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      2111939149                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    159715874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     165936234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1879556306841                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1879556306841                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1874174923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2277875383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.085219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11768.124606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11326.979416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data    116807454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    116807454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     42908420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     42908420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 438036870627                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 438036870627                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10208.646010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10208.646010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1740559206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     2058530945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3541287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9525531                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9525531                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1740560022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   2062072232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11673.444853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.689850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          408                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          408                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      4083264                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4083264                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data    120178975                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    139018504                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          407                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          481                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4836783                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4836783                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data    120179382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    139018985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11883.987715                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10055.681913                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          203                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          203                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          204                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          204                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2211768                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2211768                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data    120179166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    139018769                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data    120179166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    139018769                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3992586640266                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999648                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          4501177304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          52669937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.460085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   102.176080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   153.823569                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.399125                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.600873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      147828201745                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     147828201745                       # Number of data accesses

---------- End Simulation Statistics   ----------
