# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_6.2.srcs/sources_1/imports/sources_1/new/M.vhd" \
"../../../../Esercizio_6.2.srcs/sources_1/imports/sources_1/new/MEM.vhd" \
"../../../../Esercizio_6.2.srcs/sources_1/imports/sources_1/new/ROM.vhd" \
"../../../../Esercizio_6.2.srcs/sources_1/imports/Display7Seg - Vivado/clock_divider.vhd" \
"../../../../Esercizio_6.2.srcs/sources_1/imports/sources_1/new/control_unit.vhd" \
"../../../../Esercizio_6.2.srcs/sources_1/imports/sources_1/imports/new/counter.vhd" \
"../../../../Esercizio_6.2.srcs/sources_1/imports/sources_1/new/sistema_PO_PC.vhd" \

# Do not sort compile order
nosort
