###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Mon Mar 14 07:38:38 2022
#  Design:            cpu_z80
#  Command:           opt_design -post_cts
###############################################################
Path 1: MET (0.972 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.418 (P)
          Arrival:=          8.744              4.668
 
Clock Gating Setup:-         0.000
    Required Time:=          8.744
     Launch Clock:-          4.668
        Data Path:-          3.105
            Slack:=          0.972
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.001       -    4.251  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  R     INX16           4  0.135   0.203       -    4.454  
  CLK__L1_N0                  -      -     -     (net)           4      -       -       -        -  
  CLK__L2_I3/Q                -      A->Q  F     INX8           10  0.080   0.057       -    4.511  
  CLK__L2_N3                  -      -     -     (net)          10      -       -       -        -  
  CLK__L3_I1/Q                -      A->Q  R     INX2            1  0.069   0.066       -    4.577  
  CLK__L3_N1                  -      -     -     (net)           1      -       -       -        -  
  CLK__L4_I1/Q                -      A->Q  F     INX6           15  0.085   0.091       -    4.668  
  CLK__L4_N1                  -      -     -     (net)          15      -       -       -        -  
  RC_CG_HIER_INST4/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.115   0.218   2.887    7.772  
  RC_CG_HIER_INST4/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST4/g12/B      -      B     F     AND2X1          1  0.079   0.000       -    7.772  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.001      -    8.501  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  F     INX16           4  0.207   0.181      -    8.682  
  CLK__L1_N0              -      -     -     (net)           4      -       -      -        -  
  CLK__L2_I3/Q            -      A->Q  R     INX8           10  0.074   0.062      -    8.744  
  CLK__L2_N3              -      -     -     (net)          10      -       -      -        -  
  RC_CG_HIER_INST4/g12/A  -      A     R     AND2X1         10  0.078   0.004      -    8.744  
#--------------------------------------------------------------------------------------------
Path 2: MET (1.088 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.240 (P)          0.418 (P)
          Arrival:=          8.740              4.668
 
Clock Gating Setup:-         0.000
    Required Time:=          8.740
     Launch Clock:-          4.668
        Data Path:-          2.985
            Slack:=          1.088
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.001       -    4.251  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  R     INX16           4  0.135   0.203       -    4.454  
  CLK__L1_N0                  -      -     -     (net)           4      -       -       -        -  
  CLK__L2_I3/Q                -      A->Q  F     INX8           10  0.080   0.057       -    4.511  
  CLK__L2_N3                  -      -     -     (net)          10      -       -       -        -  
  CLK__L3_I1/Q                -      A->Q  R     INX2            1  0.069   0.066       -    4.577  
  CLK__L3_N1                  -      -     -     (net)           1      -       -       -        -  
  CLK__L4_I1/Q                -      A->Q  F     INX6           15  0.085   0.091       -    4.668  
  CLK__L4_N1                  -      -     -     (net)          15      -       -       -        -  
  RC_CG_HIER_INST3/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.115   0.237   2.748    7.653  
  RC_CG_HIER_INST3/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST3/g12/B      -      B     F     AND2X1          1  0.098   0.001       -    7.653  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.001      -    8.501  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  F     INX16           4  0.207   0.180      -    8.681  
  CLK__L1_N0              -      -     -     (net)           4      -       -      -        -  
  CLK__L2_I1/Q            -      A->Q  R     INX8            9  0.074   0.059      -    8.740  
  CLK__L2_N1              -      -     -     (net)           9      -       -      -        -  
  RC_CG_HIER_INST3/g12/A  -      A     R     AND2X1          9  0.076   0.002      -    8.740  
#--------------------------------------------------------------------------------------------
Path 3: MET (3.627 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.240 (P)          0.417 (P)
          Arrival:=          8.740              4.667
 
Clock Gating Setup:-         0.000
    Required Time:=          8.740
     Launch Clock:-          4.667
        Data Path:-          0.447
            Slack:=          3.627
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.001       -    4.251  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  R     INX16           4  0.135   0.203       -    4.454  
  CLK__L1_N0                  -      -     -     (net)           4      -       -       -        -  
  CLK__L2_I3/Q                -      A->Q  F     INX8           10  0.080   0.057       -    4.511  
  CLK__L2_N3                  -      -     -     (net)          10      -       -       -        -  
  CLK__L3_I1/Q                -      A->Q  R     INX2            1  0.069   0.066       -    4.577  
  CLK__L3_N1                  -      -     -     (net)           1      -       -       -        -  
  CLK__L4_I1/Q                -      A->Q  F     INX6           15  0.085   0.090       -    4.667  
  CLK__L4_N1                  -      -     -     (net)          15      -       -       -        -  
  RC_CG_HIER_INST2/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.115   0.242   0.205    5.113  
  RC_CG_HIER_INST2/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST2/g12/B      -      B     F     AND2X1          1  0.097   0.000       -    5.113  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.001      -    8.501  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  F     INX16           4  0.207   0.180      -    8.681  
  CLK__L1_N0              -      -     -     (net)           4      -       -      -        -  
  CLK__L2_I1/Q            -      A->Q  R     INX8            9  0.074   0.059      -    8.740  
  CLK__L2_N1              -      -     -     (net)           9      -       -      -        -  
  RC_CG_HIER_INST2/g12/A  -      A     R     AND2X1          9  0.076   0.002      -    8.740  
#--------------------------------------------------------------------------------------------
Path 4: MET (3.669 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.245 (P)          0.424 (P)
          Arrival:=          8.745              4.674
 
Clock Gating Setup:-         0.000
    Required Time:=          8.745
     Launch Clock:-          4.674
        Data Path:-          0.401
            Slack:=          3.669
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.401    5.075  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B      -      B      F     AND2X4          1  0.193   0.002    5.075  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.062    8.745  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A  -      A     R     AND2X4         10  0.079   0.008    8.745  
#-------------------------------------------------------------------------------------------------------
Path 5: MET (3.680 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.416 (P)
          Arrival:=          8.742              4.666
 
Clock Gating Setup:-         0.000
    Required Time:=          8.742
     Launch Clock:-          4.666
        Data Path:-          0.397
            Slack:=          3.680
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                                  -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                                  -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                                  -      A->Q   F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                                    -      -      -     (net)          15      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.114   0.397    5.063  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B      -      B      F     AND2X4          1  0.190   0.002    5.063  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                              -      A->Q  R     INX8           10  0.074   0.060    8.742  
  CLK__L2_N3                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A  -      A     R     AND2X4         10  0.077   0.002    8.742  
#-------------------------------------------------------------------------------------------------------
Path 6: MET (3.682 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.424 (P)
          Arrival:=          8.742              4.674
 
Clock Gating Setup:-         0.000
    Required Time:=          8.742
     Launch Clock:-          4.674
        Data Path:-          0.387
            Slack:=          3.682
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.387    5.060  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X4          1  0.176   0.001    5.060  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                              -      A->Q  R     INX8           10  0.074   0.060    8.742  
  CLK__L2_N3                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A  -      A     R     AND2X4         10  0.077   0.002    8.742  
#-------------------------------------------------------------------------------------------------------
Path 7: MET (3.688 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.415 (P)
          Arrival:=          8.742              4.665
 
Clock Gating Setup:-         0.000
    Required Time:=          8.742
     Launch Clock:-          4.665
        Data Path:-          0.389
            Slack:=          3.688
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                           -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                         -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                           -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                         -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                           -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                         -      A->Q   F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                           -      -      -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.115   0.389    5.054  
  CPU_REGS_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g13/B      -      B      F     AND2X4          1  0.181   0.002    5.054  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                       -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                     -      A->Q  R     INX8           10  0.074   0.060    8.742  
  CLK__L2_N3                       -      -     -     (net)          10      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g13/A  -      A     R     AND2X4         10  0.077   0.002    8.742  
#----------------------------------------------------------------------------------------------
Path 8: MET (3.689 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.245 (P)          0.424 (P)
          Arrival:=          8.745              4.674
 
Clock Gating Setup:-         0.000
    Required Time:=          8.745
     Launch Clock:-          4.674
        Data Path:-          0.382
            Slack:=          3.689
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.382    5.056  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B      -      B      F     AND2X4          1  0.171   0.002    5.056  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.062    8.745  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A  -      A     R     AND2X4         10  0.079   0.008    8.745  
#-------------------------------------------------------------------------------------------------------
Path 9: MET (3.690 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.423 (P)
          Arrival:=          8.742              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.742
     Launch Clock:-          4.673
        Data Path:-          0.380
            Slack:=          3.690
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.380    5.053  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B      -      B      F     AND2X4          1  0.168   0.001    5.053  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.060    8.742  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A  -      A     R     AND2X4         10  0.079   0.006    8.742  
#-------------------------------------------------------------------------------------------------------
Path 10: MET (3.693 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.424 (P)
          Arrival:=          8.743              4.674
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.674
        Data Path:-          0.376
            Slack:=          3.693
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.094    4.674  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.376    5.051  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X4          1  0.165   0.001    5.051  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.061    8.743  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A  -      A     R     AND2X4         10  0.079   0.007    8.743  
#-------------------------------------------------------------------------------------------------------
Path 11: MET (3.695 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.423 (P)
          Arrival:=          8.743              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.673
        Data Path:-          0.375
            Slack:=          3.695
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.375    5.048  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B      -      B      F     AND2X4          1  0.163   0.001    5.048  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.061    8.743  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A  -      A     R     AND2X4         10  0.079   0.007    8.743  
#-------------------------------------------------------------------------------------------------------
Path 12: MET (3.696 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.241 (P)          0.423 (P)
          Arrival:=          8.741              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.741
     Launch Clock:-          4.673
        Data Path:-          0.372
            Slack:=          3.696
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.372    5.045  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B      -      B      F     AND2X4          1  0.160   0.001    5.045  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.059    8.741  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A  -      A     R     AND2X4         10  0.079   0.005    8.741  
#-------------------------------------------------------------------------------------------------------
Path 13: MET (3.699 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST5/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.416 (P)
          Arrival:=          8.742              4.666
 
Clock Gating Setup:-         0.000
    Required Time:=          8.742
     Launch Clock:-          4.666
        Data Path:-          0.377
            Slack:=          3.699
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                           -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                         -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                           -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                         -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                           -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                         -      A->Q   F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                           -      -      -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.115   0.377    5.043  
  CPU_REGS_RC_CG_HIER_INST5/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g13/B      -      B      F     AND2X4          1  0.167   0.001    5.043  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                       -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                     -      A->Q  R     INX8           10  0.074   0.060    8.742  
  CLK__L2_N3                       -      -     -     (net)          10      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g13/A  -      A     R     AND2X4         10  0.077   0.002    8.742  
#----------------------------------------------------------------------------------------------
Path 14: MET (3.705 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.423 (P)
          Arrival:=          8.743              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.673
        Data Path:-          0.365
            Slack:=          3.705
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.365    5.037  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B      -      B      F     AND2X4          1  0.152   0.001    5.037  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.061    8.743  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A  -      A     R     AND2X4          9  0.077   0.005    8.743  
#-------------------------------------------------------------------------------------------------------
Path 15: MET (3.710 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.423 (P)
          Arrival:=          8.743              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.673
        Data Path:-          0.360
            Slack:=          3.710
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.360    5.033  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B      -      B      F     AND2X4          1  0.146   0.001    5.033  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.062    8.743  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A  -      A     R     AND2X4          9  0.077   0.005    8.743  
#-------------------------------------------------------------------------------------------------------
Path 16: MET (3.712 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.424 (P)
          Arrival:=          8.743              4.674
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.674
        Data Path:-          0.357
            Slack:=          3.712
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.357    5.031  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B      -      B      F     AND2X4          1  0.143   0.001    5.031  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.061    8.743  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A  -      A     R     AND2X4         10  0.079   0.007    8.743  
#-------------------------------------------------------------------------------------------------------
Path 17: MET (3.715 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.423 (P)
          Arrival:=          8.742              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.742
     Launch Clock:-          4.673
        Data Path:-          0.354
            Slack:=          3.715
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.354    5.027  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B      -      B      F     AND2X4          1  0.141   0.001    5.027  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.061    8.742  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A  -      A     R     AND2X4          9  0.077   0.005    8.742  
#-------------------------------------------------------------------------------------------------------
Path 18: MET (3.717 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.423 (P)
          Arrival:=          8.744              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.744
     Launch Clock:-          4.673
        Data Path:-          0.355
            Slack:=          3.717
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.355    5.028  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B      -      B      F     AND2X4          1  0.141   0.001    5.028  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.062    8.744  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A  -      A     R     AND2X4         10  0.082   0.007    8.744  
#-------------------------------------------------------------------------------------------------------
Path 19: MET (3.717 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.416 (P)
          Arrival:=          8.743              4.666
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.666
        Data Path:-          0.360
            Slack:=          3.717
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                                  -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                                  -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                                  -      A->Q   F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                                    -      -      -     (net)          15      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.114   0.360    5.026  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B      -      B      F     AND2X4          1  0.148   0.001    5.026  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.061    8.743  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A  -      A     R     AND2X4         10  0.079   0.007    8.743  
#-------------------------------------------------------------------------------------------------------
Path 20: MET (3.717 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.423 (P)
          Arrival:=          8.746              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.746
     Launch Clock:-          4.673
        Data Path:-          0.356
            Slack:=          3.717
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.356    5.029  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B      -      B      F     AND2X4          1  0.142   0.001    5.029  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A  -      A     R     AND2X4         10  0.082   0.008    8.746  
#-------------------------------------------------------------------------------------------------------
Path 21: MET (3.719 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST8/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.418 (P)
          Arrival:=          8.744              4.668
 
Clock Gating Setup:-         0.000
    Required Time:=          8.744
     Launch Clock:-          4.668
        Data Path:-          0.358
            Slack:=          3.719
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                           -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                         -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                           -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                         -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                           -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                         -      A->Q   F     INX6           15  0.085   0.091    4.668  
  CLK__L4_N1                           -      -      -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.115   0.358    5.026  
  CPU_REGS_RC_CG_HIER_INST8/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g13/B      -      B      F     AND2X4          1  0.146   0.001    5.026  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                       -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                     -      A->Q  R     INX8           10  0.074   0.062    8.744  
  CLK__L2_N3                       -      -     -     (net)          10      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g13/A  -      A     R     AND2X4         10  0.077   0.004    8.744  
#----------------------------------------------------------------------------------------------
Path 22: MET (3.719 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.423 (P)
          Arrival:=          8.746              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.746
     Launch Clock:-          4.673
        Data Path:-          0.354
            Slack:=          3.719
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.354    5.027  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B      -      B      F     AND2X4          1  0.140   0.001    5.027  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A  -      A     R     AND2X4         10  0.082   0.008    8.746  
#-------------------------------------------------------------------------------------------------------
Path 23: MET (3.719 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.424 (P)
          Arrival:=          8.743              4.674
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.674
        Data Path:-          0.349
            Slack:=          3.719
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.349    5.023  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B      -      B      F     AND2X4          1  0.135   0.001    5.023  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.061    8.743  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A  -      A     R     AND2X4         10  0.082   0.005    8.743  
#-------------------------------------------------------------------------------------------------------
Path 24: MET (3.723 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.423 (P)
          Arrival:=          8.743              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.673
        Data Path:-          0.347
            Slack:=          3.723
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.347    5.020  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B      -      B      F     AND2X4          1  0.133   0.001    5.020  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.062    8.743  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A  -      A     R     AND2X4          9  0.077   0.005    8.743  
#-------------------------------------------------------------------------------------------------------
Path 25: MET (3.727 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.417 (P)
          Arrival:=          8.743              4.667
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.667
        Data Path:-          0.349
            Slack:=          3.727
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                           -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                         -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                           -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                         -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                           -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                         -      A->Q   F     INX6           15  0.085   0.090    4.667  
  CLK__L4_N1                           -      -      -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.115   0.349    5.016  
  CPU_REGS_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g13/B      -      B      F     AND2X2          1  0.136   0.001    5.016  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                       -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                     -      A->Q  R     INX8           10  0.074   0.061    8.743  
  CLK__L2_N3                       -      -     -     (net)          10      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g13/A  -      A     R     AND2X2         10  0.077   0.003    8.743  
#----------------------------------------------------------------------------------------------
Path 26: MET (3.727 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.423 (P)
          Arrival:=          8.743              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.673
        Data Path:-          0.343
            Slack:=          3.727
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.343    5.016  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B      -      B      F     AND2X4          1  0.129   0.001    5.016  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.062    8.743  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A  -      A     R     AND2X4          9  0.077   0.005    8.743  
#-------------------------------------------------------------------------------------------------------
Path 27: MET (3.728 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.417 (P)
          Arrival:=          8.744              4.667
 
Clock Gating Setup:-         0.000
    Required Time:=          8.744
     Launch Clock:-          4.667
        Data Path:-          0.350
            Slack:=          3.728
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                                  -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                                  -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                                  -      A->Q   F     INX6           15  0.085   0.090    4.667  
  CLK__L4_N1                                    -      -      -     (net)          15      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.114   0.350    5.016  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B      -      B      F     AND2X4          1  0.137   0.001    5.016  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.062    8.744  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A  -      A     R     AND2X4         10  0.079   0.008    8.744  
#-------------------------------------------------------------------------------------------------------
Path 28: MET (3.729 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.245 (P)          0.423 (P)
          Arrival:=          8.745              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.745
     Launch Clock:-          4.673
        Data Path:-          0.343
            Slack:=          3.729
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.343    5.016  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B      -      B      F     AND2X4          1  0.129   0.001    5.016  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.063    8.745  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A  -      A     R     AND2X4         10  0.082   0.007    8.745  
#-------------------------------------------------------------------------------------------------------
Path 29: MET (3.730 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.423 (P)
          Arrival:=          8.746              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.746
     Launch Clock:-          4.673
        Data Path:-          0.343
            Slack:=          3.730
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.343    5.016  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B      -      B      F     AND2X4          1  0.129   0.001    5.016  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A  -      A     R     AND2X4         10  0.082   0.009    8.746  
#-------------------------------------------------------------------------------------------------------
Path 30: MET (3.730 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.423 (P)
          Arrival:=          8.746              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.746
     Launch Clock:-          4.673
        Data Path:-          0.343
            Slack:=          3.730
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.343    5.016  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B      -      B      F     AND2X4          1  0.129   0.001    5.016  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A  -      A     R     AND2X4         10  0.082   0.009    8.746  
#-------------------------------------------------------------------------------------------------------
Path 31: MET (3.733 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.241 (P)          0.416 (P)
          Arrival:=          8.741              4.666
 
Clock Gating Setup:-         0.000
    Required Time:=          8.741
     Launch Clock:-          4.666
        Data Path:-          0.342
            Slack:=          3.733
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                                  -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                                  -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                                  -      A->Q   F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                                    -      -      -     (net)          15      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.114   0.342    5.009  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B      -      B      F     AND2X4          1  0.130   0.001    5.009  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.060    8.741  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A  -      A     R     AND2X4          9  0.077   0.003    8.741  
#-------------------------------------------------------------------------------------------------------
Path 32: MET (3.733 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.423 (P)
          Arrival:=          8.746              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.746
     Launch Clock:-          4.673
        Data Path:-          0.340
            Slack:=          3.733
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.340    5.013  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B      -      B      F     AND2X4          1  0.126   0.001    5.013  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A  -      A     R     AND2X4         10  0.082   0.009    8.746  
#-------------------------------------------------------------------------------------------------------
Path 33: MET (3.736 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.240 (P)          0.417 (P)
          Arrival:=          8.740              4.667
 
Clock Gating Setup:-         0.000
    Required Time:=          8.740
     Launch Clock:-          4.667
        Data Path:-          0.336
            Slack:=          3.736
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                         -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                  -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                  -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                  -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                -      A->Q   F     INX6           15  0.085   0.091    4.667  
  CLK__L4_N1                  -      -      -     (net)          15      -       -        -  
  RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.115   0.336    5.004  
  RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/g12/B      -      B      F     AND2X4          1  0.123   0.001    5.004  
#------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0              -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q            -      A->Q  R     INX8            9  0.074   0.059    8.740  
  CLK__L2_N1              -      -     -     (net)           9      -       -        -  
  RC_CG_HIER_INST1/g12/A  -      A     R     AND2X4          9  0.076   0.002    8.740  
#-------------------------------------------------------------------------------------
Path 34: MET (3.737 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.423 (P)
          Arrival:=          8.746              4.673
 
Clock Gating Setup:-         0.000
    Required Time:=          8.746
     Launch Clock:-          4.673
        Data Path:-          0.336
            Slack:=          3.737
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.336    5.009  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B      -      B      F     AND2X2          1  0.121   0.001    5.009  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A  -      A     R     AND2X2         10  0.082   0.008    8.746  
#-------------------------------------------------------------------------------------------------------
Path 35: MET (3.738 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST7/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.418 (P)
          Arrival:=          8.744              4.668
 
Clock Gating Setup:-         0.000
    Required Time:=          8.744
     Launch Clock:-          4.668
        Data Path:-          0.338
            Slack:=          3.738
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                           -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                         -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                           -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                         -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                           -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                         -      A->Q   F     INX6           15  0.085   0.091    4.668  
  CLK__L4_N1                           -      -      -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.115   0.338    5.006  
  CPU_REGS_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g13/B      -      B      F     AND2X4          1  0.125   0.001    5.006  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                       -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                     -      A->Q  R     INX8           10  0.074   0.062    8.744  
  CLK__L2_N3                       -      -     -     (net)          10      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g13/A  -      A     R     AND2X4         10  0.077   0.004    8.744  
#----------------------------------------------------------------------------------------------
Path 36: MET (3.739 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.424 (P)
          Arrival:=          8.743              4.674
 
Clock Gating Setup:-         0.000
    Required Time:=          8.743
     Launch Clock:-          4.674
        Data Path:-          0.330
            Slack:=          3.739
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                    -      -      -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                  -      A->Q   F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                    -      -      -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                  -      A->Q   R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                    -      -      -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                  -      A->Q   F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                    -      -      -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.120   0.330    5.004  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X4          1  0.116   0.000    5.004  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     INX8           10  0.074   0.061    8.743  
  CLK__L2_N2                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A  -      A     R     AND2X4         10  0.079   0.007    8.743  
#-------------------------------------------------------------------------------------------------------
Path 37: MET (3.759 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.241 (P)          0.416 (P)
          Arrival:=          8.741              4.666
 
Clock Gating Setup:-         0.000
    Required Time:=          8.741
     Launch Clock:-          4.666
        Data Path:-          0.317
            Slack:=          3.759
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK    F     (arrival)       1  0.135   0.001    4.251  
  CLK                                   -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q   R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                            -      -      -     (net)           4      -       -        -  
  CLK__L2_I3/Q                          -      A->Q   F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                            -      -      -     (net)          10      -       -        -  
  CLK__L3_I1/Q                          -      A->Q   R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                            -      -      -     (net)           1      -       -        -  
  CLK__L4_I1/Q                          -      A->Q   F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                            -      -      -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.115   0.317    4.983  
  CPU_REGS_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g13/B      -      B      F     AND2X2          1  0.103   0.000    4.983  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  CLK                               -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                               -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                      -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                        -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                      -      A->Q  R     INX8           10  0.074   0.059    8.741  
  CLK__L2_N3                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g13/A  -      A     R     AND2X2         10  0.077   0.001    8.741  
#-----------------------------------------------------------------------------------------------

