{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "d5048494-00a9-41fa-9fa6-6079ab4fffa8",
   "metadata": {},
   "source": [
    "# Clock Modeling"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "156d2576-9c7c-4124-85d0-bd1b74765580",
   "metadata": {},
   "outputs": [],
   "source": [
    "import re\n",
    "import json"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2946836f-f04e-40c5-bdab-f393fd34ab8d",
   "metadata": {},
   "source": [
    "## Parsing LMK Roadmap"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "431741a6-764a-40f9-a0e8-2d78e8d3e3e9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x000:\n",
      "        RESET (end:7|start:7|width:1)\n",
      "        0 (end:6|start:6|width:1)\n",
      "        0 (end:5|start:5|width:1)\n",
      "        SPI_3WIRE_DIS (end:4|start:4|width:1)\n",
      "        0 (end:3|start:3|width:1)\n",
      "        0 (end:2|start:2|width:1)\n",
      "        0 (end:1|start:1|width:1)\n",
      "        0 (end:0|start:0|width:1)\n",
      "\n",
      "0x002:\n",
      "        0 (end:7|start:7|width:1)\n",
      "        0 (end:6|start:6|width:1)\n",
      "        0 (end:5|start:5|width:1)\n",
      "        0 (end:4|start:4|width:1)\n",
      "        0 (end:3|start:3|width:1)\n",
      "        0 (end:2|start:2|width:1)\n",
      "        0 (end:1|start:1|width:1)\n",
      "        POWERDOWN (end:0|start:0|width:1)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!head -20 lmk04828b_regmap.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "4008264f-9591-4eb7-b2dd-4720f12394ea",
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"lmk04828b_regmap.txt\", \"r\") as f:\n",
    "    regmap_lines = f.read().strip().split(\"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 65,
   "id": "52a7b4ae-68cf-4ca2-b65e-77276133498e",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Field:\n",
    "    def __init__(self, parent, end, start, name):\n",
    "        self.parent = parent\n",
    "        self.end = end\n",
    "        self.start = start\n",
    "        self.name = name\n",
    "        self.value = 0\n",
    "        \n",
    "        self.width = end-start+1\n",
    "        self.mask = ((1 << width)-1) << start\n",
    "        \n",
    "    @property\n",
    "    def __dict__(self):\n",
    "        return {\"fieldtype\": \"normal\", \"end\": self.end, \"start\": self.start, \"name\": self.name, \"description\": \"\", \"default\": 0, \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        { \"value\": 0, \"name\": \"NAME\", \"description\": \"Descr\" }\n",
    "                    ]\n",
    "               }}\n",
    "    \n",
    "    def get(self):\n",
    "        return (self.value << self.start) & self.mask\n",
    "    \n",
    "class ConstantField:\n",
    "    def __init__(self, parent, end, start, val):\n",
    "        self.parent = parent\n",
    "        self.end = end\n",
    "        self.start = start\n",
    "        self.val = val\n",
    "        \n",
    "    @property\n",
    "    def __dict__(self):\n",
    "        return {\"fieldtype\": \"constant\", \"end\": self.end, \"start\": self.start, \"value\": self.val}\n",
    "    \n",
    "    def get(self):\n",
    "        return self.val << self.start\n",
    "\n",
    "class Register:\n",
    "    def __init__(self, addr):\n",
    "        self.addr = addr\n",
    "        self.fields = []\n",
    "        \n",
    "    @property\n",
    "    def __dict__(self):\n",
    "        return {\"addr\": self.addr, \"fields\": self.fields}\n",
    "    \n",
    "    def add_field(self, end, start, name):\n",
    "        if name == \"0\" or name == \"1\":\n",
    "            self.fields.append(ConstantField(self, end, start, int(name)))\n",
    "        elif isinstance(name, int):\n",
    "            self.fields.append(ConstantField(self, 15, 0, name))\n",
    "        else:\n",
    "            field = Field(self, end, start, name)\n",
    "            self.fields.append(field)\n",
    "            return field"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "6165eab3-8f8c-4033-93d4-52d5f3892031",
   "metadata": {},
   "outputs": [],
   "source": [
    "reg_pattern = re.compile(r\"(0|[A-Z0-9_\\[\\]:a-z]+) \\(end:(\\d)\\|start:(\\d)\\|width:(\\d)\\)\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "f99b153f-ad49-4076-89f3-00df4eee67d9",
   "metadata": {},
   "outputs": [],
   "source": [
    "regmap = {}\n",
    "regmap_fields = {}\n",
    "registers = []\n",
    "\n",
    "for line in regmap_lines:\n",
    "    if line.endswith(\":\"):\n",
    "        addr = int(line[:-1], 16)\n",
    "        \n",
    "        reg = Register(addr)\n",
    "        regmap[addr] = reg\n",
    "        registers.append(reg)\n",
    "        \n",
    "    elif len(line.strip()) > 0:\n",
    "        match = reg_pattern.match(line.strip())\n",
    "        if match is None:\n",
    "            raise RuntimeError(\"Unknown line detected: \" + line.strip())\n",
    "        \n",
    "        regname = match.group(1)\n",
    "        if regname == \"X\":\n",
    "            continue\n",
    "\n",
    "        end = int(match.group(2))\n",
    "        start = int(match.group(3))\n",
    "        width = int(match.group(4))\n",
    "        \n",
    "        # print(f\"regmap[{hex(addr):>7}] [{end}:{start}]: {regname:20}\")\n",
    "        field = reg.add_field(end, start, regname)\n",
    "        \n",
    "        if field is not None:\n",
    "            assert regname not in regmap_fields\n",
    "            regmap_fields[regname] = field"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "8834e043-279b-492e-917e-8b6e58f69049",
   "metadata": {},
   "outputs": [],
   "source": [
    "class RegisterSerializer(json.JSONEncoder):\n",
    "    def default(self, obj):\n",
    "        if isinstance(obj, Register) or isinstance(obj, Field) or isinstance(obj, ConstantField):\n",
    "            return obj.__dict__\n",
    "        else:\n",
    "            return json.JSONEncoder.default(self, obj)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "93f3cdd0-9e49-410e-a35a-a03f88c82aa8",
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"lmk04828b_regmap_fix.json\", \"w\") as f:\n",
    "    json.dump(registers, f, cls=RegisterSerializer, indent=4)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "5436ac1c-2506-45b5-8053-35abe4530237",
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_clkout_odl_idl_div(addr, p):\n",
    "    dclkout_defaults = {0: 2,\n",
    "                        2: 4,\n",
    "                        4: 8,\n",
    "                        6: 8,\n",
    "                        8: 8,\n",
    "                        10: 8,\n",
    "                        12: 2}\n",
    "    return {\n",
    "        \"addr\": addr,\n",
    "        \"fields\": [\n",
    "            {\n",
    "                \"fieldtype\": \"constant\",\n",
    "                \"end\": 7,\n",
    "                \"start\": 7,\n",
    "                \"value\": 0\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 6,\n",
    "                \"start\": 6,\n",
    "                \"name\": f\"CLKout{p[0]}_{p[1]}_ODL\",\n",
    "                \"description\": f\"Output drive level. Setting this bit increases the current to the CLKout{p[0]}_{p[1]} output buffers, which can slightly improve noise floor.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 5,\n",
    "                \"start\": 5,\n",
    "                \"name\": f\"CLKout{p[0]}_{p[1]}_IDL\",\n",
    "                \"description\": f\"Input drive level. Setting this bit increases the current to the clock distribution buffer sourcing CLKout{p[0]}_{p[1]}, which can slightly improve noise floor.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 4,\n",
    "                \"start\": 0,\n",
    "                \"name\": f\"DCLKout{p[0]}_DIV\",\n",
    "                \"description\": f\"DCLKout{p[0]}_DIV sets the divide value for the clock output; the divide may be even or odd. Both even or odd divides output a 50% duty cycle clock if duty cycle correction (DCC) is selected. Divider is unused if DCLKout{p[0]}_MUX = 2 (bypass), equivalent divide of 1.\",\n",
    "                \"default\": dclkout_defaults[p[0]],\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            }\n",
    "        ]\n",
    "    }\n",
    "\n",
    "def get_clkout_ddly(addr, p):\n",
    "    return {\n",
    "        \"addr\": addr,\n",
    "        \"fields\": [\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 7,\n",
    "                \"start\": 4,\n",
    "                \"name\": f\"DCLKout{p}_DDLY_CNTH\",\n",
    "                \"description\": \"Number of clock cycles the output is high when digital delay is engaged.\",\n",
    "                \"default\": 5,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 3,\n",
    "                \"start\": 0,\n",
    "                \"name\": f\"DCLKout{p}_DDLY_CNTL\",\n",
    "                \"description\": \"Number of clock cycles the output is low when dynamic digital delay is engaged.\",\n",
    "                \"default\": 5,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            }\n",
    "        ]\n",
    "    }\n",
    "\n",
    "def get_clkout_ddlyd(addr, p):\n",
    "    return {\n",
    "        \"addr\": addr,\n",
    "        \"fields\": [\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 7,\n",
    "                \"start\": 4,\n",
    "                \"name\": f\"DCLKout{p}_DDLYd_CNTH\",\n",
    "                \"description\": \"Range 2 to 16.  Upon trigger of dynamic digital delay, the output will be low for DEVCLKdddlyLOW 'clock distribution path' cycles and then a high for DEVCLKdddlyHIGH 'clock distribution path' cycles.\",\n",
    "                \"default\": 5,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 3,\n",
    "                \"start\": 0,\n",
    "                \"name\": f\"DCLKout{p}_DDLYd_CNTL\",\n",
    "                \"description\": \"Range 2 to 16.  Upon trigger of dynamic digital delay, the output will be low for DEVCLKdddlyLOW 'clock distribution path' cycles and then a high for DEVCLKdddlyHIGH 'clock distribution path' cycles.\",\n",
    "                \"default\": 5,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            }\n",
    "        ]\n",
    "    }\n",
    "\n",
    "def get_clkout_adly(addr, i):\n",
    "    return {\n",
    "        \"addr\": addr,\n",
    "        \"fields\": [\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 7,\n",
    "                \"start\": 3,\n",
    "                \"name\": f\"DCLKout{i}_ADLY\",\n",
    "                \"description\": f\"Device clock analog delay value. Delay step size is 25 ps. DCLKout{i}_ADLY_PD = 0 (DCLK analog delay powered up) also adds a fixed 500-ps delay. Effective range is 500 ps to 1075 ps.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 2,\n",
    "                \"start\": 2,\n",
    "                \"name\": f\"DCLKout{i}_ADLY_MUX\",\n",
    "                \"description\": f\"This register selects the input to the analog delay for the device clock. Used when DCLKout{i}_MUX = 3.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"NO_DUTY_CYCLE_CORRECTION\",\n",
    "                            \"description\": f\"Divided without duty cycle correction or half step. DCLKout{i}_DIV = 1 is not valid when DCLKout{i}_MUX = 0. DCLKout{i}_DIV = 1 is valid for DCLKout{i}_MUX = 1, or DCLKout{i}_MUX = 3 and DCLKout{i}_ADLY_MUX = 1.\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"WITH_DUTY_CYCLE_CORRECTION\",\n",
    "                            \"description\": \"Divided with duty cycle correction and half step.\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 1,\n",
    "                \"start\": 0,\n",
    "                \"name\": f\"DCLKout{i}_MUX\",\n",
    "                \"description\": \"This selects the input to the device clock buffer.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"DIVIDER_ONLY\",\n",
    "                            \"description\": f\"Divider Only. DCLKout{i}_DIV = 1 is not valid when DCLKout{i}_MUX = 0. DCLKout{i}_DIV = 1 is valid for DCLKout{i}_MUX = 1, or DCLKout{i}_MUX = 3 and DCLKout{i}_ADLY_MUX = 1.\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"DIVIDER_WITH_DUTY_CYCLE_CORRECTION\",\n",
    "                            \"description\": \"Divider with duty cycle Correction and half step\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 2,\n",
    "                            \"name\": \"BYPASS\",\n",
    "                            \"description\": \"Bypass\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 3,\n",
    "                            \"name\": \"ANALOG_DELAY_AND_DIVIDER\",\n",
    "                            \"description\": \"Analog delay + divider\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            }\n",
    "        ]\n",
    "    }\n",
    "\n",
    "def get_clkout_hs_mux(addr, p):\n",
    "    return {\n",
    "        \"addr\": addr,\n",
    "        \"fields\": [\n",
    "            {\n",
    "                \"fieldtype\": \"constant\",\n",
    "                \"end\": 7,\n",
    "                \"start\": 7,\n",
    "                \"value\": 0\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 6,\n",
    "                \"start\": 6,\n",
    "                \"name\": f\"DCLKout{p}_HS\",\n",
    "                \"description\": \"Sets the device clock half step value. Half step must be zero (0) for a divide of 1.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ZERO_CYCLES\",\n",
    "                            \"description\": \"0 cycles\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"MINUS_HALF_CYCLE\",\n",
    "                            \"description\": \"-0.5 cycles\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 5,\n",
    "                \"start\": 5,\n",
    "                \"name\": f\"SDCLKout{p+1}_MUX\",\n",
    "                \"description\": f\"Sets the input the the SDCLKout{p} outputs.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"DEVICE_CLOCK_OUTPUT\",\n",
    "                            \"description\": \"Device clock output\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"SYSREF_OUTPUT\",\n",
    "                            \"description\": \"SYSREF output\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 4,\n",
    "                \"start\": 1,\n",
    "                \"name\": f\"SDCLKout{p+1}_DDLY\",\n",
    "                \"description\": \"Sets the number of VCO cycles to delay the SDCLKout by\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 0,\n",
    "                \"start\": 0,\n",
    "                \"name\": f\"SDCLKout{p+1}_HS\",\n",
    "                \"description\": \"Sets the SYSREF clock half-step value.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ZERO_CYCLES\",\n",
    "                            \"description\": \"0 cycles\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"MINUS_HALF_CYCLE\",\n",
    "                            \"description\": \"-0.5 cycles\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            }\n",
    "        ]\n",
    "    }\n",
    "\n",
    "def get_sdclk_adly_en(addr, p):\n",
    "    return {\n",
    "        \"addr\": addr,\n",
    "        \"fields\": [\n",
    "            {\n",
    "                \"fieldtype\": \"constant\",\n",
    "                \"end\": 7,\n",
    "                \"start\": 7,\n",
    "                \"value\": 0\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"constant\",\n",
    "                \"end\": 6,\n",
    "                \"start\": 6,\n",
    "                \"value\": 0\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"constant\",\n",
    "                \"end\": 5,\n",
    "                \"start\": 5,\n",
    "                \"value\": 0\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 4,\n",
    "                \"start\": 4,\n",
    "                \"name\": f\"SDCLKout{p+1}_ADLY_EN\",\n",
    "                \"description\": \"Enables analog delay for the SYSREF output\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"DISABLED\",\n",
    "                            \"description\": \"Disabled\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"ENABLED\",\n",
    "                            \"description\": \"Enabled\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 3,\n",
    "                \"start\": 0,\n",
    "                \"name\": f\"SDCLKout{p+1}_ADLY\",\n",
    "                \"description\": f\"Sets the analog delay value for the SYSREF output. Step size is 150 ps, except first step (600 ps). SDCLKout{p+1}_ADLY_EN = 1 (SDCLK analog delay enabled) also adds a fixed 700-ps delay. Effective range is 700 ps to 2950 ps.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"int\"\n",
    "                }\n",
    "            }\n",
    "        ]\n",
    "    }\n",
    "\n",
    "def get_dclkout_ddly_pd(addr, p):\n",
    "    powerdown_defaults = {0: 1,\n",
    "                          2: 1,\n",
    "                          4: 0,\n",
    "                          6: 0,\n",
    "                          8: 0,\n",
    "                          10: 0,\n",
    "                          12: 1}\n",
    "    return {\n",
    "        \"addr\": addr,\n",
    "        \"fields\": [\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 7,\n",
    "                \"start\": 7,\n",
    "                \"name\": f\"DCLKout{p}_DDLY_PD\",\n",
    "                \"description\": \"Powerdown the device clock digital delay circuitry.\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ENABLED\",\n",
    "                            \"description\": \"Enabled\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"POWERDOWN\",\n",
    "                            \"description\": \"Powerdown\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 6,\n",
    "                \"start\": 6,\n",
    "                \"name\": f\"DCLKout{p}_HSg_PD\",\n",
    "                \"description\": \"Powerdown the device clock glitchless half-step feature.\",\n",
    "                \"default\": 1,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ENABLED\",\n",
    "                            \"description\": \"Enabled\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"POWERDOWN\",\n",
    "                            \"description\": \"Powerdown\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 5,\n",
    "                \"start\": 5,\n",
    "                \"name\": f\"DCLKout{p}_ADLYg_PD\",\n",
    "                \"description\": \"Powerdown the device clock glitchless analog delay feature.\",\n",
    "                \"default\": 1,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ENABLED\",\n",
    "                            \"description\": \"Enabled\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"POWERDOWN\",\n",
    "                            \"description\": \"Powerdown\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 4,\n",
    "                \"start\": 4,\n",
    "                \"name\": f\"DCLKout{p}_ADLY_PD\",\n",
    "                \"description\": \"Powerdown the device clock analog delay feature.\",\n",
    "                \"default\": 1,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ENABLED\",\n",
    "                            \"description\": \"Enabled\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"POWERDOWN\",\n",
    "                            \"description\": \"Powerdown\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 3,\n",
    "                \"start\": 3,\n",
    "                \"name\": f\"CLKout{p}_{p+1}_PD\",\n",
    "                \"description\": f\"Powerdown the clock group defined by {p} and {p+1}.\",\n",
    "                \"default\": powerdown_defaults[p],\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ENABLED\",\n",
    "                            \"description\": \"Enabled\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"POWERDOWN\",\n",
    "                            \"description\": \"Powerdown\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 2,\n",
    "                \"start\": 1,\n",
    "                \"name\": f\"SDCLKout{p+1}_DIS_MODE\",\n",
    "                \"description\": \"Configures the output state of the SYSREF when disabled\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ACTIVE\",\n",
    "                            \"description\": \"Active in normal operation\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"GLOBAL_PD_LOGIC_LOW\",\n",
    "                            \"description\": \"If SYSREF_GBL_PD = 1, the output is a logic low, otherwise it is active.\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 2,\n",
    "                            \"name\": \"GLOBAL_PD_LOGIC_HIGH\",\n",
    "                            \"description\": \"If SYSREF_GBL_PD = 1, the output is a nominal Vcm voltage, otherwise it is active. If LVPECL mode is used with emitter resistors to ground, the output Vcm is ~0 V, and each pin is ~0 V.\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 3,\n",
    "                            \"name\": \"OUTPUT_NOMINAL_VCM_VOLTAGE\",\n",
    "                            \"description\": \"Output is a nominal Vcm voltage. If LVPECL mode is used with emitter resistors to ground, the output Vcm is ~0 V, and each pin is ~0 V.\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 0,\n",
    "                \"start\": 0,\n",
    "                \"name\": f\"SDCLKout{p+1}_PD\",\n",
    "                \"description\": f\"Powerdown SDCLKout{p} and set to the state defined by SDCLKout{p}_DIS_MODE\",\n",
    "                \"default\": 0,\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"default\": 1,\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"ENABLED\",\n",
    "                            \"description\": \"Enabled\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"POWERDOWN\",\n",
    "                            \"description\": \"Powerdown\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            }\n",
    "        ]\n",
    "    }\n",
    "\n",
    "def get_sdclkout_pol_fmt(addr, p):\n",
    "    fmt_defaults = {0: 0,\n",
    "                    2: 0,\n",
    "                    4: 1,\n",
    "                    6: 1,\n",
    "                    8: 1,\n",
    "                    10: 1,\n",
    "                    12: 0}\n",
    "    \n",
    "    return {\n",
    "        \"addr\": addr,\n",
    "        \"fields\": [\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 7,\n",
    "                \"start\": 7,\n",
    "                \"name\": f\"SDCLKout{p+1}_POL\",\n",
    "                \"description\": f\"Sets the polarity of clock on SDCLKout{p+1} when device clock output is selected with SDCLKout{p+1}_MUX.\",\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"NORMAL\",\n",
    "                            \"description\": \"Normal\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"INVERTED\",\n",
    "                            \"description\": \"Inverted\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 6,\n",
    "                \"start\": 4,\n",
    "                \"name\": f\"SDCLKout{p+1}_FMT\",\n",
    "                \"description\": \"Sets the output format of the SYSREF clocks\",\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"POWERDOWN\",\n",
    "                            \"description\": \"Powerdown\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"LVDS\",\n",
    "                            \"description\": \"LVDS\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 2,\n",
    "                            \"name\": \"HSDS_6_MA\",\n",
    "                            \"description\": \"HSDS 6 mA\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 3,\n",
    "                            \"name\": \"HSDS_8_MA\",\n",
    "                            \"description\": \"HSDS 8 mA\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 4,\n",
    "                            \"name\": \"HSDS_10_MA\",\n",
    "                            \"description\": \"HSDS 10 mA\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 5,\n",
    "                            \"name\": \"LVPECL_1_6_V\",\n",
    "                            \"description\": \"LVPECL 1600 mV\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 6,\n",
    "                            \"name\": \"LVPECL_2_0_V\",\n",
    "                            \"description\": \"LVPECL 2000 mV\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 7,\n",
    "                            \"name\": \"LCPECL\",\n",
    "                            \"description\": \"LCPECL\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 3,\n",
    "                \"start\": 3,\n",
    "                \"name\": f\"DCLKout{p}_POL\",\n",
    "                \"description\": \"Sets the polarity of the device clocks from the DCLKoutX outputs\",\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"NORMAL\",\n",
    "                            \"description\": \"Normal\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"INVERTED\",\n",
    "                            \"description\": \"Inverted\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            },\n",
    "            {\n",
    "                \"fieldtype\": \"normal\",\n",
    "                \"end\": 2,\n",
    "                \"start\": 0,\n",
    "                \"name\": f\"DCLKout{p}_FMT\",\n",
    "                \"description\": \"Sets the output format of the device clocks.\",\n",
    "                \"valid\": {\n",
    "                    \"type\": \"enum\",\n",
    "                    \"values\": [\n",
    "                        {\n",
    "                            \"value\": 0,\n",
    "                            \"name\": \"POWERDOWN\",\n",
    "                            \"description\": \"Powerdown\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 1,\n",
    "                            \"name\": \"LVDS\",\n",
    "                            \"description\": \"LVDS\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 2,\n",
    "                            \"name\": \"HSDS_6_MA\",\n",
    "                            \"description\": \"HSDS 6 mA\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 3,\n",
    "                            \"name\": \"HSDS_8_MA\",\n",
    "                            \"description\": \"HSDS 8 mA\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 4,\n",
    "                            \"name\": \"HSDS_10_MA\",\n",
    "                            \"description\": \"HSDS 10 mA\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 5,\n",
    "                            \"name\": \"LVPECL_1_6_V\",\n",
    "                            \"description\": \"LVPECL 1600 mV\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 6,\n",
    "                            \"name\": \"LVPECL_2_0_V\",\n",
    "                            \"description\": \"LVPECL 2000 mV\"\n",
    "                        },\n",
    "                        {\n",
    "                            \"value\": 7,\n",
    "                            \"name\": \"LCPECL\",\n",
    "                            \"description\": \"LCPECL\"\n",
    "                        }\n",
    "                    ]\n",
    "                }\n",
    "            }\n",
    "        ]\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "63519619-b16e-4f97-ae25-38b7d21d0b21",
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"lmk04828b_regmap.json\", \"r\") as f:\n",
    "    regmap_data = json.load(f)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "77d61a5e-1a90-486a-bee5-0d45f1a7851a",
   "metadata": {},
   "outputs": [],
   "source": [
    "def transform_regmap(regmap_data, transformer, addresses, data):\n",
    "    regmap_data = regmap_data.copy()\n",
    "    for i in range(len(regmap_data)):\n",
    "        addr = regmap_data[i][\"addr\"]\n",
    "        if addr in addresses:\n",
    "            di = addresses.index(addr)\n",
    "            # print(\"Found addr, transforming:\", hex(addr))\n",
    "            regmap_data[i] = transformer(addr, data[di])\n",
    "    \n",
    "    return regmap_data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "57353380-1959-4ebe-85bb-49a5778dcc65",
   "metadata": {},
   "outputs": [],
   "source": [
    "new_data = transform_regmap(regmap_data, get_clkout_odl_idl_div, [0x100, 0x108, 0x110, 0x118, 0x120, 0x128, 0x130], [(0, 1), (2, 3), (4, 5), (6, 7), (8, 9), (10, 11), (12, 13)])\n",
    "new_data = transform_regmap(new_data, get_clkout_ddly, [0x101, 0x109, 0x111, 0x119, 0x121, 0x129, 0x131], [0, 2, 4, 6, 8, 10, 12])\n",
    "new_data = transform_regmap(new_data, get_clkout_ddlyd, [0x102, 0x10a, 0x112, 0x11a, 0x122, 0x12a, 0x132], [0, 2, 4, 6, 8, 10, 12])\n",
    "new_data = transform_regmap(new_data, get_clkout_adly, [0x103, 0x10B, 0x113, 0x11B, 0x123, 0x12B, 0x133], [0, 2, 4, 6, 8, 10, 12])\n",
    "new_data = transform_regmap(new_data, get_clkout_hs_mux, [0x104, 0x10C, 0x114, 0x11C, 0x124, 0x12C, 0x134], [0, 2, 4, 6, 8, 10, 12])\n",
    "new_data = transform_regmap(new_data, get_sdclk_adly_en, [0x105, 0x10D, 0x115, 0x11D, 0x125, 0x12D, 0x135], [0, 2, 4, 6, 8, 10, 12])\n",
    "new_data = transform_regmap(new_data, get_dclkout_ddly_pd, [0x106, 0x10E, 0x116, 0x11E, 0x126, 0x12E, 0x136], [0, 2, 4, 6, 8, 10, 12])\n",
    "new_data = transform_regmap(new_data, get_sdclkout_pol_fmt, [0x107, 0x10F, 0x117, 0x11F, 0x127, 0x12F, 0x137], [0, 2, 4, 6, 8, 10, 12])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "fe625edb-6fc7-40d2-a3e2-69231a356a70",
   "metadata": {},
   "outputs": [],
   "source": [
    "if 0:\n",
    "    with open(\"lmk04828b_regmap_out.json\", \"w\") as f:\n",
    "        json.dump(new_data, f, indent=4)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0c14570f-7bb4-4e29-9785-2e8a2e704dfb",
   "metadata": {},
   "source": [
    "# LMX2594 RF PLL"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "id": "f256800b-347e-4678-8016-a9b291a56fa4",
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"lmx2594.txt\", \"r\") as f:\n",
    "    regmap_lines = f.read().strip().split(\"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "id": "bd8fb360-0eac-46e7-bf7c-1f7df14e5721",
   "metadata": {},
   "outputs": [],
   "source": [
    "reg_pattern = re.compile(r\"([a-zA-Z][a-zA-Z0-9_]*)(\\[(\\d+):(\\d+)\\])?(:(\\d+))?\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "id": "32ba05b0-38f1-4e1c-91bb-e9cca0a43fe3",
   "metadata": {},
   "outputs": [],
   "source": [
    "regmap = []\n",
    "registers = []\n",
    "\n",
    "for li,line in enumerate(regmap_lines):\n",
    "    words = line.split(\" \")\n",
    "    addr = int(words[0][1:])\n",
    "    \n",
    "    width = 0\n",
    "    const_word = 0\n",
    "    \n",
    "    addr_bits = sum([(1 << i) * int(v) for i,v in enumerate(words[1:9][::-1])])\n",
    "    # print(addr, addr_bits)\n",
    "    \n",
    "    reg = Register(addr)\n",
    "    registers.append(reg)\n",
    "    \n",
    "    for i,word in enumerate(words[9:]):\n",
    "        match = reg_pattern.match(word)\n",
    "\n",
    "        if match is None:\n",
    "            const_word |= int(word) << (15-width)\n",
    "            width += 1\n",
    "            continue\n",
    "        \n",
    "        regname,regpattern,end,start,_,w = match.groups()\n",
    "        if regpattern is not None:\n",
    "            regname += regpattern\n",
    "        \n",
    "        if end is not None:\n",
    "            assert int(end) - int(start) + 1 == int(w)\n",
    "\n",
    "        end = 15-width\n",
    "        if w is not None:\n",
    "            width += int(w)\n",
    "        else:\n",
    "            width += 1\n",
    "        \n",
    "        start = 16-width\n",
    "        reg.add_field(end, start, regname)\n",
    "        \n",
    "    reg.add_field(15, 0, const_word)\n",
    "    # print(f\"{addr:2d}, 0b{const_word:016b}\")\n",
    "    \n",
    "    assert width == 16, f\"Line width {width} != 16: {line}\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 71,
   "id": "ea5c2f16-c86f-4ea1-af52-4fec733e39d8",
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(\"lmx2594_regmap_out.json\", \"w\") as f:\n",
    "    json.dump(registers, f, cls=RegisterSerializer, indent=4)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
