{
    "DESIGN_NAME": "i2c_master_top",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/i2c/*.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "wb_clk_i",
    "LEC_ENABLE": "0",
    "RUN_LINTER": "1",
    "QUIT_ON_LINTER_WARNINGS": "0",
    "QUIT_ON_LINTER_ERRORS": "0",
    "SYNTH_CLOCK_UNCERTAINTY": "0.25",
    "SYNTH_STRATEGY": "DELAY 3",
    "SYNTH_NO_FLAT": "0",
    "SYNTH_SHARE_RESOURCES": "1",
    "SYNTH_ADDER_TYPE": "YOSYS",
    "BASE_SDC_FILE": "dir::i2c_master_top.sdc",
    "SYNTH_FLAT_TOP": "0",
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "QUIT_ON_TIMING_VIOLATIONS": "1",
    "QUIT_ON_SETUP_VIOLATIONS": "1",
    "QUIT_ON_HOLD_VIOLATIONS": "1",
    "RUN_TAP_DECAP_INSERTION": "1",
    "FP_CORE_UTIL": "45",
    "FP_ASPECT_RATIO": "1",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 300 300",
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_CORE_RING": "0",
    "FP_PDN_MULTILAYER": "0",
    "RT_MAX_LAYER": "met4",
    "FP_PDN_SKIPTRIM": "0",
    "FP_PDN_ENABLE_RAILS": "1",
    "PL_TARGET_DENSITY": "0.55",
    "PL_BASIC_PLACEMENT": "0",
    "PL_RESIZER_BUFFER_INPUT_PORTS": "1",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": "1",
    "PL_RESIZER_TIMING_OPTIMIZATIONS": "1",
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": "1",
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": "1",
    "RUN_CTS": "1",
    "RUN_FILL_INSERTION": "1",
    "ROUTING_CORES": "4",
    "GRT_ALLOW_CONGESTION": "1",
    "DRT_OPT_ITERS": "10",
    "RUN_CVC": "1",
    "RUN_IRDROP_REPORT": "0",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}