// Seed: 2181959543
module module_0 (
    input tri1 id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output wor id_5
);
  logic id_6;
  integer id_7, id_8;
  type_14(
      1, 1, id_2
  );
  assign id_5[1] = ~id_0[""];
endmodule
