# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 144817738 # Weave simulation time
 time: # Simulator time breakdown
  init: 2247444819569
  bound: 11168874813
  weave: 615449912
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 9684 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 96840058 # Simulated unhalted cycles
   cCycles: 1390758 # Cycles due to contention stalls
   instrs: 100005349 # Simulated instructions
   uops: 110836234 # Retired micro-ops
   bbls: 22621662 # Basic blocks
   approxInstrs: 154681 # Instrs with approx uop decoding
   mispredBranches: 2026311 # Mispredicted branches
   condBranches: 18805442 # conditional branches
   fetchStalls: 18446744073661572785 # Fetch stalls
   decodeStalls: 88525353 # Decode stalls
   issueStalls: 3131377 # Issue stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 24763810 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4936046 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 2407954 # GETS misses
   mGETS_I: 2407954 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 0 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 603 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 29276454 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 18148669 # Filtered GETS hits
   fhGETX: 6308427 # Filtered GETX hits
   hGETS: 5915593 # GETS hits
   hGETX: 2342574 # GETX hits
   mGETS: 298861 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 298861 # GETS data misses
   mGETXIM: 125403 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 125403 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1228 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 10056324 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 2667035 # GETS hits
   hGETX: 121317 # GETX hits
   mGETS: 39780 # GETS misses
   mGETS_I: 3168 # GETS Instruction misses
   mGETS_D: 36612 # GETS data misses
   mGETXIM: 4086 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 4086 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 2649421 # Clean evictions (from lower level)
   PUTX: 180582 # Dirty evictions (from lower level)
   INV: 35461 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 5346162 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 61 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 39719 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 4086 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 82 # Clean evictions (from lower level)
   PUTX: 136 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3942450 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 10932 # Read requests
   wr: 6444 # Write requests
   rdlat: 1471937 # Total latency experienced by read requests
   wrlat: 880021 # Total latency experienced by write requests
   rdhits: 3 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 10525
    14: 107
    15: 60
    16: 39
    17: 11
    18: 10
    19: 4
    20: 5
    21: 14
    22: 15
    23: 14
    24: 14
    25: 6
    26: 2
    27: 6
    28: 7
    29: 6
    30: 7
    31: 6
    32: 10
    33: 6
    34: 8
    35: 5
    36: 5
    37: 5
    38: 5
    39: 5
    40: 11
    41: 9
    42: 4
    43: 1
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 11048 # Read requests
   wr: 6574 # Write requests
   rdlat: 1487477 # Total latency experienced by read requests
   wrlat: 895907 # Total latency experienced by write requests
   rdhits: 6 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 10667
    14: 110
    15: 50
    16: 29
    17: 2
    18: 4
    19: 5
    20: 5
    21: 11
    22: 16
    23: 14
    24: 7
    25: 12
    26: 2
    27: 10
    28: 1
    29: 10
    30: 5
    31: 11
    32: 8
    33: 7
    34: 9
    35: 10
    36: 6
    37: 4
    38: 6
    39: 4
    40: 8
    41: 6
    42: 5
    43: 2
    44: 0
    45: 0
    46: 0
    47: 1
    48: 0
    49: 0
    50: 0
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 10981 # Read requests
   wr: 6476 # Write requests
   rdlat: 1476623 # Total latency experienced by read requests
   wrlat: 887773 # Total latency experienced by write requests
   rdhits: 6 # Read row hits
   wrhits: 1 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 10564
    14: 144
    15: 60
    16: 24
    17: 11
    18: 9
    19: 9
    20: 11
    21: 7
    22: 9
    23: 12
    24: 13
    25: 3
    26: 4
    27: 6
    28: 7
    29: 10
    30: 8
    31: 2
    32: 7
    33: 4
    34: 6
    35: 2
    36: 7
    37: 4
    38: 5
    39: 4
    40: 10
    41: 11
    42: 6
    43: 2
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 10844 # Read requests
   wr: 6542 # Write requests
   rdlat: 1460704 # Total latency experienced by read requests
   wrlat: 894572 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 10447
    14: 114
    15: 56
    16: 30
    17: 3
    18: 7
    19: 7
    20: 15
    21: 10
    22: 13
    23: 13
    24: 9
    25: 6
    26: 3
    27: 10
    28: 6
    29: 7
    30: 4
    31: 6
    32: 10
    33: 6
    34: 6
    35: 7
    36: 6
    37: 10
    38: 2
    39: 2
    40: 10
    41: 3
    42: 10
    43: 4
    44: 0
    45: 1
    46: 1
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 9684
  rqSzHist: # Run queue size histogram
   0: 9684
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 96840058
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100005349
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
