5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd task3.vcd -o task3.cdd -v task3.v
3 0 main main task3.v 1 31
2 1 4 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 2 4 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 3 4 10002 2 2c 2100a 1 2 32 0 aa aa aa aa aa aa aa aa
2 4 5 c000f 1 0 20004 0 0 1 1 0
2 5 5 c000f 1 47 4 4 0 call_task.a
2 6 5 10012 2 3b 2000a 0 5 1 0 2 call_task
2 7 9 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 8 9 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 9 9 10003 3 2c 2100a 7 8 32 0 aa aa aa aa aa aa aa aa
2 10 10 c000f 1 0 20008 0 0 1 1 1
2 11 10 c000f 1 47 8 10 0 call_task.a
2 12 10 10012 1 3b 20002 0 11 1 0 2 call_task
4 6 0 0
4 3 6 0
4 12 0 0
4 9 12 0
3 3 main.call_task main.call_task task3.v 20 29
2 13 25 20004 1 0 20008 0 0 32 64 10 14 0 0 0 0 0 0
2 14 25 20004 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 15 25 10004 5 2c 3100a 13 14 32 0 aa aa aa aa aa aa aa aa
2 16 0 0 1 4e 20002 0 0 1 0 2
1 a 0 22 6 1 16 102
4 16 0 0
4 15 16 0
