{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648705483206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648705483207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 02:44:43 2022 " "Processing started: Thu Mar 31 02:44:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648705483207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705483207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula5 -c aula5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula5 -c aula5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705483207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648705483401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648705483401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490041 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490041 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490042 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490042 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490042 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490043 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/decoderInstru.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490043 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula5-arquitetura " "Found design unit 1: Aula5-arquitetura" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula5 " "Found entity 1: Aula5" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagEq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flagEq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flagEq-comportamento " "Found design unit 1: flagEq-comportamento" {  } { { "flagEq.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/flagEq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490045 ""} { "Info" "ISGN_ENTITY_NAME" "1 flagEq " "Found entity 1: flagEq" {  } { { "flagEq.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/flagEq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPC-comportamento " "Found design unit 1: muxPC-comportamento" {  } { { "muxPC.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/muxPC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490045 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "muxPC.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/muxPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648705490045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula5 " "Elaborating entity \"aula5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648705490083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JMP aula5.vhd(64) " "Verilog HDL or VHDL warning at aula5.vhd(64): object \"JMP\" assigned a value but never read" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648705490084 "|aula5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JEQ aula5.vhd(65) " "Verilog HDL or VHDL warning at aula5.vhd(65): object \"JEQ\" assigned a value but never read" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648705490084 "|aula5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RET aula5.vhd(66) " "Verilog HDL or VHDL warning at aula5.vhd(66): object \"RET\" assigned a value but never read" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648705490084 "|aula5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JSR aula5.vhd(67) " "Verilog HDL or VHDL warning at aula5.vhd(67): object \"JSR\" assigned a value but never read" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648705490084 "|aula5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Reset_A aula5.vhd(71) " "VHDL Signal Declaration warning at aula5.vhd(71): used implicit default value for signal \"Reset_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648705490084 "|aula5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX1\"" {  } { { "aula5.vhd" "MUX1" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC muxPC:MUXPC " "Elaborating entity \"muxPC\" for hierarchy \"muxPC:MUXPC\"" {  } { { "aula5.vhd" "MUXPC" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG1\"" {  } { { "aula5.vhd" "REG1" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagEq flagEq:REG_FLAG_EQ " "Elaborating entity \"flagEq\" for hierarchy \"flagEq:REG_FLAG_EQ\"" {  } { { "aula5.vhd" "REG_FLAG_EQ" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_ADDR_RET " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_ADDR_RET\"" {  } { { "aula5.vhd" "REG_ADDR_RET" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "aula5.vhd" "incrementaPC" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "aula5.vhd" "ULA1" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "aula5.vhd" "ROM1" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "aula5.vhd" "RAM1" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:DECODER1 " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:DECODER1\"" {  } { { "aula5.vhd" "DECODER1" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490096 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1648705490338 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1648705490338 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaRAM:RAM1\|dado_out\[0\] muxGenerico2x1:MUX1\|saida_MUX\[0\] " "Converted the fanout from the open-drain buffer \"memoriaRAM:RAM1\|dado_out\[0\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[0\]\" into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648705490549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaRAM:RAM1\|dado_out\[1\] muxGenerico2x1:MUX1\|saida_MUX\[1\] " "Converted the fanout from the open-drain buffer \"memoriaRAM:RAM1\|dado_out\[1\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[1\]\" into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648705490549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaRAM:RAM1\|dado_out\[2\] muxGenerico2x1:MUX1\|saida_MUX\[2\] " "Converted the fanout from the open-drain buffer \"memoriaRAM:RAM1\|dado_out\[2\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[2\]\" into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648705490549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaRAM:RAM1\|dado_out\[3\] muxGenerico2x1:MUX1\|saida_MUX\[3\] " "Converted the fanout from the open-drain buffer \"memoriaRAM:RAM1\|dado_out\[3\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[3\]\" into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648705490549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaRAM:RAM1\|dado_out\[4\] muxGenerico2x1:MUX1\|saida_MUX\[4\] " "Converted the fanout from the open-drain buffer \"memoriaRAM:RAM1\|dado_out\[4\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[4\]\" into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648705490549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaRAM:RAM1\|dado_out\[5\] muxGenerico2x1:MUX1\|saida_MUX\[5\] " "Converted the fanout from the open-drain buffer \"memoriaRAM:RAM1\|dado_out\[5\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[5\]\" into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648705490549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaRAM:RAM1\|dado_out\[6\] muxGenerico2x1:MUX1\|saida_MUX\[6\] " "Converted the fanout from the open-drain buffer \"memoriaRAM:RAM1\|dado_out\[6\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[6\]\" into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648705490549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "memoriaRAM:RAM1\|dado_out\[7\] muxGenerico2x1:MUX1\|saida_MUX\[7\] " "Converted the fanout from the open-drain buffer \"memoriaRAM:RAM1\|dado_out\[7\]\" to the node \"muxGenerico2x1:MUX1\|saida_MUX\[7\]\" into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/memoriaRAM.vhd" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1648705490549 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1648705490549 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDIMED\[4\] GND " "Pin \"LEDIMED\[4\]\" is stuck at GND" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648705490590 "|Aula5|LEDIMED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDIMED\[5\] GND " "Pin \"LEDIMED\[5\]\" is stuck at GND" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648705490590 "|Aula5|LEDIMED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDIMED\[6\] GND " "Pin \"LEDIMED\[6\]\" is stuck at GND" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648705490590 "|Aula5|LEDIMED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDIMED\[7\] GND " "Pin \"LEDIMED\[7\]\" is stuck at GND" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648705490590 "|Aula5|LEDIMED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDIMED\[8\] GND " "Pin \"LEDIMED\[8\]\" is stuck at GND" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648705490590 "|Aula5|LEDIMED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648705490590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648705490657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648705490940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648705490940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "aula5.vhd" "" { Text "/home/daniel/Desktop/designComputadores/aula5/aula5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648705490968 "|Aula5|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648705490968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648705490969 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648705490969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648705490969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648705490969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648705490975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 02:44:50 2022 " "Processing ended: Thu Mar 31 02:44:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648705490975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648705490975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648705490975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648705490975 ""}
