#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jan 24 02:48:39 2026
# Process ID         : 7415
# Current directory  : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_HUB75_driver_0_3_synth_1
# Command line       : vivado -log design_1_HUB75_driver_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HUB75_driver_0_3.tcl
# Log file           : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_HUB75_driver_0_3_synth_1/design_1_HUB75_driver_0_3.vds
# Journal file       : /home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_HUB75_driver_0_3_synth_1/vivado.jou
# Running On         : adrianna-linux
# Platform           : Linuxmint
# Operating System   : Linux Mint 22
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 2175.409 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16434 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18581 MB
# Available Virtual  : 14566 MB
#-----------------------------------------------------------
source design_1_HUB75_driver_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1425.629 ; gain = 0.027 ; free physical = 5385 ; free virtual = 11078
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_HUB75_driver_0_3 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7934
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1970.043 ; gain = 419.797 ; free physical = 158 ; free virtual = 5469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_HUB75_driver_0_3' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_HUB75_driver_0_3/synth/design_1_HUB75_driver_0_3.vhd:72]
	Parameter g_BRIGHTNESS bound to: 50 - type: integer 
	Parameter g_COLOUR_DEPTH bound to: 2 - type: integer 
	Parameter g_PIXEL_COLUMNS bound to: 64 - type: integer 
	Parameter g_PIXEL_ROWS bound to: 32 - type: integer 
	Parameter g_READ_LATENCY bound to: 2 - type: integer 
	Parameter g_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'HUB75_driver' declared at '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_driver.vhd:34' bound to instance 'U0' of component 'HUB75_driver' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_HUB75_driver_0_3/synth/design_1_HUB75_driver_0_3.vhd:119]
INFO: [Synth 8-638] synthesizing module 'HUB75_driver' [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_driver.vhd:63]
INFO: [Synth 8-226] default block is never used [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_driver.vhd:115]
INFO: [Synth 8-226] default block is never used [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_driver.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'HUB75_driver' (0#1) [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.srcs/sources_1/new/HUB75_driver.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'design_1_HUB75_driver_0_3' (0#1) [/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.gen/sources_1/bd/design_1/ip/design_1_HUB75_driver_0_3/synth/design_1_HUB75_driver_0_3.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2047.012 ; gain = 496.766 ; free physical = 202 ; free virtual = 4899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2064.824 ; gain = 514.578 ; free physical = 201 ; free virtual = 4899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2064.824 ; gain = 514.578 ; free physical = 201 ; free virtual = 4899
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2064.824 ; gain = 0.000 ; free physical = 193 ; free virtual = 4891
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.562 ; gain = 0.000 ; free physical = 255 ; free virtual = 4811
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2183.562 ; gain = 0.000 ; free physical = 255 ; free virtual = 4811
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 2183.562 ; gain = 633.316 ; free physical = 225 ; free virtual = 4792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 2191.566 ; gain = 641.320 ; free physical = 225 ; free virtual = 4792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 2191.566 ; gain = 641.320 ; free physical = 225 ; free virtual = 4792
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'HUB75_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              s_read_mem |                            00001 |                              000
             s_write_row |                            00010 |                              001
             s_latch_row |                            00100 |                              010
           s_display_row |                            01000 |                              011
         s_increment_row |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'HUB75_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 2191.566 ; gain = 641.320 ; free physical = 222 ; free virtual = 4791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2191.566 ; gain = 641.320 ; free physical = 198 ; free virtual = 4721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 2208.566 ; gain = 658.320 ; free physical = 695 ; free virtual = 3754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 2208.566 ; gain = 658.320 ; free physical = 686 ; free virtual = 3746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 2237.613 ; gain = 687.367 ; free physical = 645 ; free virtual = 3713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2388.426 ; gain = 838.180 ; free physical = 780 ; free virtual = 3908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2388.426 ; gain = 838.180 ; free physical = 780 ; free virtual = 3908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2388.426 ; gain = 838.180 ; free physical = 780 ; free virtual = 3908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2388.426 ; gain = 838.180 ; free physical = 780 ; free virtual = 3908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2388.426 ; gain = 838.180 ; free physical = 780 ; free virtual = 3908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2388.426 ; gain = 838.180 ; free physical = 780 ; free virtual = 3908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |     3|
|3     |LUT2   |    12|
|4     |LUT3   |    19|
|5     |LUT4   |    12|
|6     |LUT5   |     7|
|7     |LUT6   |    30|
|8     |FDRE   |   134|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 2388.426 ; gain = 838.180 ; free physical = 780 ; free virtual = 3908
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2388.426 ; gain = 719.441 ; free physical = 780 ; free virtual = 3907
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 2388.434 ; gain = 838.180 ; free physical = 780 ; free virtual = 3907
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.434 ; gain = 0.000 ; free physical = 780 ; free virtual = 3907
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.453 ; gain = 0.000 ; free physical = 1096 ; free virtual = 4231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cd9cdc25
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:44 . Memory (MB): peak = 2444.453 ; gain = 1018.824 ; free physical = 1075 ; free virtual = 4228
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1492.194; main = 1373.385; forked = 226.402
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3217.602; main = 2444.457; forked = 1013.031
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.465 ; gain = 0.000 ; free physical = 1065 ; free virtual = 4225
INFO: [Common 17-1381] The checkpoint '/home/adrianna/Git/LED_matrix_driver/LED_matrix_driver.runs/design_1_HUB75_driver_0_3_synth_1/design_1_HUB75_driver_0_3.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_HUB75_driver_0_3_utilization_synth.rpt -pb design_1_HUB75_driver_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 24 02:50:55 2026...
