design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
lab3_user_logic.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c017/src/lab3_user_logic.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
led_ip_v1_0_S_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c017/hdl/led_ip_v1_0_S_AXI.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
led_ip_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c017/hdl/led_ip_v1_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_led_ip_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_led_ip_0_0/sim/design_1_led_ip_0_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
