Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 18 01:47:47 2025
| Host         : 4000D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: divider_6p25MHz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.555        0.000                      0                  484        0.035        0.000                      0                  484        4.500        0.000                       0                   275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.555        0.000                      0                  484        0.035        0.000                      0                  484        4.500        0.000                       0                   275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.672ns (49.454%)  route 2.731ns (50.546%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.677    10.149    mouse_control/gtOp
    SLICE_X44Y53         LUT6 (Prop_lut6_I4_O)        0.329    10.478 r  mouse_control/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.478    mouse_control/x_pos[0]_i_1_n_0
    SLICE_X44Y53         FDRE                                         r  mouse_control/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.438    14.779    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  mouse_control/x_pos_reg[0]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.031    15.033    mouse_control/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.672ns (49.255%)  route 2.753ns (50.745%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.699    10.171    mouse_control/gtOp
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.329    10.500 r  mouse_control/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.500    mouse_control/x_pos[4]_i_1_n_0
    SLICE_X46Y52         FDRE                                         r  mouse_control/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.439    14.780    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  mouse_control/x_pos_reg[4]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)        0.079    15.082    mouse_control/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 2.672ns (49.309%)  route 2.747ns (50.691%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.693    10.165    mouse_control/gtOp
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.329    10.494 r  mouse_control/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.494    mouse_control/x_pos[1]_i_1_n_0
    SLICE_X46Y52         FDRE                                         r  mouse_control/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.439    14.780    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  mouse_control/x_pos_reg[1]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)        0.077    15.080    mouse_control/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.672ns (49.346%)  route 2.743ns (50.654%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.689    10.161    mouse_control/gtOp
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.329    10.490 r  mouse_control/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.490    mouse_control/x_pos[3]_i_1_n_0
    SLICE_X46Y52         FDRE                                         r  mouse_control/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.439    14.780    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  mouse_control/x_pos_reg[3]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)        0.079    15.082    mouse_control/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.672ns (49.337%)  route 2.744ns (50.663%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.690    10.162    mouse_control/gtOp
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.329    10.491 r  mouse_control/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.491    mouse_control/x_pos[2]_i_1_n_0
    SLICE_X46Y52         FDRE                                         r  mouse_control/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.439    14.780    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  mouse_control/x_pos_reg[2]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)        0.081    15.084    mouse_control/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 2.672ns (49.863%)  route 2.687ns (50.137%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.633    10.105    mouse_control/gtOp
    SLICE_X45Y52         LUT5 (Prop_lut5_I3_O)        0.329    10.434 r  mouse_control/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.434    mouse_control/x_pos[6]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  mouse_control/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.439    14.780    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  mouse_control/x_pos_reg[6]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y52         FDRE (Setup_fdre_C_D)        0.031    15.034    mouse_control/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.672ns (49.900%)  route 2.683ns (50.100%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.629    10.101    mouse_control/gtOp
    SLICE_X45Y52         LUT5 (Prop_lut5_I3_O)        0.329    10.430 r  mouse_control/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.430    mouse_control/x_pos[7]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  mouse_control/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.439    14.780    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  mouse_control/x_pos_reg[7]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y52         FDRE (Setup_fdre_C_D)        0.029    15.032    mouse_control/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 mouse_control/timeout_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.459ns (27.891%)  route 3.772ns (72.108%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.567     5.088    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  mouse_control/timeout_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.419     5.507 f  mouse_control/timeout_cnt_reg[14]/Q
                         net (fo=2, routed)           0.862     6.369    mouse_control/timeout_cnt_reg_n_0_[14]
    SLICE_X29Y49         LUT4 (Prop_lut4_I1_O)        0.296     6.665 f  mouse_control/timeout_cnt[0]_i_6/O
                         net (fo=1, routed)           0.403     7.069    mouse_control/timeout_cnt[0]_i_6_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.193 f  mouse_control/timeout_cnt[0]_i_4/O
                         net (fo=1, routed)           0.263     7.455    mouse_control/timeout_cnt[0]_i_4_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.579 f  mouse_control/timeout_cnt[0]_i_2/O
                         net (fo=2, routed)           0.614     8.193    mouse_control/timeout_cnt[0]_i_2_n_0
    SLICE_X29Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.317 f  mouse_control/FSM_onehot_state[36]_i_3/O
                         net (fo=26, routed)          1.017     9.334    mouse_control/Inst_Ps2Interface/timeout_cnt_reg[0]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.458 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_7/O
                         net (fo=1, routed)           0.310     9.768    mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_7_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.124     9.892 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.303    10.195    mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.124    10.319 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.319    mouse_control/Inst_Ps2Interface_n_10
    SLICE_X40Y57         FDRE                                         r  mouse_control/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.436    14.777    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  mouse_control/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.029    14.950    mouse_control/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 2.672ns (50.642%)  route 2.604ns (49.358%))
  Logic Levels:           7  (CARRY4=4 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 r  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.550    10.022    mouse_control/gtOp
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.329    10.351 r  mouse_control/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.351    mouse_control/x_pos[9]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  mouse_control/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.438    14.779    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  mouse_control/x_pos_reg[9]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.031    15.033    mouse_control/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 mouse_control/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 2.672ns (50.708%)  route 2.597ns (49.292%))
  Logic Levels:           7  (CARRY4=4 LUT3=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.554     5.075    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  mouse_control/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_control/x_overflow_reg/Q
                         net (fo=20, routed)          1.244     6.775    mouse_control/x_overflow_reg_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.899 r  mouse_control/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.899    mouse_control/x_pos[3]_i_5_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.432 r  mouse_control/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    mouse_control/x_pos_reg[3]_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  mouse_control/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    mouse_control/x_pos_reg[7]_i_2_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.864 f  mouse_control/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.810     8.674    mouse_control/plusOp6[11]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.307     8.981 r  mouse_control/gtOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.981    mouse_control/gtOp_carry__0_i_3_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.472 f  mouse_control/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.543    10.015    mouse_control/gtOp
    SLICE_X44Y54         LUT3 (Prop_lut3_I0_O)        0.329    10.344 r  mouse_control/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.344    mouse_control/x_pos[11]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  mouse_control/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         1.438    14.779    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  mouse_control/x_pos_reg[11]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.032    15.034    mouse_control/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.187ns (45.991%)  route 0.220ns (54.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.559     1.442    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse_control/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.220     1.803    mouse_control/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X36Y57         LUT3 (Prop_lut3_I2_O)        0.046     1.849 r  mouse_control/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.849    mouse_control/Inst_Ps2Interface/p_1_in[9]
    SLICE_X36Y57         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.828     1.956    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.107     1.814    mouse_control/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.160%)  route 0.235ns (55.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.559     1.442    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.235     1.818    mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[2]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    mouse_control/Inst_Ps2Interface/FSM_onehot_state[3]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.828     1.956    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.091     1.798    mouse_control/Inst_Ps2Interface/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.233ns (50.925%)  route 0.225ns (49.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.561     1.444    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  mouse_control/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  mouse_control/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.225     1.797    mouse_control/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.105     1.902 r  mouse_control/Inst_Ps2Interface/frame[7]_i_1/O
                         net (fo=1, routed)           0.000     1.902    mouse_control/Inst_Ps2Interface/p_1_in[7]
    SLICE_X37Y56         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.829     1.957    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[7]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.107     1.815    mouse_control/Inst_Ps2Interface/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/load_tx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.227ns (50.273%)  route 0.225ns (49.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.561     1.444    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  mouse_control/Inst_Ps2Interface/load_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  mouse_control/Inst_Ps2Interface/load_tx_data_reg/Q
                         net (fo=12, routed)          0.225     1.797    mouse_control/Inst_Ps2Interface/load_tx_data_reg_n_0
    SLICE_X37Y56         LUT3 (Prop_lut3_I1_O)        0.099     1.896 r  mouse_control/Inst_Ps2Interface/frame[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    mouse_control/Inst_Ps2Interface/p_1_in[6]
    SLICE_X37Y56         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.829     1.957    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  mouse_control/Inst_Ps2Interface/frame_reg[6]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.092     1.800    mouse_control/Inst_Ps2Interface/frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mouse_control/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/periodic_check_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.769%)  route 0.232ns (62.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.561     1.444    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  mouse_control/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse_control/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.232     1.818    mouse_control/reset_periodic_check_cnt__0
    SLICE_X32Y49         FDRE                                         r  mouse_control/periodic_check_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.833     1.960    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  mouse_control/periodic_check_cnt_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y49         FDRE (Hold_fdre_C_R)        -0.018     1.698    mouse_control/periodic_check_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mouse_control/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/periodic_check_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.769%)  route 0.232ns (62.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.561     1.444    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  mouse_control/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse_control/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.232     1.818    mouse_control/reset_periodic_check_cnt__0
    SLICE_X32Y49         FDRE                                         r  mouse_control/periodic_check_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.833     1.960    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  mouse_control/periodic_check_cnt_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y49         FDRE (Hold_fdre_C_R)        -0.018     1.698    mouse_control/periodic_check_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mouse_control/FSM_onehot_state_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.561     1.444    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  mouse_control/FSM_onehot_state_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse_control/FSM_onehot_state_reg[33]/Q
                         net (fo=2, routed)           0.068     1.653    mouse_control/Inst_Ps2Interface/out[33]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.698 r  mouse_control/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     1.698    mouse_control/Inst_Ps2Interface_n_12
    SLICE_X38Y54         FDRE                                         r  mouse_control/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.829     1.957    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  mouse_control/FSM_onehot_state_reg[29]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.120     1.577    mouse_control/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.560     1.443    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X28Y59         FDRE                                         r  mouse_control/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse_control/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.069     1.653    mouse_control/Inst_Ps2Interface/ps2_data_clean
    SLICE_X28Y59         FDRE                                         r  mouse_control/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.830     1.957    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X28Y59         FDRE                                         r  mouse_control/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.514     1.443    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.071     1.514    mouse_control/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mouse_control/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.560     1.443    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X28Y59         FDRE                                         r  mouse_control/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mouse_control/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.076     1.661    mouse_control/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X28Y59         FDRE                                         r  mouse_control/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.830     1.957    mouse_control/Inst_Ps2Interface/clk_100MHz_IBUF_BUFG
    SLICE_X28Y59         FDRE                                         r  mouse_control/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.514     1.443    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.075     1.518    mouse_control/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mouse_control/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_control/periodic_check_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.693%)  route 0.265ns (65.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.561     1.444    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  mouse_control/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mouse_control/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.265     1.851    mouse_control/reset_periodic_check_cnt__0
    SLICE_X32Y53         FDRE                                         r  mouse_control/periodic_check_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=274, routed)         0.829     1.957    mouse_control/clk_100MHz_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  mouse_control/periodic_check_cnt_reg[21]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y53         FDRE (Hold_fdre_C_R)        -0.018     1.690    mouse_control/periodic_check_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   divider_6p25MHz/SLOW_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   divider_6p25MHz/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   divider_6p25MHz/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   divider_6p25MHz/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   divider_6p25MHz/count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   divider_6p25MHz/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   divider_6p25MHz/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   divider_6p25MHz/count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   divider_6p25MHz/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   divider_6p25MHz/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   divider_6p25MHz/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   divider_6p25MHz/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   divider_6p25MHz/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   divider_6p25MHz/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   divider_6p25MHz/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   divider_6p25MHz/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   divider_6p25MHz/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   divider_6p25MHz/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   divider_6p25MHz/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   mouse_control/FSM_onehot_state_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y54   mouse_control/FSM_onehot_state_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y54   mouse_control/FSM_onehot_state_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y54   mouse_control/FSM_onehot_state_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y54   mouse_control/FSM_onehot_state_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y55   mouse_control/FSM_onehot_state_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y55   mouse_control/FSM_onehot_state_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y56   mouse_control/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y56   mouse_control/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56   mouse_control/FSM_onehot_state_reg[5]/C



