design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/femtorv32_quark,FemtoRV32,RUN_2025.09.17_18.32.54,flow completed,0h9m16s0ms,0h4m58s0ms,9926.768906103338,2.7686081537000002,2978.030671831001,-1,49.0332,746.24,7084,0,0,0,0,0,0,0,0,0,0,0,724954,76147,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,966643918.0,0.0,44.16,41.79,6.45,9.83,-1,4110,5810,60,1598,0,0,0,5479,39,32,96,159,358,189,53,2354,1249,1267,24,8434,4266,8518,14455,8245,43918,653445.184,0.0236,0.0175,3.03e-05,0.0297,0.0214,4.16e-06,0.0378,0.0257,5.02e-06,8.21,100.0,10.0,100,1,30,153.18,153.6,0.3,1,10,0.4,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
