
---------- Begin Simulation Statistics ----------
final_tick                                13974025500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227212                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423456                       # Number of bytes of host memory used
host_op_rate                                   384623                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    88.02                       # Real time elapsed on the host
host_tick_rate                              158753209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19999994                       # Number of instructions simulated
sim_ops                                      33855855                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013974                       # Number of seconds simulated
sim_ticks                                 13974025500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               88                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             27                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              27                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     88                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.794805                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871929                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2383                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003169                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1708                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5019954                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357807                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443249                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          172                       # TLB misses on write requests
system.cpu0.numCycles                        27948051                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22928097                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               89                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     89                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9999994                       # Number of instructions committed
system.cpu1.committedOps                     16927924                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.794807                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2871955                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157451                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2384                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003164                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1708                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5019250                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357806                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443235                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          170                       # TLB misses on write requests
system.cpu1.numCycles                        27948051                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081462     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833805     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911131     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927924                       # Class of committed instruction
system.cpu1.tickCycles                       22928801                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         67428                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       470412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2011                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       940888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2011                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14698                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18504                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14986                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       101654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       101654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 101654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3131136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3131136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3131136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               34226                       # Request fanout histogram
system.membus.reqLayer4.occupancy           133503500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          178098750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429347                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429347                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429347                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429347                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13855                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13855                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13855                       # number of overall misses
system.cpu0.icache.overall_misses::total        13855                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    328663000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    328663000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    328663000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    328663000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443202                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443202                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443202                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443202                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005671                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005671                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005671                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005671                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23721.616745                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23721.616745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23721.616745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23721.616745                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13839                       # number of writebacks
system.cpu0.icache.writebacks::total            13839                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13855                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13855                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13855                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    314808000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    314808000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    314808000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    314808000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005671                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005671                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22721.616745                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22721.616745                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22721.616745                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22721.616745                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13839                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429347                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429347                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    328663000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    328663000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443202                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443202                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005671                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005671                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23721.616745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23721.616745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13855                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    314808000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    314808000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005671                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22721.616745                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22721.616745                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999030                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443202                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13855                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.340816                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999030                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559471                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559471                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861469                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861469                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861793                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861793                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226482                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226482                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233549                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233549                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4045461490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4045461490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4045461490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4045461490                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087951                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087951                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095342                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095342                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037202                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037202                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038316                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038316                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17862.176641                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17862.176641                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17321.681917                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17321.681917                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2277                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.384615                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61734                       # number of writebacks
system.cpu0.dcache.writebacks::total            61734                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8841                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8841                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217641                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217641                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221384                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221384                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3612558000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3612558000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3908873500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3908873500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16598.701531                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16598.701531                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17656.531186                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17656.531186                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221368                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983190                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983190                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163072                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163072                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2413446000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2413446000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146262                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146262                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039330                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039330                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14799.879808                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14799.879808                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          434                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162638                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162638                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2228790500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2228790500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13703.995991                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13703.995991                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878279                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878279                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63410                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1632015490                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1632015490                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032657                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032657                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25737.509699                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25737.509699                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8407                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8407                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1383767500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1383767500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25158.036834                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25158.036834                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          324                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          324                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7067                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7067                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.956163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.956163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    296315500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    296315500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79165.241785                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79165.241785                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998940                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083177                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.477943                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998940                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984120                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984120                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429336                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429336                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429336                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429336                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13852                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13852                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13852                       # number of overall misses
system.cpu1.icache.overall_misses::total        13852                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    328238500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    328238500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    328238500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    328238500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443188                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443188                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443188                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443188                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005670                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005670                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23696.108865                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23696.108865                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23696.108865                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23696.108865                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13836                       # number of writebacks
system.cpu1.icache.writebacks::total            13836                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13852                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13852                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13852                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13852                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    314386500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    314386500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    314386500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    314386500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005670                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005670                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22696.108865                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22696.108865                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22696.108865                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22696.108865                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13836                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13852                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13852                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    328238500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    328238500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443188                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443188                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23696.108865                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23696.108865                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13852                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13852                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    314386500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    314386500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22696.108865                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22696.108865                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998974                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443188                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13852                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.377996                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998974                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559356                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559356                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861463                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861463                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861785                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861785                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226483                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226483                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233552                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233552                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4046330490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4046330490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4046330490                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4046330490                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087946                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095337                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095337                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038317                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038317                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17865.934706                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17865.934706                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17325.180217                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17325.180217                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2196                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.351351                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61735                       # number of writebacks
system.cpu1.dcache.writebacks::total            61735                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8841                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8841                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221385                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221385                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3613333500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3613333500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3908379000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3908379000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035750                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035750                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16602.188456                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16602.188456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17654.217765                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17654.217765                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221369                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163073                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163073                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2412808500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2412808500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14795.879759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14795.879759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          434                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          434                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2228713500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2228713500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13703.438290                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13703.438290                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878277                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878277                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63410                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1633521990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1633521990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941687                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941687                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25761.267781                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25761.267781                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1384620000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1384620000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25173.535989                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25173.535989                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          322                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          322                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7069                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7069                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.956434                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.956434                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    295045500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    295045500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78825.941758                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78825.941758                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083170                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221385                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.477788                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984081                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984081                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206348                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11775                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206349                       # number of demand (read+write) hits
system.l2.demand_hits::total                   436250                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11778                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206348                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11775                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206349                       # number of overall hits
system.l2.overall_hits::total                  436250                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             15036                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34226                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2077                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15036                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2077                       # number of overall misses
system.l2.overall_misses::.cpu1.data            15036                       # number of overall misses
system.l2.overall_misses::total                 34226                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    165574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1261677500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    165139000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1261320000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2853711000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    165574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1261677500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    165139000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1261320000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2853711000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               470476                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              470476                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.149910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.149942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072748                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.149910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.149942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072748                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79718.103033                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83910.448258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79508.425614                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83886.671987                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83378.454976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79718.103033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83910.448258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79508.425614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83886.671987                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83378.454976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14698                       # number of writebacks
system.l2.writebacks::total                     14698                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        15036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34226                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        15036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34226                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    144804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1111317500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    144369000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1110960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2511451000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    144804500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1111317500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    144369000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1110960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2511451000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.149910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.149942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072748                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.149910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.149942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072748                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69718.103033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73910.448258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69508.425614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73886.671987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73378.454976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69718.103033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73910.448258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69508.425614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73886.671987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73378.454976                       # average overall mshr miss latency
system.l2.replacements                          34961                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       123469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           123469                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       123469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       123469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        27675                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            27675                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        27675                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        27675                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          252                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           252                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47510                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95020                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14986                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    655623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    656439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1312062500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.136229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.136229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.136229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87498.131589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87606.966502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87552.549046                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    580693500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    581509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1162202500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.136229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.136229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.136229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77498.131589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77606.966502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77552.549046                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4154                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    165574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    165139000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    330713500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.149910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.149942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79718.103033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79508.425614                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79613.264324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    144804500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    144369000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    289173500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.149910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.149942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.149926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69718.103033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69508.425614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69613.264324                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            317677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    606054000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    604881000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1210935000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        332763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.045336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.045335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80346.546467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80191.038049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80268.792258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    530624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    529451000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1060075000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.045335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70346.546467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70191.038049                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70268.792258                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.453000                       # Cycle average of tags in use
system.l2.tags.total_refs                      940634                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.139614                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.291975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       81.389586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      428.191523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       81.386581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      428.193335                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.079482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.418156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.079479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.418158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998489                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7563073                       # Number of tag accesses
system.l2.tags.data_accesses                  7563073                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        132928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        962304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        132928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        962304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2190464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       132928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       132928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       940672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          940672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          15036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14698                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9512506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68863764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9512506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68863764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156752541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9512506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9512506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19025012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67315749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67315749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67315749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9512506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68863764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9512506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68863764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            224068290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000834124500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          877                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          877                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               82468                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13827                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       34226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14698                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34226                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14698                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              820                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    464385750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  170240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1102785750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13639.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32389.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    28572                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34226                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14698                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    435.423464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.011099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.095344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          668      9.33%      9.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1309     18.28%     27.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1715     23.95%     51.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          728     10.17%     61.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1035     14.46%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          179      2.50%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          190      2.65%     81.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          204      2.85%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1132     15.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.766249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.222620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.479202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            759     86.55%     86.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           79      9.01%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           23      2.62%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.91%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.23%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           877                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.726340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.698511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              561     63.97%     63.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.34%     64.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              307     35.01%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.46%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           877                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2179072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  938816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2190464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               940672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       155.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13972267000                       # Total gap between requests
system.mem_ctrls.avgGap                     285591.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       132928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       956544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       132928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       956672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       938816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9512505.898890767246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68451571.095243811607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9512505.898890767246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68460730.946855649352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 67182931.647004649043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        15036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14698                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     59657250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    492464000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     59200000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    491464500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 326198271000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28722.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32752.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28502.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32685.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22193378.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             28445760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15119280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           127884540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           41519880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3266383860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2615387040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7197404520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.055917                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6769820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6737765500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             22683780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             12052920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           115218180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           35052300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2837857860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2976251040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7101780240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.212915                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7711224750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5796360750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            360470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       138167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        27675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          339531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110006                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27707                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       332763                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1411364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1772416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18119552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1772032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18119680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39783680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           34961                       # Total snoops (count)
system.tol2bus.snoopTraffic                    940672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           505437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003983                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062983                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 503424     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2013      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             505437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          621588000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332088478                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20788978                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332089972                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20786991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13974025500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
