{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694265669014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694265669015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 09 09:21:08 2023 " "Processing started: Sat Sep 09 09:21:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694265669015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694265669015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Slick-VHDL-DMA -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Slick-VHDL-DMA -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694265669016 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1694265671962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slick-vhdl-dma.vhdl 16 8 " "Found 16 design units, including 8 entities, in source file slick-vhdl-dma.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n74688-Behavioral " "Found design unit 1: n74688-Behavioral" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DEMUX_GATE_2-Behavioral " "Found design unit 2: DEMUX_GATE_2-Behavioral" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 n74139-Behavioral " "Found design unit 3: n74139-Behavioral" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 MUX_GATE_BUS_1-Behavioral " "Found design unit 4: MUX_GATE_BUS_1-Behavioral" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 n74157-Behavioral " "Found design unit 5: n74157-Behavioral" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 DIG_D_FF_AS_BUS-Behavioral " "Found design unit 6: DIG_D_FF_AS_BUS-Behavioral" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 216 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 n74175-Behavioral " "Found design unit 7: n74175-Behavioral" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 main-Behavioral " "Found design unit 8: main-Behavioral" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 346 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_ENTITY_NAME" "1 n74688 " "Found entity 1: n74688" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_ENTITY_NAME" "2 DEMUX_GATE_2 " "Found entity 2: DEMUX_GATE_2" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_ENTITY_NAME" "3 n74139 " "Found entity 3: n74139" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_GATE_BUS_1 " "Found entity 4: MUX_GATE_BUS_1" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_ENTITY_NAME" "5 n74157 " "Found entity 5: n74157" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_ENTITY_NAME" "6 DIG_D_FF_AS_BUS " "Found entity 6: DIG_D_FF_AS_BUS" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_ENTITY_NAME" "7 n74175 " "Found entity 7: n74175" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""} { "Info" "ISGN_ENTITY_NAME" "8 main " "Found entity 8: main" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694265673840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1694265674043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74688 n74688:gate0 " "Elaborating entity \"n74688\" for hierarchy \"n74688:gate0\"" {  } { { "Slick-VHDL-DMA.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265674059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74139 n74139:gate2 " "Elaborating entity \"n74139\" for hierarchy \"n74139:gate2\"" {  } { { "Slick-VHDL-DMA.vhdl" "gate2" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265674059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_GATE_2 n74139:gate2\|DEMUX_GATE_2:gate0 " "Elaborating entity \"DEMUX_GATE_2\" for hierarchy \"n74139:gate2\|DEMUX_GATE_2:gate0\"" {  } { { "Slick-VHDL-DMA.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265674090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74157 n74157:gate3 " "Elaborating entity \"n74157\" for hierarchy \"n74157:gate3\"" {  } { { "Slick-VHDL-DMA.vhdl" "gate3" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265674090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_GATE_BUS_1 n74157:gate3\|MUX_GATE_BUS_1:gate0 " "Elaborating entity \"MUX_GATE_BUS_1\" for hierarchy \"n74157:gate3\|MUX_GATE_BUS_1:gate0\"" {  } { { "Slick-VHDL-DMA.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265674105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74175 n74175:gate4 " "Elaborating entity \"n74175\" for hierarchy \"n74175:gate4\"" {  } { { "Slick-VHDL-DMA.vhdl" "gate4" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265674121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_D_FF_AS_BUS n74175:gate4\|DIG_D_FF_AS_BUS:gate0 " "Elaborating entity \"DIG_D_FF_AS_BUS\" for hierarchy \"n74175:gate4\|DIG_D_FF_AS_BUS:gate0\"" {  } { { "Slick-VHDL-DMA.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265674137 ""}
{ "Error" "EVRFX_VHDL_OTHERS_ILLEGAL_AGGREGATE_CHOICE_UNCONST_TARGET" "Slick-VHDL-DMA.vhdl(222) " "VHDL aggregate error at Slick-VHDL-DMA.vhdl(222): OTHERS choice used in aggregate for unconstrained record or array type is not supported" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 222 0 0 } }  } 0 10427 "VHDL aggregate error at %1!s!: OTHERS choice used in aggregate for unconstrained record or array type is not supported" 0 0 "Quartus II" 0 -1 1694265674137 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"not\" Slick-VHDL-DMA.vhdl(222) " "VHDL Operator error at Slick-VHDL-DMA.vhdl(222): failed to evaluate call to operator \"\"not\"\"" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 222 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694265674137 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "0 4 Slick-VHDL-DMA.vhdl(222) " "VHDL expression error at Slick-VHDL-DMA.vhdl(222): expression has 0 elements, but must have 4 elements" {  } { { "Slick-VHDL-DMA.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 222 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1694265674137 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "n74175:gate4\|DIG_D_FF_AS_BUS:gate0 " "Can't elaborate user hierarchy \"n74175:gate4\|DIG_D_FF_AS_BUS:gate0\"" {  } { { "Slick-VHDL-DMA.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-DMA/Slick-VHDL-DMA.vhdl" 271 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694265674137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694265674821 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 09 09:21:14 2023 " "Processing ended: Sat Sep 09 09:21:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694265674821 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694265674821 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694265674821 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694265674821 ""}
