/*******************************************************************************
*                Copyright 2001, Marvell International Ltd.
* This code contains confidential information of Marvell semiconductor, inc.
* no rights are granted herein under any patent, mask work right or copyright
* of Marvell or any third party.
* Marvell reserves the right at its sole discretion to request that this code
* be immediately returned to Marvell. This code is provided "as is".
* Marvell makes no warranties, express, implied or otherwise, regarding its
* accuracy, completeness or performance.
********************************************************************************
*/
/**
********************************************************************************
* @file mvHwsIronmanMtiMacPortExtUnits.h
*
* @brief IronmanL port interface header file
*
* @version   1
********************************************************************************
*/
#ifndef __mvHwsIronmanMtiMacPortExtUnits_H
#define __mvHwsIronmanMtiMacPortExtUnits_H

#ifdef __cplusplus
extern "C" {
#endif

typedef enum {
  /*0*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_TX_LOC_FAULT_E,
  /*1*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_TX_REM_FAULT_E,
  /*2*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_TX_LI_FAULT_E,
  /*3*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_TOD_SELECT_E,
  /*4*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_RX_PAUSE_CONTROL_E,
  /*5*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_RX_PAUSE_OW_VAL_E,
  /*6*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_PAUSE_802_3_REFLECT_E,
  /*7*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_LOOP_ENA_E,
  /*8*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_FF_TX_CRC_E,
  /*9*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_MAC_TIME_CAPTURE_EN_E,
  /*10*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_LED_PORT_NUM_E,
  /*11*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_LED_PORT_EN_E,
  /*12*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_LOOP_RX_BLOCK_OUT_E,
  /*13*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_LOOP_TX_RDY_OUT_E,
  /*14*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_BACK_PRESSURE_MODE_SELECT_E,
  /*15*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_TX_LOC_FAULT_SEL_E,
  /*16*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL_TX_REM_FAULT_SEL_E,
  /*17*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_LINK_OK_E,
  /*18*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_RX_TRAFFIC_IND_E,
  /*19*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_TX_TRAFFIC_IND_E,
  /*20*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_MAC_TX_EMPTY_E,
  /*21*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_MAC_TX_ISIDLE_E,
  /*22*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_PFC_MODE_E,
  /*23*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_FF_TX_SEPTY_E,
  /*24*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_FF_RX_EMPTY_E,
  /*25*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_FF_RX_DSAV_E,
  /*26*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_LINK_OK_CLEAN_E,
  /*27*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_LINK_STATUS_CLEAN_E,
  /*28*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_LPCS_LINK_STATUS_CLEAN_E,
  /*29*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_MAC_RES_SPEED_E,
  /*30*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_TSU_RX_READY_E,
  /*31*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_TSU_TX_READY_E,
  /*32*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_FF_TX_RDY_E,
  /*33*/  IRONMAN_MTIP_MAC_PORT_EXT_STATUS_FF_RX_RDY_E,
  /*34*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_PORT_INTERRUPT_CAUSE_INT_SUM_E,
  /*35*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_ILLEGAL_ADDRESS_ACCESS_E,
  /*36*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_LINK_OK_CHANGE_E,
  /*37*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_MAC_LOC_FAULT_E,
  /*38*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_MAC_REM_FAULT_E,
  /*39*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_MAC_LI_FAULT_E,
  /*40*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_MAC_TX_UNDERFLOW_E,
  /*41*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_EMAC_TX_OVR_ERR_E,
  /*42*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_PMAC_TX_OVR_ERR_E,
  /*43*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_EMAC_RX_OVERRUN_E,
  /*44*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_PMAC_RX_OVERRUN_E,
  /*45*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_FFE_RX_RDY_E,
  /*46*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_FFP_RX_RDY_E,
  /*47*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_LINK_OK_CLEAN_CHANGE_E,
  /*48*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_FFP_RX_NOT_RDY_E,
  /*49*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_FFE_RX_NOT_RDY_E,
  /*50*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_FFE_RDY2LOAD_BRG_FIFO_OVERRUN_E,
  /*51*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_FFP_RDY2LOAD_BRG_FIFO_OVERRUN_E,
  /*52*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_TSU_RX_DFF_ERR_E,
  /*53*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_TSU_RX_AM_ERR_E,
  /*54*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_TSU_TX_SYNC_ERR_E,
  /*55*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_TSQ_TS_FIFO_WR_E,
  /*56*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_CAUSE_TSQ_TS_FIFO_OVERWRITE_E,
  /*57*/  IRONMAN_MTIP_MAC_PORT_EXT_INTERRUPT_MASK_INTERRUPT_MASK_E,
  /*58*/  IRONMAN_MTIP_MAC_PORT_EXT_PAUSE_AND_ERR_STAT_PAUSE_ON_E,
  /*59*/  IRONMAN_MTIP_MAC_PORT_EXT_PAUSE_AND_ERR_STAT_FF_RX_ERR_STAT_E,
  /*60*/  IRONMAN_MTIP_MAC_PORT_EXT_PEER_DELAY_PEER_DELAY_E,
  /*61*/  IRONMAN_MTIP_MAC_PORT_EXT_PEER_DELAY_PEER_DELAY_VALID_E,
  /*62*/  IRONMAN_MTIP_MAC_PORT_EXT_XOFF_STATUS_XOFF_STATUS_E,
  /*63*/  IRONMAN_MTIP_MAC_PORT_EXT_PAUSE_OVERRIDE_PAUSE_OVERRIDE_CTRL_E,
  /*64*/  IRONMAN_MTIP_MAC_PORT_EXT_PAUSE_OVERRIDE_PAUSE_OVERRIDE_VAL_E,
  /*65*/  IRONMAN_MTIP_MAC_PORT_EXT_XOFF_OVERRIDE_XOFF_OVERRIDE_CTRL_E,
  /*66*/  IRONMAN_MTIP_MAC_PORT_EXT_XOFF_OVERRIDE_XOFF_OVERRIDE_VAL_E,
  /*67*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_PORT_RES_SPEED_E,
  /*68*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_LINK_OK_EN_E,
  /*69*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_LINK_OK_DIS_E,
  /*70*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_TS_IF_PCH_EN_E,
  /*71*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_TS_IF_PCH_DIS_E,
  /*72*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_TS_IF_CF_EN_E,
  /*73*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_TS_IF_CF_DIS_E,
  /*74*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_TS_IF_TSTF_EN_E,
  /*75*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_TS_IF_TSTF_DIS_E,
  /*76*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_LINK_UP_MUX_E,
  /*77*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_TS_IF_2STEP_EN_E,
  /*78*/  IRONMAN_MTIP_MAC_PORT_EXT_CONTROL1_FORCE_TS_IF_2STEP_DIS_E,
  /*79*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_LAST_TIMESTAMP_EMAC_USX_PCH_LAST_TIMESTAMP_E,
  /*80*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL_C_MODULO_RX_E,
  /*81*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_MODULO_RX_OW_E,
  /*82*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_MODULO_TX_OW_E,
  /*83*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_RX_MODE_OW_E,
  /*84*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_MII_CW_DLY_OW_E,
  /*85*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_MII_MK_DLY_OW_E,
  /*86*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_DESKEW_OW_E,
  /*87*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_BLOCKTIME_OW_E,
  /*88*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_BLOCKTIME_DEC_OW_E,
  /*89*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_MARKERTIME_OW_E,
  /*90*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_MARKERTIME_DEC_OW_E,
  /*91*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_BLKS_PER_CLK_OW_E,
  /*92*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_TX_MODE_OW_E,
  /*93*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_MII_TX_MK_CYC_DLY_OW_E,
  /*94*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_MII_TX_CW_CYC_DLY_OW_E,
  /*95*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_TSU_TX_SD_PERIOD_OW_E,
  /*96*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL4_C_TSU_TX_SD_PERIOD_E,
  /*97*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL3_C_RX_MODE_E,
  /*98*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL3_C_MII_CW_DLY_E,
  /*99*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL3_C_MII_MK_DLY_E,
  /*100*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL3_C_BLKS_PER_CLK_E,
  /*101*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL3_C_DESKEW_E,
  /*102*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL3_C_MII_TX_MK_CYC_DLY_E,
  /*103*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL3_C_MII_TX_CW_CYC_DLY_E,
  /*104*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL2_C_BLOCKTIME_E,
  /*105*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL2_C_BLOCKTIME_DEC_E,
  /*106*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL2_C_MARKERTIME_E,
  /*107*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL2_C_MARKERTIME_DEC_E,
  /*108*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL2_C_TX_MODE_E,
  /*109*/  IRONMAN_MTIP_MAC_PORT_EXT_TSX_CONTROL1_C_MODULO_TX_E,
  /*110*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_CONTROL_PREEMPTION_LOOP_ENA_E,
  /*111*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_CONTROL_FFP_TX_CRC_E,
  /*112*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_CONTROL_PREEMPTION_BACK_PRESSURE_MODE_SELECT_E,
  /*113*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_CONTROL_PREEMPTION_LOOP_RX_BLOCK_OUT_E,
  /*114*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_CONTROL_PREEMPTION_LOOP_TX_RDY_OUT_E,
  /*115*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_CONTROL_LED_INDICATION_CTRL_E,
  /*116*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_CONTROL_TX_HOLD_REQ_E,
  /*117*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_PREEMPTION_ENABLED_E,
  /*118*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_EXPRESS_MAC_ACTIVE_E,
  /*119*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_PREEMPTION_MAC_ACTIVE_E,
  /*120*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_PREEMPTION_MAC_ACTIVE_OR_FRAME_PREEMPTED_E,
  /*121*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_PREEMPTION_MAC_TX_EMPTY_E,
  /*122*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_FFP_TX_SEPTY_E,
  /*123*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_FFP_RX_EMPTY_E,
  /*124*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_FFP_RX_DSAV_E,
  /*125*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_FF_PMAC_TX_RDY_E,
  /*126*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_STATUS_FF_PMAC_RX_RDY_E,
  /*127*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_CONTROL2_FEC91_ENA_E,
  /*128*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_MAC_CLOCK_AND_RESET_CONTROL_MAC_RESET__E,
  /*129*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_MAC_CLOCK_AND_RESET_CONTROL_MAC_CLK_EN_E,
  /*130*/  IRONMAN_MTIP_MAC_PORT_EXT_EXTERNAL_PORT_CONTROL_MAC_MUX_CTRL_E,
  /*131*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_GPIO_STATUS_GPIO_STATUS_E,
  /*132*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_GPIO_CONTROL_GPIO_CONTROL_E,
  /*133*/  IRONMAN_MTIP_MAC_PORT_EXT_PMAC_ERR_STAT_FFP_RX_ERR_STAT_E,
  /*134*/  IRONMAN_MTIP_MAC_PORT_EXT_PER_PORT_LAST_VIOLATION_PER_PORT_LAST_VIOLATION_E,
  /*135*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_FC_AND_PFC_CONTROL_XOFF_ONLY_FROM_EXP_E,
  /*136*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_FC_AND_PFC_CONTROL_MAC_XOFF_GEN_SAMP_E,
  /*137*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_FC_AND_PFC_CONTROL_DUPLICATE_XOFF_E_TO_P_E,
  /*138*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_FC_AND_PFC_CONTROL_FC_MODE_MSK_OUT_E,
  /*139*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_FC_AND_PFC_CONTROL_TX_HOLD_SRC_E,
  /*140*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_FC_AND_PFC_CONTROL_PMAC_STOP_BY_PAUSE_802_3_E,
  /*141*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_FC_AND_PFC_CONTROL_PMAC_STOP_VAL_E,
  /*142*/  IRONMAN_MTIP_MAC_PORT_EXT_TSQ_TIMESTAMP_TSQ_TIMESTAMP_E,
  /*143*/  IRONMAN_MTIP_MAC_PORT_EXT_TSQ_SIGNATURE_TSQ_SIGNATURE_VALUE_E,
  /*144*/  IRONMAN_MTIP_MAC_PORT_EXT_TSQ_SIGNATURE_TSQ_REQUEST_SOURCE_PORT_E,
  /*145*/  IRONMAN_MTIP_MAC_PORT_EXT_TSQ_SIGNATURE_TSQ_VALID_E,
  /*146*/  IRONMAN_MTIP_MAC_PORT_EXT_TSQ_FIFO_STATUS_TSQ_FIFO_FILL_LEVEL_E,
  /*147*/  IRONMAN_MTIP_MAC_PORT_EXT_TSQ_FIFO_STATUS_TSQ_FIFO_FULL_E,
  /*148*/  IRONMAN_MTIP_MAC_PORT_EXT_TSQ_CLEAR_CONTROL_TSQ_CLEAR_CONTROL_E,
  /*149*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_PCH_RX_PROCESS_E,
  /*150*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_EXTTYPE_BR_EXPRESS_ONLY_E,
  /*151*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_COUNTER_WRAPAROUND_EN_E,
  /*152*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_COUNTER_CLEAR_ON_READ_EN_E,
  /*153*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_EXTTYPE_RSVD_ACCEPT_E,
  /*154*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_PCH_PTP_USE_TS_E,
  /*155*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_PCH_BR_USE_TS_E,
  /*156*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_NO_PCH_ACCEPT_E,
  /*157*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_EXTTYPE_IGNORE_ACCEPT_E,
  /*158*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_EXTTYPE_PTP_ACCEPT_E,
  /*159*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_EXTTYPE_BR_ACCEPT_E,
  /*160*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_RX_CONTROL_EMAC_PCH_RX_TS_CONVERT_E,
  /*161*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_ERROR_BY_APP_COUNTER_EMAC_ERROR_BY_APP_COUNTER_E,
  /*162*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_BAD_SUBPORT_COUNTER_PMAC_BAD_SUBPORT_COUNTER_E,
  /*163*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_ERROR_BY_APP_COUNTER_PMAC_ERROR_BY_APP_COUNTER_E,
  /*164*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_BAD_CRC_COUNTER_EMAC_BAD_CRC_COUNTER_E,
  /*165*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_BAD_SUBPORT_COUNTER_EMAC_BAD_SUBPORT_COUNTER_E,
  /*166*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_GOOD_RESERVED_COUNTER_PMAC_GOOD_RESERVED_COUNTER_E,
  /*167*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_PCH_RX_PROCESS_E,
  /*168*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_EXTTYPE_BR_EXPRESS_ONLY_E,
  /*169*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_COUNTER_WRAPAROUND_EN_E,
  /*170*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_COUNTER_CLEAR_ON_READ_EN_E,
  /*171*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_EXTTYPE_RSVD_ACCEPT_E,
  /*172*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_PCH_PTP_USE_TS_E,
  /*173*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_PCH_BR_USE_TS_E,
  /*174*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_NO_PCH_ACCEPT_E,
  /*175*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_EXTTYPE_IGNORE_ACCEPT_E,
  /*176*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_EXTTYPE_PTP_ACCEPT_E,
  /*177*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_EXTTYPE_BR_ACCEPT_E,
  /*178*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_RX_CONTROL_PMAC_PCH_RX_TS_CONVERT_E,
  /*179*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_2_PMAC_NEXT_SELF_CLR_E,
  /*180*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_2_PMAC_NEXT_PCH_NOTS_BAD_CRC_E,
  /*181*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_2_PMAC_NEXT_PCH_TS_BAD_CRC_E,
  /*182*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_2_PMAC_NEXT_PCH_NOTS_BAD_SUBPORT_E,
  /*183*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_2_PMAC_NEXT_PCH_TS_BAD_SUBPORT_E,
  /*184*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_2_PMAC_NEXT_PCH_IDLE_E,
  /*185*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_2_PMAC_NEXT_PCH_RSVD_E,
  /*186*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_2_PMAC_NEXT_PCH_EXT_RSVD_E,
  /*187*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_SIGNATURE_PMAC_ST_CNT_SIGNATURE_E,
  /*188*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_MASK_PORT_EMAC_USX_PCH_INTERRUPT_MASK_E,
  /*189*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_SIGNATURE_EMAC_ST_CNT_SIGNATURE_E,
  /*190*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_PCH_NOTS_BR_E,
  /*191*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_PCH_TS_BR_E,
  /*192*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_PCH_SIGNATURE_E,
  /*193*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_SIGNATURE_LOAD_E,
  /*194*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_SIGNATURE_MODE_E,
  /*195*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_PCH_USE_ID_TRIG_E,
  /*196*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_PCH_TX_EN_E,
  /*197*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_PCH_STD_PREAM_NOTS_E,
  /*198*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TX_CONTROL_1_PMAC_SUBPORT_ID_E,
  /*199*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_INT_SUM_E,
  /*200*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_NOPCH_DETECTED_E,
  /*201*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_BAD_IDLE_DETECTED_E,
  /*202*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_GOOD_IDLE_DETECTED_E,
  /*203*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_BAD_RSVD_DETECTED_E,
  /*204*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_GOOD_RSVD_DETECTED_E,
  /*205*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_PCH_IGNORE_DETECTED_E,
  /*206*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_PCH_PTP_DETECTED_E,
  /*207*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_PCH_BR_PTP_DETECTED_E,
  /*208*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_PCH_EXT_RSVD_DETECTED_E,
  /*209*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_PCH_INVALID_VR_DETECTED_E,
  /*210*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_PCH_TS_GENERATED_E,
  /*211*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_CAUSE_PMAC_PCH_NOTS_GENERATED_E,
  /*212*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INTERRUPT_MASK_PORT_PMAC_USX_PCH_INTERRUPT_MASK_E,
  /*213*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_BAD_CRC_COUNTER_PMAC_BAD_CRC_COUNTER_E,
  /*214*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_GOOD_IDLE_COUNTER_PMAC_GOOD_IDLE_COUNTER_E,
  /*215*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_SUMMARY_INTERRUPT_MASK_PORT_SUMMARY_INTERRUPT_MASK_E,
  /*216*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_PCH_NOTS_BR_E,
  /*217*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_PCH_TS_BR_E,
  /*218*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_PCH_SIGNATURE_E,
  /*219*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_SIGNATURE_LOAD_E,
  /*220*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_SIGNATURE_MODE_E,
  /*221*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_PCH_USE_ID_TRIG_E,
  /*222*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_PCH_TX_EN_E,
  /*223*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_PCH_STD_PREAM_NOTS_E,
  /*224*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_1_EMAC_SUBPORT_ID_E,
  /*225*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_GOOD_RESERVED_COUNTER_EMAC_GOOD_RESERVED_COUNTER_E,
  /*226*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INVALID_VR_COUNTER_EMAC_INVALID_VR_COUNTER_E,
  /*227*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_GOOD_IDLE_COUNTER_EMAC_GOOD_IDLE_COUNTER_E,
  /*228*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_TOTAL_PCH_ERRORS_COUNTER_PMAC_TOTAL_PCH_ERRORS_COUNTER_E,
  /*229*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TOTAL_PCH_ERRORS_COUNTER_EMAC_TOTAL_PCH_ERRORS_COUNTER_E,
  /*230*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_LAST_TIMESTAMP_PMAC_USX_PCH_LAST_TIMESTAMP_E,
  /*231*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_SUMMARY_INTERRUPT_CAUSE_MAC_PORT_EXT_INTERRUPTS_SUMMARY_E,
  /*232*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_SUMMARY_INTERRUPT_CAUSE_PORT_INTERRUPT_E,
  /*233*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_SUMMARY_INTERRUPT_CAUSE_PORT_EMAC_USX_PCH_INTERRUPT_E,
  /*234*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_SUMMARY_INTERRUPT_CAUSE_PORT_PMAC_USX_PCH_INTERRUPT_E,
  /*235*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_PORT_USX_PCH_INTERRUPT_CAUSE_INT_SUM_E,
  /*236*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_NOPCH_DETECTED_E,
  /*237*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_BAD_IDLE_DETECTED_E,
  /*238*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_GOOD_IDLE_DETECTED_E,
  /*239*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_BAD_RSVD_DETECTED_E,
  /*240*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_GOOD_RSVD_DETECTED_E,
  /*241*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_PCH_IGNORE_DETECTED_E,
  /*242*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_PCH_PTP_DETECTED_E,
  /*243*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_PCH_BR_PTP_DETECTED_E,
  /*244*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_PCH_EXT_RSVD_DETECTED_E,
  /*245*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_PCH_INVALID_VR_DETECTED_E,
  /*246*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_PCH_TS_GENERATED_E,
  /*247*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_INTERRUPT_CAUSE_EMAC_PCH_NOTS_GENERATED_E,
  /*248*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_2_EMAC_NEXT_SELF_CLR_E,
  /*249*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_2_EMAC_NEXT_PCH_NOTS_BAD_CRC_E,
  /*250*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_2_EMAC_NEXT_PCH_TS_BAD_CRC_E,
  /*251*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_2_EMAC_NEXT_PCH_NOTS_BAD_SUBPORT_E,
  /*252*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_2_EMAC_NEXT_PCH_TS_BAD_SUBPORT_E,
  /*253*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_2_EMAC_NEXT_PCH_IDLE_E,
  /*254*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_2_EMAC_NEXT_PCH_RSVD_E,
  /*255*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_EMAC_USX_PCH_TX_CONTROL_2_EMAC_NEXT_PCH_EXT_RSVD_E,
  /*256*/  IRONMAN_MTIP_MAC_PORT_EXT_PORT_PMAC_USX_PCH_INVALID_VR_COUNTER_PMAC_INVALID_VR_COUNTER_E,
    IRONMAN_MTIP_MAC_PORT_EXT_REGISTER_LAST_E /* should be last */
} MV_HWS_IRONMAN_MTIP_MAC_PORT_EXT_UNITS;

#ifdef __cplusplus
}
#endif

#endif /* __mvHwsIronmanMtiMacPortExtUnits_H */

