ISim log file
Running: E:\Xilinx\Projects\PWM_Verilog\Test_Fixture_isim_par.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Xilinx/Projects/PWM_Verilog/Test_Fixture_isim_par.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/pwm_timesim.sdf, for root module /Test_Fixture/uut/.
Finished circuit initialization process.
# isim force add /Test_Fixture/Input 1110 -radix bin
# isim force add /Test_Fixture/Input 1110 -radix bin
# run all
Stopped at time : 138780 ns : File "E:/Xilinx/Projects/PWM_Verilog/Test_Fixture.v" Line 59
