vendor_name = ModelSim
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_VGA_Generator.vhd
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/VGA_SYNC.VHD
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/UP1PACK.VHD
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/CHAR_ROM.VHD
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/program.mif
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.vhd
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_RV16Cm.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.qip
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Memory.vhd
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/RV16Cm_pkg.vhd
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_counter.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_FSM.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_ALU.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_RegBank.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_decod.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/MAX6816.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/register_bank.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/control_unit.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/CU_main_decoder.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/CU_sequential.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/alu_decoder.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/DE10_LITE_Golden_Top.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/ALU.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/two_complement.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/muxes.v
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/N_zero_extend.v
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altram.inc
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /nix/store/98cf3fww1zk6423wxqiwrs2y0fba4nsj-quartus-prime-lite-unwrapped-20.1.1.720/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/quartus/db/altsyncram_o3s3.tdf
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/quartus/db/altsyncram_emr3.tdf
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/format.mif
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/quartus/db/altsyncram_8or3.tdf
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/src/TCGROM.MIF
source_file = 1, /home/coveiro/Templates/RISCV_based_processor/quartus/DE10_LITE_Golden_Top.sdc
design_name = hard_block
design_name = DE10_LITE_Golden_Top
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, DE10_LITE_Golden_Top, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX0[7]~output\, HEX0[7]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, DE10_LITE_Golden_Top, 1
instance = comp, \HEX1[7]~output\, HEX1[7]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, DE10_LITE_Golden_Top, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, DE10_LITE_Golden_Top, 1
instance = comp, \MAX10_CLK1_50~input\, MAX10_CLK1_50~input, DE10_LITE_Golden_Top, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl\, MAX10_CLK1_50~inputclkctrl, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[0]~75\, CNT0|q[0]~75, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[0]\, CNT0|q[0], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[1]~25\, CNT0|q[1]~25, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[1]\, CNT0|q[1], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[2]~27\, CNT0|q[2]~27, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[2]\, CNT0|q[2], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[3]~29\, CNT0|q[3]~29, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[3]\, CNT0|q[3], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[4]~31\, CNT0|q[4]~31, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[4]\, CNT0|q[4], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[5]~33\, CNT0|q[5]~33, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[5]\, CNT0|q[5], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[6]~35\, CNT0|q[6]~35, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[6]\, CNT0|q[6], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[7]~37\, CNT0|q[7]~37, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[7]\, CNT0|q[7], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[8]~39\, CNT0|q[8]~39, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[8]\, CNT0|q[8], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[9]~41\, CNT0|q[9]~41, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[9]\, CNT0|q[9], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[10]~43\, CNT0|q[10]~43, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[10]\, CNT0|q[10], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[11]~45\, CNT0|q[11]~45, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[11]\, CNT0|q[11], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[12]~47\, CNT0|q[12]~47, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[12]\, CNT0|q[12], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[13]~49\, CNT0|q[13]~49, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[13]\, CNT0|q[13], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[14]~51\, CNT0|q[14]~51, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[14]\, CNT0|q[14], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[15]~53\, CNT0|q[15]~53, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[15]\, CNT0|q[15], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[16]~55\, CNT0|q[16]~55, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[16]\, CNT0|q[16], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[17]~57\, CNT0|q[17]~57, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[17]\, CNT0|q[17], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[18]~59\, CNT0|q[18]~59, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[18]\, CNT0|q[18], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[19]~61\, CNT0|q[19]~61, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[19]\, CNT0|q[19], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[20]~63\, CNT0|q[20]~63, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[20]\, CNT0|q[20], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[21]~65\, CNT0|q[21]~65, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[21]\, CNT0|q[21], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[22]~67\, CNT0|q[22]~67, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[22]\, CNT0|q[22], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[23]~69\, CNT0|q[23]~69, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[23]\, CNT0|q[23], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[24]~71\, CNT0|q[24]~71, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[24]\, CNT0|q[24], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[25]~73\, CNT0|q[25]~73, DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[25]\, CNT0|q[25], DE10_LITE_Golden_Top, 1
instance = comp, \CNT0|q[25]~clkctrl\, CNT0|q[25]~clkctrl, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux0~1\, FSM0|cseq|Mux0~1, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux0~2\, FSM0|cseq|Mux0~2, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|aludecod|Selector0~0\, FSM0|aludecod|Selector0~0, DE10_LITE_Golden_Top, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|aludecod|Decoder0~1\, FSM0|aludecod|Decoder0~1, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|pc_write\, FSM0|pc_write, DE10_LITE_Golden_Top, 1
instance = comp, \PC[6]\, PC[6], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cu_decoder|Mux2~0\, FSM0|cu_decoder|Mux2~0, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|aludecod|Decoder0~0\, FSM0|aludecod|Decoder0~0, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[3]\, Instr[3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[2]~35\, RegBank0|RD1[2]~35, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cu_decoder|reg_wr~0\, FSM0|cu_decoder|reg_wr~0, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Decoder0~1\, RegBank0|Decoder0~1, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][8]\, RegBank0|register_array[5][8], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Decoder0~3\, RegBank0|Decoder0~3, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][8]\, RegBank0|register_array[7][8], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Decoder0~0\, RegBank0|Decoder0~0, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][8]\, RegBank0|register_array[6][8], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Decoder0~2\, RegBank0|Decoder0~2, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][8]\, RegBank0|register_array[4][8], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[8]~62\, RegBank0|RD1[8]~62, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[8]~63\, RegBank0|RD1[8]~63, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Decoder0~5\, RegBank0|Decoder0~5, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][8]\, RegBank0|register_array[1][8], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[2]~34\, RegBank0|RD1[2]~34, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[8]~64\, RegBank0|RD1[8]~64, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Decoder0~4\, RegBank0|Decoder0~4, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][8]\, RegBank0|register_array[2][8], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Decoder0~6\, RegBank0|Decoder0~6, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][8]\, RegBank0|register_array[3][8], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[8]~65\, RegBank0|RD1[8]~65, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[8]~105\, RegBank0|RD1[8]~105, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[8]\, WriteData[8], DE10_LITE_Golden_Top, 1
instance = comp, \PC[8]\, PC[8], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cu_decoder|Mux4~0\, FSM0|cu_decoder|Mux4~0, DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[8]~7\, SrcA[8]~7, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|aludecod|Selector2~0\, FSM0|aludecod|Selector2~0, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|pc_write~0\, FSM0|pc_write~0, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cu_decoder|Decoder2~0\, FSM0|cu_decoder|Decoder2~0, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|aludecod|Selector1~0\, FSM0|aludecod|Selector1~0, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[4]\, Instr[4], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[13]~35\, RegBank0|RD2[13]~35, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][10]\, RegBank0|register_array[7][10], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][10]\, RegBank0|register_array[6][10], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][10]\, RegBank0|register_array[4][10], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[10]~54\, RegBank0|RD2[10]~54, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][10]\, RegBank0|register_array[5][10], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[10]~55\, RegBank0|RD2[10]~55, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][10]\, RegBank0|register_array[1][10], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[10]~56\, RegBank0|RD2[10]~56, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][10]\, RegBank0|register_array[3][10], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][10]\, RegBank0|register_array[2][10], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[10]~57\, RegBank0|RD2[10]~57, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[10]~103\, RegBank0|RD2[10]~103, DE10_LITE_Golden_Top, 1
instance = comp, \B[10]\, B[10], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cu_decoder|Mux1~0\, FSM0|cu_decoder|Mux1~0, DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[10]~6\, SrcB[10]~6, DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[10]~7\, SrcB[10]~7, DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[9]~8\, SrcB[9]~8, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][9]\, RegBank0|register_array[3][9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][9]\, RegBank0|register_array[2][9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][9]\, RegBank0|register_array[1][9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[9]~60\, RegBank0|RD2[9]~60, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][9]\, RegBank0|register_array[5][9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][9]\, RegBank0|register_array[4][9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[9]~58\, RegBank0|RD2[9]~58, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][9]\, RegBank0|register_array[7][9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][9]\, RegBank0|register_array[6][9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[9]~59\, RegBank0|RD2[9]~59, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[9]~61\, RegBank0|RD2[9]~61, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[9]~104\, RegBank0|RD2[9]~104, DE10_LITE_Golden_Top, 1
instance = comp, \B[9]\, B[9], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[9]~9\, SrcB[9]~9, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][6]\, RegBank0|register_array[2][6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][6]\, RegBank0|register_array[3][6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][6]\, RegBank0|register_array[6][6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][6]\, RegBank0|register_array[4][6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[6]~70\, RegBank0|RD2[6]~70, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][6]\, RegBank0|register_array[7][6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][6]\, RegBank0|register_array[5][6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[6]~71\, RegBank0|RD2[6]~71, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][6]\, RegBank0|register_array[1][6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[6]~72\, RegBank0|RD2[6]~72, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[6]~73\, RegBank0|RD2[6]~73, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[6]~107\, RegBank0|RD2[6]~107, DE10_LITE_Golden_Top, 1
instance = comp, \B[6]\, B[6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][7]\, RegBank0|register_array[3][7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][7]\, RegBank0|register_array[4][7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][7]\, RegBank0|register_array[5][7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[7]~66\, RegBank0|RD1[7]~66, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][7]\, RegBank0|register_array[7][7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][7]\, RegBank0|register_array[6][7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[7]~67\, RegBank0|RD1[7]~67, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][7]\, RegBank0|register_array[1][7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][7]\, RegBank0|register_array[2][7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[7]~68\, RegBank0|RD1[7]~68, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[7]~69\, RegBank0|RD1[7]~69, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[7]~106\, RegBank0|RD1[7]~106, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[7]\, WriteData[7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[9]~60\, RegBank0|RD1[9]~60, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[9]~58\, RegBank0|RD1[9]~58, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[9]~59\, RegBank0|RD1[9]~59, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[9]~61\, RegBank0|RD1[9]~61, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[9]~104\, RegBank0|RD1[9]~104, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[9]\, WriteData[9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[10]~54\, RegBank0|RD1[10]~54, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[10]~55\, RegBank0|RD1[10]~55, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[10]~56\, RegBank0|RD1[10]~56, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[10]~57\, RegBank0|RD1[10]~57, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[10]~103\, RegBank0|RD1[10]~103, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[10]\, WriteData[10], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][11]\, RegBank0|register_array[2][11], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][11]\, RegBank0|register_array[1][11], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[11]~52\, RegBank0|RD2[11]~52, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][11]\, RegBank0|register_array[3][11], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][11]\, RegBank0|register_array[5][11], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[11]~50\, RegBank0|RD2[11]~50, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][11]\, RegBank0|register_array[6][11], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][11]\, RegBank0|register_array[7][11], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[11]~51\, RegBank0|RD2[11]~51, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[11]~53\, RegBank0|RD2[11]~53, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[11]~102\, RegBank0|RD2[11]~102, DE10_LITE_Golden_Top, 1
instance = comp, \B[11]\, B[11], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[11]~4\, SrcB[11]~4, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~18\, ALU0|twc|Add0~18, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~20\, ALU0|twc|Add0~20, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~34\, ALU0|twc|Add0~34, DE10_LITE_Golden_Top, 1
instance = comp, \PC[11]\, PC[11], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[11]~4\, SrcA[11]~4, DE10_LITE_Golden_Top, 1
instance = comp, \PC[10]\, PC[10], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[10]~5\, SrcA[10]~5, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~16\, ALU0|twc|Add0~16, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~36\, ALU0|twc|Add0~36, DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[9]~6\, SrcA[9]~6, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~14\, ALU0|twc|Add0~14, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~37\, ALU0|twc|Add0~37, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~12\, ALU0|twc|Add0~12, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~38\, ALU0|twc|Add0~38, DE10_LITE_Golden_Top, 1
instance = comp, \PC[7]\, PC[7], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[7]~8\, SrcA[7]~8, DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[2]~12\, SrcB[2]~12, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][5]\, RegBank0|register_array[2][5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][5]\, RegBank0|register_array[1][5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[5]~76\, RegBank0|RD2[5]~76, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][5]\, RegBank0|register_array[5][5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][5]\, RegBank0|register_array[4][5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[5]~74\, RegBank0|RD2[5]~74, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][5]\, RegBank0|register_array[6][5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][5]\, RegBank0|register_array[7][5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[5]~75\, RegBank0|RD2[5]~75, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][5]\, RegBank0|register_array[3][5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[5]~77\, RegBank0|RD2[5]~77, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[5]~108\, RegBank0|RD2[5]~108, DE10_LITE_Golden_Top, 1
instance = comp, \B[5]\, B[5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][12]\, RegBank0|register_array[1][12], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][12]\, RegBank0|register_array[6][12], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][12]\, RegBank0|register_array[4][12], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[12]~46\, RegBank0|RD2[12]~46, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][12]\, RegBank0|register_array[5][12], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][12]\, RegBank0|register_array[7][12], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[12]~47\, RegBank0|RD2[12]~47, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[12]~48\, RegBank0|RD2[12]~48, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][12]\, RegBank0|register_array[2][12], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[12]~49\, RegBank0|RD2[12]~49, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[12]~101\, RegBank0|RD2[12]~101, DE10_LITE_Golden_Top, 1
instance = comp, \B[12]\, B[12], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[12]~3\, SrcB[12]~3, DE10_LITE_Golden_Top, 1
instance = comp, \PC[12]\, PC[12], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[12]~3\, SrcA[12]~3, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[12]~31\, ALU0|m2|m1|m3|out[12]~31, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~22\, ALU0|twc|Add0~22, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~33\, ALU0|twc|Add0~33, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[11]~22\, ALU0|Sum[11]~22, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[12]~24\, ALU0|Sum[12]~24, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[12]~44\, ALU0|m2|m1|m3|out[12]~44, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~8\, ALU0|m2|m3|out~8, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[12]\, ALUOut[12], DE10_LITE_Golden_Top, 1
instance = comp, \Result[12]~6\, Result[12]~6, DE10_LITE_Golden_Top, 1
instance = comp, \Result[12]~7\, Result[12]~7, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][12]\, RegBank0|register_array[3][12], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[12]~46\, RegBank0|RD1[12]~46, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[12]~47\, RegBank0|RD1[12]~47, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[12]~48\, RegBank0|RD1[12]~48, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[12]~49\, RegBank0|RD1[12]~49, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[12]~101\, RegBank0|RD1[12]~101, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[12]\, WriteData[12], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][13]\, RegBank0|register_array[5][13], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][13]\, RegBank0|register_array[4][13], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[13]~42\, RegBank0|RD2[13]~42, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][13]\, RegBank0|register_array[6][13], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][13]\, RegBank0|register_array[7][13], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[13]~43\, RegBank0|RD2[13]~43, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][13]\, RegBank0|register_array[1][13], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][13]\, RegBank0|register_array[2][13], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[13]~44\, RegBank0|RD2[13]~44, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[13]~45\, RegBank0|RD2[13]~45, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[13]~100\, RegBank0|RD2[13]~100, DE10_LITE_Golden_Top, 1
instance = comp, \B[13]\, B[13], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[13]~2\, SrcB[13]~2, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~24\, ALU0|twc|Add0~24, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~32\, ALU0|twc|Add0~32, DE10_LITE_Golden_Top, 1
instance = comp, \PC[13]\, PC[13], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[13]~2\, SrcA[13]~2, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[13]~26\, ALU0|Sum[13]~26, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[13]~30\, ALU0|m2|m1|m3|out[13]~30, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[13]~43\, ALU0|m2|m1|m3|out[13]~43, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~7\, ALU0|m2|m3|out~7, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[13]\, ALUOut[13], DE10_LITE_Golden_Top, 1
instance = comp, \Result[13]~4\, Result[13]~4, DE10_LITE_Golden_Top, 1
instance = comp, \Result[13]~5\, Result[13]~5, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][13]~feeder\, RegBank0|register_array[3][13]~feeder, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][13]\, RegBank0|register_array[3][13], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[13]~44\, RegBank0|RD1[13]~44, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[13]~42\, RegBank0|RD1[13]~42, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[13]~43\, RegBank0|RD1[13]~43, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[13]~45\, RegBank0|RD1[13]~45, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[13]~100\, RegBank0|RD1[13]~100, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[13]\, WriteData[13], DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[15]\, ALUOut[15], DE10_LITE_Golden_Top, 1
instance = comp, \Result[15]~0\, Result[15]~0, DE10_LITE_Golden_Top, 1
instance = comp, \Result[15]~1\, Result[15]~1, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][15]\, RegBank0|register_array[5][15], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][15]\, RegBank0|register_array[4][15], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[15]~32\, RegBank0|RD1[15]~32, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][15]\, RegBank0|register_array[6][15], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][15]\, RegBank0|register_array[7][15], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[15]~33\, RegBank0|RD1[15]~33, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][15]\, RegBank0|register_array[1][15], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][15]\, RegBank0|register_array[2][15], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[15]~36\, RegBank0|RD1[15]~36, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][15]\, RegBank0|register_array[3][15], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[15]~37\, RegBank0|RD1[15]~37, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[15]~98\, RegBank0|RD1[15]~98, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[15]\, WriteData[15], DE10_LITE_Golden_Top, 1
instance = comp, \Memory0|altsyncram_component|auto_generated|ram_block1a5\, Memory0|altsyncram_component|auto_generated|ram_block1a5, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[10]\, Instr[10], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[5]~15\, SrcB[5]~15, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[9]\, Instr[9], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][4]\, RegBank0|register_array[2][4], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][4]\, RegBank0|register_array[1][4], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][4]\, RegBank0|register_array[6][4], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][4]\, RegBank0|register_array[4][4], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[4]~78\, RegBank0|RD2[4]~78, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][4]\, RegBank0|register_array[5][4], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][4]\, RegBank0|register_array[7][4], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[4]~79\, RegBank0|RD2[4]~79, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[4]~80\, RegBank0|RD2[4]~80, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][4]\, RegBank0|register_array[3][4], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[4]~81\, RegBank0|RD2[4]~81, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[4]~109\, RegBank0|RD2[4]~109, DE10_LITE_Golden_Top, 1
instance = comp, \B[4]\, B[4], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[4]~16\, SrcB[4]~16, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][3]\, RegBank0|register_array[2][3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][3]\, RegBank0|register_array[1][3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[3]~84\, RegBank0|RD2[3]~84, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][3]\, RegBank0|register_array[3][3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][3]\, RegBank0|register_array[5][3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][3]\, RegBank0|register_array[4][3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[3]~82\, RegBank0|RD2[3]~82, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][3]\, RegBank0|register_array[6][3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][3]\, RegBank0|register_array[7][3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[3]~83\, RegBank0|RD2[3]~83, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[3]~85\, RegBank0|RD2[3]~85, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[3]~110\, RegBank0|RD2[3]~110, DE10_LITE_Golden_Top, 1
instance = comp, \B[3]\, B[3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][1]\, RegBank0|register_array[1][1], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[1]~96\, RegBank0|RD2[1]~96, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][1]\, RegBank0|register_array[3][1], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][1]\, RegBank0|register_array[5][1], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][1]\, RegBank0|register_array[4][1], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[1]~94\, RegBank0|RD2[1]~94, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][1]\, RegBank0|register_array[6][1], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][1]\, RegBank0|register_array[7][1], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[1]~95\, RegBank0|RD2[1]~95, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[1]~97\, RegBank0|RD2[1]~97, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[1]~113\, RegBank0|RD2[1]~113, DE10_LITE_Golden_Top, 1
instance = comp, \B[1]\, B[1], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[1]~21\, SrcB[1]~21, DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[1]~22\, SrcB[1]~22, DE10_LITE_Golden_Top, 1
instance = comp, \PC[1]\, PC[1], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[1]~14\, SrcA[1]~14, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[1]~41\, ALU0|m2|m1|m3|out[1]~41, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out[0]~5\, ALU0|m2|m3|out[0]~5, DE10_LITE_Golden_Top, 1
instance = comp, \PC[0]\, PC[0], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[0]~15\, SrcA[0]~15, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[0]~0\, ALU0|Sum[0]~0, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out[0]~3\, ALU0|m2|m3|out[0]~3, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out[0]~4\, ALU0|m2|m3|out[0]~4, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out[0]~19\, ALU0|m2|m3|out[0]~19, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[0]\, ALUOut[0], DE10_LITE_Golden_Top, 1
instance = comp, \Result[0]~30\, Result[0]~30, DE10_LITE_Golden_Top, 1
instance = comp, \Result[0]~31\, Result[0]~31, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][0]\, RegBank0|register_array[7][0], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][0]\, RegBank0|register_array[5][0], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][0]\, RegBank0|register_array[4][0], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][0]\, RegBank0|register_array[6][0], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[0]~90\, RegBank0|RD2[0]~90, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[0]~91\, RegBank0|RD2[0]~91, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][0]\, RegBank0|register_array[1][0], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[0]~92\, RegBank0|RD2[0]~92, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][0]\, RegBank0|register_array[2][0], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][0]\, RegBank0|register_array[3][0], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[0]~93\, RegBank0|RD2[0]~93, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[0]~112\, RegBank0|RD2[0]~112, DE10_LITE_Golden_Top, 1
instance = comp, \B[0]\, B[0], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[0]~19\, SrcB[0]~19, DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[0]~20\, SrcB[0]~20, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~0\, ALU0|twc|Add0~0, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~44\, ALU0|twc|Add0~44, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[1]~2\, ALU0|Sum[1]~2, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[1]~54\, ALU0|m2|m1|m3|out[1]~54, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~18\, ALU0|m2|m3|out~18, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[1]\, ALUOut[1], DE10_LITE_Golden_Top, 1
instance = comp, \Result[1]~28\, Result[1]~28, DE10_LITE_Golden_Top, 1
instance = comp, \Result[1]~29\, Result[1]~29, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][1]\, RegBank0|register_array[2][1], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[1]~92\, RegBank0|RD1[1]~92, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[1]~90\, RegBank0|RD1[1]~90, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[1]~91\, RegBank0|RD1[1]~91, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[1]~93\, RegBank0|RD1[1]~93, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[1]~112\, RegBank0|RD1[1]~112, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[1]\, WriteData[1], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][2]\, RegBank0|register_array[5][2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][2]\, RegBank0|register_array[6][2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][2]\, RegBank0|register_array[4][2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[2]~86\, RegBank0|RD1[2]~86, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][2]\, RegBank0|register_array[7][2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[2]~87\, RegBank0|RD1[2]~87, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][2]\, RegBank0|register_array[1][2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[2]~88\, RegBank0|RD1[2]~88, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][2]\, RegBank0|register_array[2][2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][2]\, RegBank0|register_array[3][2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[2]~89\, RegBank0|RD1[2]~89, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[2]~111\, RegBank0|RD1[2]~111, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[2]\, WriteData[2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[3]~82\, RegBank0|RD1[3]~82, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[3]~83\, RegBank0|RD1[3]~83, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[3]~84\, RegBank0|RD1[3]~84, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[3]~85\, RegBank0|RD1[3]~85, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[3]~110\, RegBank0|RD1[3]~110, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[3]\, WriteData[3], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[4]~78\, RegBank0|RD1[4]~78, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[4]~79\, RegBank0|RD1[4]~79, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[4]~80\, RegBank0|RD1[4]~80, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[4]~81\, RegBank0|RD1[4]~81, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[4]~109\, RegBank0|RD1[4]~109, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[4]\, WriteData[4], DE10_LITE_Golden_Top, 1
instance = comp, \PC[14]\, PC[14], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[14]~1\, SrcA[14]~1, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[2][14]\, RegBank0|register_array[2][14], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][14]\, RegBank0|register_array[4][14], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[6][14]\, RegBank0|register_array[6][14], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[14]~38\, RegBank0|RD2[14]~38, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[7][14]\, RegBank0|register_array[7][14], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[5][14]\, RegBank0|register_array[5][14], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[14]~39\, RegBank0|RD2[14]~39, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[1][14]\, RegBank0|register_array[1][14], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[14]~40\, RegBank0|RD2[14]~40, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[14]~41\, RegBank0|RD2[14]~41, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[14]~99\, RegBank0|RD2[14]~99, DE10_LITE_Golden_Top, 1
instance = comp, \B[14]\, B[14], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[14]~1\, SrcB[14]~1, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~26\, ALU0|twc|Add0~26, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~31\, ALU0|twc|Add0~31, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[14]~28\, ALU0|Sum[14]~28, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[14]~29\, ALU0|m2|m1|m3|out[14]~29, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~6\, ALU0|m2|m3|out~6, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[14]\, ALUOut[14], DE10_LITE_Golden_Top, 1
instance = comp, \Result[14]~2\, Result[14]~2, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[14]~42\, ALU0|m2|m1|m3|out[14]~42, DE10_LITE_Golden_Top, 1
instance = comp, \Result[14]~3\, Result[14]~3, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[3][14]\, RegBank0|register_array[3][14], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[14]~38\, RegBank0|RD1[14]~38, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[14]~39\, RegBank0|RD1[14]~39, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[14]~40\, RegBank0|RD1[14]~40, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[14]~41\, RegBank0|RD1[14]~41, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[14]~99\, RegBank0|RD1[14]~99, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[14]\, WriteData[14], DE10_LITE_Golden_Top, 1
instance = comp, \Memory0|altsyncram_component|auto_generated|ram_block1a0\, Memory0|altsyncram_component|auto_generated|ram_block1a0, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[8]\, Instr[8], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[3]~17\, SrcB[3]~17, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[2]~86\, RegBank0|RD2[2]~86, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[2]~87\, RegBank0|RD2[2]~87, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[2]~88\, RegBank0|RD2[2]~88, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[2]~89\, RegBank0|RD2[2]~89, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[2]~111\, RegBank0|RD2[2]~111, DE10_LITE_Golden_Top, 1
instance = comp, \B[2]\, B[2], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[2]~18\, SrcB[2]~18, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~2\, ALU0|twc|Add0~2, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~4\, ALU0|twc|Add0~4, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~6\, ALU0|twc|Add0~6, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~8\, ALU0|twc|Add0~8, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~10\, ALU0|twc|Add0~10, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~39\, ALU0|twc|Add0~39, DE10_LITE_Golden_Top, 1
instance = comp, \PC[5]\, PC[5], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[5]~10\, SrcA[5]~10, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~40\, ALU0|twc|Add0~40, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~41\, ALU0|twc|Add0~41, DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[4]~11\, SrcA[4]~11, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~42\, ALU0|twc|Add0~42, DE10_LITE_Golden_Top, 1
instance = comp, \PC[3]\, PC[3], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[3]~12\, SrcA[3]~12, DE10_LITE_Golden_Top, 1
instance = comp, \PC[2]\, PC[2], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[2]~13\, SrcA[2]~13, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~43\, ALU0|twc|Add0~43, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[2]~4\, ALU0|Sum[2]~4, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[3]~6\, ALU0|Sum[3]~6, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[4]~8\, ALU0|Sum[4]~8, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[5]~10\, ALU0|Sum[5]~10, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[6]~12\, ALU0|Sum[6]~12, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[7]~14\, ALU0|Sum[7]~14, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[8]~16\, ALU0|Sum[8]~16, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[9]~18\, ALU0|Sum[9]~18, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[10]~20\, ALU0|Sum[10]~20, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[11]~32\, ALU0|m2|m1|m3|out[11]~32, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~9\, ALU0|m2|m3|out~9, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[11]\, ALUOut[11], DE10_LITE_Golden_Top, 1
instance = comp, \Result[11]~8\, Result[11]~8, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[11]~45\, ALU0|m2|m1|m3|out[11]~45, DE10_LITE_Golden_Top, 1
instance = comp, \Result[11]~9\, Result[11]~9, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|register_array[4][11]\, RegBank0|register_array[4][11], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[11]~50\, RegBank0|RD1[11]~50, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[11]~51\, RegBank0|RD1[11]~51, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[11]~52\, RegBank0|RD1[11]~52, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[11]~53\, RegBank0|RD1[11]~53, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[11]~102\, RegBank0|RD1[11]~102, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[11]\, WriteData[11], DE10_LITE_Golden_Top, 1
instance = comp, \Instr[11]\, Instr[11], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[6]~14\, SrcB[6]~14, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~35\, ALU0|twc|Add0~35, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[10]~33\, ALU0|m2|m1|m3|out[10]~33, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~10\, ALU0|m2|m3|out~10, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[10]\, ALUOut[10], DE10_LITE_Golden_Top, 1
instance = comp, \Result[10]~10\, Result[10]~10, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[10]~46\, ALU0|m2|m1|m3|out[10]~46, DE10_LITE_Golden_Top, 1
instance = comp, \Result[10]~11\, Result[10]~11, DE10_LITE_Golden_Top, 1
instance = comp, \Adr[10]~9\, Adr[10]~9, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[9]~34\, ALU0|m2|m1|m3|out[9]~34, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~11\, ALU0|m2|m3|out~11, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[9]\, ALUOut[9], DE10_LITE_Golden_Top, 1
instance = comp, \Result[9]~12\, Result[9]~12, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[9]~47\, ALU0|m2|m1|m3|out[9]~47, DE10_LITE_Golden_Top, 1
instance = comp, \Result[9]~13\, Result[9]~13, DE10_LITE_Golden_Top, 1
instance = comp, \PC[9]\, PC[9], DE10_LITE_Golden_Top, 1
instance = comp, \Adr[9]~8\, Adr[9]~8, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[12]\, Instr[12], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[10]~5\, SrcB[10]~5, DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[8]~10\, SrcB[8]~10, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[8]~62\, RegBank0|RD2[8]~62, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[8]~63\, RegBank0|RD2[8]~63, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[8]~64\, RegBank0|RD2[8]~64, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[8]~65\, RegBank0|RD2[8]~65, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[8]~105\, RegBank0|RD2[8]~105, DE10_LITE_Golden_Top, 1
instance = comp, \B[8]\, B[8], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[8]~11\, SrcB[8]~11, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[8]~35\, ALU0|m2|m1|m3|out[8]~35, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[8]~48\, ALU0|m2|m1|m3|out[8]~48, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~12\, ALU0|m2|m3|out~12, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[8]\, ALUOut[8], DE10_LITE_Golden_Top, 1
instance = comp, \Result[8]~14\, Result[8]~14, DE10_LITE_Golden_Top, 1
instance = comp, \Result[8]~15\, Result[8]~15, DE10_LITE_Golden_Top, 1
instance = comp, \Adr[8]~7\, Adr[8]~7, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[2]\, Instr[2], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[13]~34\, RegBank0|RD2[13]~34, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[7]~68\, RegBank0|RD2[7]~68, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[7]~66\, RegBank0|RD2[7]~66, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[7]~67\, RegBank0|RD2[7]~67, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[7]~69\, RegBank0|RD2[7]~69, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[7]~106\, RegBank0|RD2[7]~106, DE10_LITE_Golden_Top, 1
instance = comp, \B[7]\, B[7], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[7]~13\, SrcB[7]~13, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[7]~36\, ALU0|m2|m1|m3|out[7]~36, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[7]~49\, ALU0|m2|m1|m3|out[7]~49, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~13\, ALU0|m2|m3|out~13, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[7]\, ALUOut[7], DE10_LITE_Golden_Top, 1
instance = comp, \Result[7]~16\, Result[7]~16, DE10_LITE_Golden_Top, 1
instance = comp, \Result[7]~17\, Result[7]~17, DE10_LITE_Golden_Top, 1
instance = comp, \Adr[7]~6\, Adr[7]~6, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[5]\, Instr[5], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[6]~70\, RegBank0|RD1[6]~70, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[6]~71\, RegBank0|RD1[6]~71, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[6]~72\, RegBank0|RD1[6]~72, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[6]~73\, RegBank0|RD1[6]~73, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[6]~107\, RegBank0|RD1[6]~107, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[6]\, WriteData[6], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[6]~9\, SrcA[6]~9, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[6]~37\, ALU0|m2|m1|m3|out[6]~37, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[6]~50\, ALU0|m2|m1|m3|out[6]~50, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~14\, ALU0|m2|m3|out~14, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[6]\, ALUOut[6], DE10_LITE_Golden_Top, 1
instance = comp, \Result[6]~18\, Result[6]~18, DE10_LITE_Golden_Top, 1
instance = comp, \Result[6]~19\, Result[6]~19, DE10_LITE_Golden_Top, 1
instance = comp, \Adr[6]~5\, Adr[6]~5, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[14]\, Instr[14], DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[5]~38\, ALU0|m2|m1|m3|out[5]~38, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[5]~51\, ALU0|m2|m1|m3|out[5]~51, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~15\, ALU0|m2|m3|out~15, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[5]\, ALUOut[5], DE10_LITE_Golden_Top, 1
instance = comp, \Result[5]~20\, Result[5]~20, DE10_LITE_Golden_Top, 1
instance = comp, \Result[5]~21\, Result[5]~21, DE10_LITE_Golden_Top, 1
instance = comp, \Adr[5]~4\, Adr[5]~4, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~1\, ALU0|m2|m3|out~1, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~2\, ALU0|m2|m3|out~2, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[4]\, ALUOut[4], DE10_LITE_Golden_Top, 1
instance = comp, \Result[4]~22\, Result[4]~22, DE10_LITE_Golden_Top, 1
instance = comp, \Result[4]~23\, Result[4]~23, DE10_LITE_Golden_Top, 1
instance = comp, \PC[4]\, PC[4], DE10_LITE_Golden_Top, 1
instance = comp, \Adr[4]~3\, Adr[4]~3, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[3]~39\, ALU0|m2|m1|m3|out[3]~39, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~16\, ALU0|m2|m3|out~16, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[3]\, ALUOut[3], DE10_LITE_Golden_Top, 1
instance = comp, \Result[3]~24\, Result[3]~24, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[3]~52\, ALU0|m2|m1|m3|out[3]~52, DE10_LITE_Golden_Top, 1
instance = comp, \Result[3]~25\, Result[3]~25, DE10_LITE_Golden_Top, 1
instance = comp, \Adr[3]~2\, Adr[3]~2, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[15]\, Instr[15], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux0~0\, FSM0|cseq|Mux0~0, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux0~3\, FSM0|cseq|Mux0~3, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|curr_state[2]\, FSM0|curr_state[2], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|aludecod|WideOr1~0\, FSM0|aludecod|WideOr1~0, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[2]~40\, ALU0|m2|m1|m3|out[2]~40, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[2]~53\, ALU0|m2|m1|m3|out[2]~53, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~17\, ALU0|m2|m3|out~17, DE10_LITE_Golden_Top, 1
instance = comp, \ALUOut[2]\, ALUOut[2], DE10_LITE_Golden_Top, 1
instance = comp, \Result[2]~26\, Result[2]~26, DE10_LITE_Golden_Top, 1
instance = comp, \Result[2]~27\, Result[2]~27, DE10_LITE_Golden_Top, 1
instance = comp, \Adr[2]~1\, Adr[2]~1, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[13]\, Instr[13], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux1~0\, FSM0|cseq|Mux1~0, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux1~1\, FSM0|cseq|Mux1~1, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux1~2\, FSM0|cseq|Mux1~2, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux1~3\, FSM0|cseq|Mux1~3, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|curr_state[1]\, FSM0|curr_state[1], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cu_decoder|Mux0~0\, FSM0|cu_decoder|Mux0~0, DE10_LITE_Golden_Top, 1
instance = comp, \Adr[1]~0\, Adr[1]~0, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[7]~feeder\, Instr[7]~feeder, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[7]\, Instr[7], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[5]~76\, RegBank0|RD1[5]~76, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[5]~74\, RegBank0|RD1[5]~74, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[5]~75\, RegBank0|RD1[5]~75, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[5]~77\, RegBank0|RD1[5]~77, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[5]~108\, RegBank0|RD1[5]~108, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[5]\, WriteData[5], DE10_LITE_Golden_Top, 1
instance = comp, \Instr[6]~feeder\, Instr[6]~feeder, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[6]\, Instr[6], DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[0]~94\, RegBank0|RD1[0]~94, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[0]~95\, RegBank0|RD1[0]~95, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[0]~96\, RegBank0|RD1[0]~96, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[0]~97\, RegBank0|RD1[0]~97, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD1[0]~113\, RegBank0|RD1[0]~113, DE10_LITE_Golden_Top, 1
instance = comp, \WriteData[0]\, WriteData[0], DE10_LITE_Golden_Top, 1
instance = comp, \Instr[1]\, Instr[1], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux2~0\, FSM0|cseq|Mux2~0, DE10_LITE_Golden_Top, 1
instance = comp, \display0|seg_e~0\, display0|seg_e~0, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|Mux2~1\, FSM0|cseq|Mux2~1, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|curr_state[0]\, FSM0|curr_state[0], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|aludecod|Decoder0~2\, FSM0|aludecod|Decoder0~2, DE10_LITE_Golden_Top, 1
instance = comp, \Instr[0]\, Instr[0], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cseq|next_state[3]~0\, FSM0|cseq|next_state[3]~0, DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|curr_state[3]\, FSM0|curr_state[3], DE10_LITE_Golden_Top, 1
instance = comp, \FSM0|cu_decoder|Decoder3~0\, FSM0|cu_decoder|Decoder3~0, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[15]~32\, RegBank0|RD2[15]~32, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[15]~33\, RegBank0|RD2[15]~33, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[15]~36\, RegBank0|RD2[15]~36, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[15]~37\, RegBank0|RD2[15]~37, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|RD2[15]~98\, RegBank0|RD2[15]~98, DE10_LITE_Golden_Top, 1
instance = comp, \B[15]\, B[15], DE10_LITE_Golden_Top, 1
instance = comp, \SrcB[15]~0\, SrcB[15]~0, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~28\, ALU0|twc|Add0~28, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|twc|Add0~30\, ALU0|twc|Add0~30, DE10_LITE_Golden_Top, 1
instance = comp, \PC[15]\, PC[15], DE10_LITE_Golden_Top, 1
instance = comp, \SrcA[15]~0\, SrcA[15]~0, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|Sum[15]~30\, ALU0|Sum[15]~30, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[15]~28\, ALU0|m2|m1|m3|out[15]~28, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m3|out~0\, ALU0|m2|m3|out~0, DE10_LITE_Golden_Top, 1
instance = comp, \display0|seg_a~0\, display0|seg_a~0, DE10_LITE_Golden_Top, 1
instance = comp, \display0|seg_b~0\, display0|seg_b~0, DE10_LITE_Golden_Top, 1
instance = comp, \display0|seg_c~0\, display0|seg_c~0, DE10_LITE_Golden_Top, 1
instance = comp, \display0|seg_d~0\, display0|seg_d~0, DE10_LITE_Golden_Top, 1
instance = comp, \display0|seg_f~0\, display0|seg_f~0, DE10_LITE_Golden_Top, 1
instance = comp, \display0|seg_g~0\, display0|seg_g~0, DE10_LITE_Golden_Top, 1
instance = comp, \display1|seg_a~0\, display1|seg_a~0, DE10_LITE_Golden_Top, 1
instance = comp, \display1|seg_b~0\, display1|seg_b~0, DE10_LITE_Golden_Top, 1
instance = comp, \display1|seg_c~0\, display1|seg_c~0, DE10_LITE_Golden_Top, 1
instance = comp, \display1|seg_d~0\, display1|seg_d~0, DE10_LITE_Golden_Top, 1
instance = comp, \display1|seg_e~0\, display1|seg_e~0, DE10_LITE_Golden_Top, 1
instance = comp, \display1|seg_f~0\, display1|seg_f~0, DE10_LITE_Golden_Top, 1
instance = comp, \display1|seg_g~0\, display1|seg_g~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|clock_25MHz~0\, VGA0|clock_25MHz~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|clock_25MHz\, VGA0|clock_25MHz, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|clock_25MHz~clkctrl\, VGA0|clock_25MHz~clkctrl, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~0\, VGA0|SYNC|Add0~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[0]\, VGA0|SYNC|h_count[0], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~2\, VGA0|SYNC|Add0~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[1]\, VGA0|SYNC|h_count[1], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~4\, VGA0|SYNC|Add0~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[2]\, VGA0|SYNC|h_count[2], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~6\, VGA0|SYNC|Add0~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[3]\, VGA0|SYNC|h_count[3], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~8\, VGA0|SYNC|Add0~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[4]\, VGA0|SYNC|h_count[4], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Equal0~0\, VGA0|SYNC|Equal0~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~14\, VGA0|SYNC|Add0~14, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~16\, VGA0|SYNC|Add0~16, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~18\, VGA0|SYNC|Add0~18, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count~1\, VGA0|SYNC|h_count~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[9]\, VGA0|SYNC|h_count[9], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Equal0~1\, VGA0|SYNC|Equal0~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count~0\, VGA0|SYNC|h_count~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[8]\, VGA0|SYNC|h_count[8], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Equal0~2\, VGA0|SYNC|Equal0~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~10\, VGA0|SYNC|Add0~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count~2\, VGA0|SYNC|h_count~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[5]\, VGA0|SYNC|h_count[5], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add0~12\, VGA0|SYNC|Add0~12, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[6]\, VGA0|SYNC|h_count[6], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|h_count[7]\, VGA0|SYNC|h_count[7], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~0\, VGA0|SYNC|process_0~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~1\, VGA0|SYNC|process_0~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~2\, VGA0|SYNC|process_0~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~3\, VGA0|SYNC|process_0~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|horiz_sync\, VGA0|SYNC|horiz_sync, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|horiz_sync_out\, VGA0|SYNC|horiz_sync_out, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Equal1~0\, VGA0|SYNC|Equal1~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~0\, VGA0|SYNC|Add1~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count~0\, VGA0|SYNC|v_count~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[5]~1\, VGA0|SYNC|v_count[5]~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[0]\, VGA0|SYNC|v_count[0], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~2\, VGA0|SYNC|Add1~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count~2\, VGA0|SYNC|v_count~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[1]\, VGA0|SYNC|v_count[1], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~4\, VGA0|SYNC|Add1~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[2]~4\, VGA0|SYNC|v_count[2]~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[2]\, VGA0|SYNC|v_count[2], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~6\, VGA0|SYNC|Add1~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[3]~5\, VGA0|SYNC|v_count[3]~5, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[3]\, VGA0|SYNC|v_count[3], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~8\, VGA0|SYNC|Add1~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~10\, VGA0|SYNC|Add1~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[5]~8\, VGA0|SYNC|v_count[5]~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[5]\, VGA0|SYNC|v_count[5], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~12\, VGA0|SYNC|Add1~12, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[6]~9\, VGA0|SYNC|v_count[6]~9, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[6]\, VGA0|SYNC|v_count[6], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~14\, VGA0|SYNC|Add1~14, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[7]~10\, VGA0|SYNC|v_count[7]~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[7]\, VGA0|SYNC|v_count[7], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~16\, VGA0|SYNC|Add1~16, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[8]~11\, VGA0|SYNC|v_count[8]~11, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[8]\, VGA0|SYNC|v_count[8], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|Add1~18\, VGA0|SYNC|Add1~18, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[9]~7\, VGA0|SYNC|v_count[9]~7, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[9]\, VGA0|SYNC|v_count[9], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~6\, VGA0|SYNC|process_0~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~7\, VGA0|SYNC|process_0~7, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~8\, VGA0|SYNC|process_0~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~9\, VGA0|SYNC|process_0~9, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~10\, VGA0|SYNC|process_0~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~11\, VGA0|SYNC|process_0~11, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[7]~3\, VGA0|SYNC|v_count[7]~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[4]~6\, VGA0|SYNC|v_count[4]~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|v_count[4]\, VGA0|SYNC|v_count[4], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|LessThan7~0\, VGA0|SYNC|LessThan7~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~4\, VGA0|SYNC|process_0~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|process_0~5\, VGA0|SYNC|process_0~5, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|vert_sync\, VGA0|SYNC|vert_sync, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|vert_sync_out\, VGA0|SYNC|vert_sync_out, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|LessThan6~0\, VGA0|SYNC|LessThan6~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|video_on_h\, VGA0|SYNC|video_on_h, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[1]~feeder\, VGA0|SYNC|pixel_row[1]~feeder, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|LessThan7~1\, VGA0|SYNC|LessThan7~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[1]\, VGA0|SYNC|pixel_row[1], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[2]~feeder\, VGA0|SYNC|pixel_row[2]~feeder, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[2]\, VGA0|SYNC|pixel_row[2], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[3]\, VGA0|SYNC|pixel_row[3], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[4]\, VGA0|SYNC|pixel_column[4], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[5]\, VGA0|SYNC|pixel_column[5], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[5]\, VGA0|SYNC|pixel_row[5], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[6]~feeder\, VGA0|SYNC|pixel_row[6]~feeder, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[6]\, VGA0|SYNC|pixel_row[6], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[7]~feeder\, VGA0|SYNC|pixel_row[7]~feeder, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[7]\, VGA0|SYNC|pixel_row[7], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[8]\, VGA0|SYNC|pixel_row[8], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|format_rom|auto_generated|ram_block1a0\, VGA0|format_rom|auto_generated|ram_block1a0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[6]\, VGA0|SYNC|pixel_column[6], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[7]\, VGA0|SYNC|pixel_column[7], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[8]\, VGA0|SYNC|pixel_column[8], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux27~2\, VGA0|Mux27~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux25~1\, VGA0|Mux25~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~6\, VGA0|Mux40~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux25~0\, VGA0|Mux25~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux25~2\, VGA0|Mux25~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux21~0\, VGA0|Mux21~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux21~1\, VGA0|Mux21~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux21~2\, VGA0|Mux21~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux17~0\, VGA0|Mux17~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux17~1\, VGA0|Mux17~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux17~2\, VGA0|Mux17~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux17~3\, VGA0|Mux17~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux17~4\, VGA0|Mux17~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~12\, VGA0|Mux42~12, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[9]\, VGA0|SYNC|pixel_column[9], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux27~4\, VGA0|Mux27~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~13\, VGA0|Mux42~13, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~8\, VGA0|Mux42~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~5\, VGA0|Mux42~5, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~6\, VGA0|Mux42~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~7\, VGA0|Mux42~7, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~9\, VGA0|Mux42~9, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~10\, VGA0|Mux42~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux5~1\, VGA0|Mux5~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux5~0\, VGA0|Mux5~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux5~2\, VGA0|Mux5~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~15\, VGA0|Mux42~15, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~15\, VGA0|char_address~15, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~4\, VGA0|char_address~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux36~1\, VGA0|Mux36~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux36~0\, VGA0|Mux36~0, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Equal1~0\, RegBank0|Equal1~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux36~2\, VGA0|Mux36~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux31~1\, VGA0|Mux31~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux31~0\, VGA0|Mux31~0, DE10_LITE_Golden_Top, 1
instance = comp, \RegBank0|Equal0~0\, RegBank0|Equal0~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux31~2\, VGA0|Mux31~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~2\, VGA0|Mux42~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~3\, VGA0|Mux42~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~11\, VGA0|Mux42~11, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~14\, VGA0|Mux42~14, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|VIDEO_DISPLAY_DATA~1\, VGA0|VIDEO_DISPLAY_DATA~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|VIDEO_DISPLAY_DATA~0\, VGA0|VIDEO_DISPLAY_DATA~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_row[4]\, VGA0|SYNC|pixel_row[4], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~5\, VGA0|char_address~5, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|VIDEO_DISPLAY_DATA~3\, VGA0|VIDEO_DISPLAY_DATA~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|VIDEO_DISPLAY_DATA~2\, VGA0|VIDEO_DISPLAY_DATA~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|VIDEO_DISPLAY_DATA~4\, VGA0|VIDEO_DISPLAY_DATA~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|VIDEO_DISPLAY_DATA~5\, VGA0|VIDEO_DISPLAY_DATA~5, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~6\, VGA0|char_address~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~7\, VGA0|char_address~7, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address[0]\, VGA0|char_address[0], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux16~0\, VGA0|Mux16~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux16~1\, VGA0|Mux16~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~12\, VGA0|Mux41~12, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~16\, VGA0|Mux41~16, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~13\, VGA0|Mux41~13, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~14\, VGA0|Mux41~14, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~15\, VGA0|Mux41~15, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~17\, VGA0|Mux41~17, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~18\, VGA0|Mux41~18, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~21\, VGA0|Mux41~21, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~8\, VGA0|char_address~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~9\, VGA0|char_address~9, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux30~0\, VGA0|Mux30~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux30~1\, VGA0|Mux30~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux30~2\, VGA0|Mux30~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux35~1\, VGA0|Mux35~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux35~0\, VGA0|Mux35~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux35~2\, VGA0|Mux35~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~10\, VGA0|Mux41~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~11\, VGA0|Mux41~11, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~0\, VGA0|Mux41~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~1\, VGA0|Mux41~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~2\, VGA0|Mux41~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~6\, VGA0|Mux41~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~7\, VGA0|Mux41~7, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~4\, VGA0|Mux41~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~3\, VGA0|Mux41~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~5\, VGA0|Mux41~5, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~8\, VGA0|Mux41~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~9\, VGA0|Mux41~9, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~22\, VGA0|Mux41~22, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~19\, VGA0|Mux41~19, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux16~2\, VGA0|Mux16~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux41~20\, VGA0|Mux41~20, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~10\, VGA0|char_address~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address[1]\, VGA0|char_address[1], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux37~0\, VGA0|Mux37~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~17\, VGA0|Mux40~17, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~18\, VGA0|Mux40~18, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~22\, VGA0|Mux40~22, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~19\, VGA0|Mux40~19, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~20\, VGA0|Mux40~20, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~21\, VGA0|Mux40~21, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~23\, VGA0|Mux40~23, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~24\, VGA0|Mux40~24, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~54\, VGA0|Mux40~54, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|VIDEO_DISPLAY_DATA~6\, VGA0|VIDEO_DISPLAY_DATA~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~12\, VGA0|Mux40~12, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~7\, VGA0|Mux40~7, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~8\, VGA0|Mux40~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~10\, VGA0|Mux40~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux42~4\, VGA0|Mux42~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~9\, VGA0|Mux40~9, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~11\, VGA0|Mux40~11, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~14\, VGA0|Mux40~14, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~15\, VGA0|Mux40~15, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~56\, VGA0|Mux40~56, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~13\, VGA0|Mux40~13, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~57\, VGA0|Mux40~57, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~16\, VGA0|Mux40~16, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~25\, VGA0|Mux40~25, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~26\, VGA0|Mux40~26, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~7\, VGA0|Mux29~7, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~8\, VGA0|Mux29~8, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~4\, VGA0|Mux29~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~5\, VGA0|Mux29~5, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~2\, VGA0|Mux29~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~3\, VGA0|Mux29~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~6\, VGA0|Mux29~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~0\, VGA0|Mux29~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~1\, VGA0|Mux29~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~9\, VGA0|Mux29~9, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux29~10\, VGA0|Mux29~10, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~27\, VGA0|Mux40~27, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~11\, VGA0|char_address~11, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address[2]\, VGA0|char_address[2], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~38\, VGA0|Mux40~38, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~37\, VGA0|Mux40~37, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~39\, VGA0|Mux40~39, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~40\, VGA0|Mux40~40, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~45\, VGA0|Mux40~45, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~43\, VGA0|Mux40~43, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~42\, VGA0|Mux40~42, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~44\, VGA0|Mux40~44, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~41\, VGA0|Mux40~41, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~46\, VGA0|Mux40~46, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~32\, VGA0|Mux40~32, DE10_LITE_Golden_Top, 1
instance = comp, \ALU0|m2|m1|m3|out[15]~55\, ALU0|m2|m1|m3|out[15]~55, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~33\, VGA0|Mux40~33, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~29\, VGA0|Mux40~29, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~28\, VGA0|Mux40~28, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~30\, VGA0|Mux40~30, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~31\, VGA0|Mux40~31, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux14~0\, VGA0|Mux14~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux14~1\, VGA0|Mux14~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~34\, VGA0|Mux40~34, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~35\, VGA0|Mux40~35, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~36\, VGA0|Mux40~36, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux39~0\, VGA0|Mux39~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux28~0\, VGA0|Mux28~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux28~2\, VGA0|Mux28~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux28~1\, VGA0|Mux28~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux28~3\, VGA0|Mux28~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux28~4\, VGA0|Mux28~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux28~5\, VGA0|Mux28~5, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux28~6\, VGA0|Mux28~6, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux39~1\, VGA0|Mux39~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~12\, VGA0|char_address~12, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address[3]\, VGA0|char_address[3], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~47\, VGA0|Mux40~47, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~49\, VGA0|Mux40~49, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux27~3\, VGA0|Mux27~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~50\, VGA0|Mux40~50, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~51\, VGA0|Mux40~51, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~52\, VGA0|Mux40~52, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~55\, VGA0|Mux40~55, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~53\, VGA0|Mux40~53, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux38~0\, VGA0|Mux38~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux40~48\, VGA0|Mux40~48, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux38~1\, VGA0|Mux38~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~13\, VGA0|char_address~13, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~16\, VGA0|char_address~16, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address[4]\, VGA0|char_address[4], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux37~2\, VGA0|Mux37~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux37~3\, VGA0|Mux37~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux37~1\, VGA0|Mux37~1, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Mux37~4\, VGA0|Mux37~4, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address~14\, VGA0|char_address~14, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|char_address[5]\, VGA0|char_address[5], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|CGROM|char_gen_rom|auto_generated|ram_block1a0\, VGA0|CGROM|char_gen_rom|auto_generated|ram_block1a0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[2]\, VGA0|SYNC|pixel_column[2], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[1]\, VGA0|SYNC|pixel_column[1], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|CGROM|Mux0~2\, VGA0|CGROM|Mux0~2, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|CGROM|Mux0~3\, VGA0|CGROM|Mux0~3, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|CGROM|Mux0~0\, VGA0|CGROM|Mux0~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|CGROM|Mux0~1\, VGA0|CGROM|Mux0~1, DE10_LITE_Golden_Top, 1
instance = comp, \SW[2]~input\, SW[2]~input, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|switch_sync[2]\, VGA0|switch_sync[2], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|pixel_column[3]\, VGA0|SYNC|pixel_column[3], DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Green_Data~0\, VGA0|Green_Data~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|LessThan0~0\, VGA0|LessThan0~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|Rev_video\, VGA0|Rev_video, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|video_on_v\, VGA0|SYNC|video_on_v, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|green_out~0\, VGA0|SYNC|green_out~0, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|green_out\, VGA0|SYNC|green_out, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|video_on\, VGA0|SYNC|video_on, DE10_LITE_Golden_Top, 1
instance = comp, \VGA0|SYNC|blue_out\, VGA0|SYNC|blue_out, DE10_LITE_Golden_Top, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[0]~input\, SW[0]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[1]~input\, SW[1]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[3]~input\, SW[3]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[4]~input\, SW[4]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[5]~input\, SW[5]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[6]~input\, SW[6]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[7]~input\, SW[7]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[8]~input\, SW[8]~input, DE10_LITE_Golden_Top, 1
instance = comp, \SW[9]~input\, SW[9]~input, DE10_LITE_Golden_Top, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, DE10_LITE_Golden_Top, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, DE10_LITE_Golden_Top, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, DE10_LITE_Golden_Top, 1
