--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

f:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml manage.twx manage.ncd -o manage.twr manage.pcf -ucf
FPGA.ucf -ucf DIPSwitch.ucf -ucf VGA.ucf

Design file:              manage.ncd
Physical constraint file: manage.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock i_clk40 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
HS          |    7.892(R)|clk40             |   0.000|
            |    9.793(R)|clk75             |   0.000|
o_color<0>  |   15.447(R)|clk40             |   0.000|
            |   17.371(R)|clk75             |   0.000|
o_color<1>  |   16.143(R)|clk40             |   0.000|
            |   18.067(R)|clk75             |   0.000|
o_color<2>  |   15.756(R)|clk40             |   0.000|
            |   17.680(R)|clk75             |   0.000|
o_color<3>  |   16.144(R)|clk40             |   0.000|
            |   18.068(R)|clk75             |   0.000|
o_color<4>  |   16.149(R)|clk40             |   0.000|
            |   18.073(R)|clk75             |   0.000|
o_color<5>  |   14.890(R)|clk40             |   0.000|
            |   16.814(R)|clk75             |   0.000|
o_color<6>  |   14.559(R)|clk40             |   0.000|
            |   16.483(R)|clk75             |   0.000|
o_color<7>  |   15.594(R)|clk40             |   0.000|
            |   17.518(R)|clk75             |   0.000|
o_color<8>  |   15.934(R)|clk40             |   0.000|
            |   17.858(R)|clk75             |   0.000|
o_color<9>  |   14.558(R)|clk40             |   0.000|
            |   16.482(R)|clk75             |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk40        |    6.428|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Dipswitch2<0>  |HS             |    9.694|
Dipswitch2<0>  |VS             |    9.716|
Dipswitch2<0>  |o_color<0>     |   10.830|
Dipswitch2<0>  |o_color<1>     |   11.526|
Dipswitch2<0>  |o_color<2>     |   11.139|
Dipswitch2<0>  |o_color<3>     |   11.527|
Dipswitch2<0>  |o_color<4>     |   11.532|
Dipswitch2<0>  |o_color<5>     |   10.273|
Dipswitch2<0>  |o_color<6>     |    9.942|
Dipswitch2<0>  |o_color<7>     |   10.977|
Dipswitch2<0>  |o_color<8>     |   11.317|
Dipswitch2<0>  |o_color<9>     |    9.941|
Dipswitch2<1>  |HS             |    9.840|
Dipswitch2<1>  |VS             |    9.947|
Dipswitch2<1>  |o_color<0>     |   11.091|
Dipswitch2<1>  |o_color<1>     |   11.787|
Dipswitch2<1>  |o_color<2>     |   11.400|
Dipswitch2<1>  |o_color<3>     |   11.788|
Dipswitch2<1>  |o_color<4>     |   11.793|
Dipswitch2<1>  |o_color<5>     |   10.534|
Dipswitch2<1>  |o_color<6>     |   10.203|
Dipswitch2<1>  |o_color<7>     |   11.238|
Dipswitch2<1>  |o_color<8>     |   11.578|
Dipswitch2<1>  |o_color<9>     |   10.202|
---------------+---------------+---------+


Analysis completed Mon Jun 17 14:58:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



