
EE4065_Homework3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b44  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003d08  08003d08  00004d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d2c  08003d2c  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003d2c  08003d2c  00004d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d34  08003d34  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d34  08003d34  00004d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d38  08003d38  00004d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003d3c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00018078  20000010  08003d4c  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20018088  08003d4c  00005088  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000955d  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a4f  00000000  00000000  0000e59d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000798  00000000  00000000  0000fff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005e1  00000000  00000000  00010788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000208c7  00000000  00000000  00010d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aadf  00000000  00000000  00031630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c50f3  00000000  00000000  0003c10f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00101202  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f00  00000000  00000000  00101248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00103148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003cf0 	.word	0x08003cf0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	08003cf0 	.word	0x08003cf0

08000204 <__aeabi_drsub>:
 8000204:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000208:	e002      	b.n	8000210 <__adddf3>
 800020a:	bf00      	nop

0800020c <__aeabi_dsub>:
 800020c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000210 <__adddf3>:
 8000210:	b530      	push	{r4, r5, lr}
 8000212:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000216:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021a:	ea94 0f05 	teq	r4, r5
 800021e:	bf08      	it	eq
 8000220:	ea90 0f02 	teqeq	r0, r2
 8000224:	bf1f      	itttt	ne
 8000226:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000232:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000236:	f000 80e2 	beq.w	80003fe <__adddf3+0x1ee>
 800023a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000242:	bfb8      	it	lt
 8000244:	426d      	neglt	r5, r5
 8000246:	dd0c      	ble.n	8000262 <__adddf3+0x52>
 8000248:	442c      	add	r4, r5
 800024a:	ea80 0202 	eor.w	r2, r0, r2
 800024e:	ea81 0303 	eor.w	r3, r1, r3
 8000252:	ea82 0000 	eor.w	r0, r2, r0
 8000256:	ea83 0101 	eor.w	r1, r3, r1
 800025a:	ea80 0202 	eor.w	r2, r0, r2
 800025e:	ea81 0303 	eor.w	r3, r1, r3
 8000262:	2d36      	cmp	r5, #54	@ 0x36
 8000264:	bf88      	it	hi
 8000266:	bd30      	pophi	{r4, r5, pc}
 8000268:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800026c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000270:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000274:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x70>
 800027a:	4240      	negs	r0, r0
 800027c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000280:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000284:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000288:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x84>
 800028e:	4252      	negs	r2, r2
 8000290:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000294:	ea94 0f05 	teq	r4, r5
 8000298:	f000 80a7 	beq.w	80003ea <__adddf3+0x1da>
 800029c:	f1a4 0401 	sub.w	r4, r4, #1
 80002a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a4:	db0d      	blt.n	80002c2 <__adddf3+0xb2>
 80002a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002aa:	fa22 f205 	lsr.w	r2, r2, r5
 80002ae:	1880      	adds	r0, r0, r2
 80002b0:	f141 0100 	adc.w	r1, r1, #0
 80002b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b8:	1880      	adds	r0, r0, r2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	4159      	adcs	r1, r3
 80002c0:	e00e      	b.n	80002e0 <__adddf3+0xd0>
 80002c2:	f1a5 0520 	sub.w	r5, r5, #32
 80002c6:	f10e 0e20 	add.w	lr, lr, #32
 80002ca:	2a01      	cmp	r2, #1
 80002cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d0:	bf28      	it	cs
 80002d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	18c0      	adds	r0, r0, r3
 80002dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e4:	d507      	bpl.n	80002f6 <__adddf3+0xe6>
 80002e6:	f04f 0e00 	mov.w	lr, #0
 80002ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fa:	d31b      	bcc.n	8000334 <__adddf3+0x124>
 80002fc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000300:	d30c      	bcc.n	800031c <__adddf3+0x10c>
 8000302:	0849      	lsrs	r1, r1, #1
 8000304:	ea5f 0030 	movs.w	r0, r0, rrx
 8000308:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800030c:	f104 0401 	add.w	r4, r4, #1
 8000310:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000314:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000318:	f080 809a 	bcs.w	8000450 <__adddf3+0x240>
 800031c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000320:	bf08      	it	eq
 8000322:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000326:	f150 0000 	adcs.w	r0, r0, #0
 800032a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032e:	ea41 0105 	orr.w	r1, r1, r5
 8000332:	bd30      	pop	{r4, r5, pc}
 8000334:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000338:	4140      	adcs	r0, r0
 800033a:	eb41 0101 	adc.w	r1, r1, r1
 800033e:	3c01      	subs	r4, #1
 8000340:	bf28      	it	cs
 8000342:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000346:	d2e9      	bcs.n	800031c <__adddf3+0x10c>
 8000348:	f091 0f00 	teq	r1, #0
 800034c:	bf04      	itt	eq
 800034e:	4601      	moveq	r1, r0
 8000350:	2000      	moveq	r0, #0
 8000352:	fab1 f381 	clz	r3, r1
 8000356:	bf08      	it	eq
 8000358:	3320      	addeq	r3, #32
 800035a:	f1a3 030b 	sub.w	r3, r3, #11
 800035e:	f1b3 0220 	subs.w	r2, r3, #32
 8000362:	da0c      	bge.n	800037e <__adddf3+0x16e>
 8000364:	320c      	adds	r2, #12
 8000366:	dd08      	ble.n	800037a <__adddf3+0x16a>
 8000368:	f102 0c14 	add.w	ip, r2, #20
 800036c:	f1c2 020c 	rsb	r2, r2, #12
 8000370:	fa01 f00c 	lsl.w	r0, r1, ip
 8000374:	fa21 f102 	lsr.w	r1, r1, r2
 8000378:	e00c      	b.n	8000394 <__adddf3+0x184>
 800037a:	f102 0214 	add.w	r2, r2, #20
 800037e:	bfd8      	it	le
 8000380:	f1c2 0c20 	rsble	ip, r2, #32
 8000384:	fa01 f102 	lsl.w	r1, r1, r2
 8000388:	fa20 fc0c 	lsr.w	ip, r0, ip
 800038c:	bfdc      	itt	le
 800038e:	ea41 010c 	orrle.w	r1, r1, ip
 8000392:	4090      	lslle	r0, r2
 8000394:	1ae4      	subs	r4, r4, r3
 8000396:	bfa2      	ittt	ge
 8000398:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800039c:	4329      	orrge	r1, r5
 800039e:	bd30      	popge	{r4, r5, pc}
 80003a0:	ea6f 0404 	mvn.w	r4, r4
 80003a4:	3c1f      	subs	r4, #31
 80003a6:	da1c      	bge.n	80003e2 <__adddf3+0x1d2>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc0e      	bgt.n	80003ca <__adddf3+0x1ba>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0220 	rsb	r2, r4, #32
 80003b4:	fa20 f004 	lsr.w	r0, r0, r4
 80003b8:	fa01 f302 	lsl.w	r3, r1, r2
 80003bc:	ea40 0003 	orr.w	r0, r0, r3
 80003c0:	fa21 f304 	lsr.w	r3, r1, r4
 80003c4:	ea45 0103 	orr.w	r1, r5, r3
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	f1c4 040c 	rsb	r4, r4, #12
 80003ce:	f1c4 0220 	rsb	r2, r4, #32
 80003d2:	fa20 f002 	lsr.w	r0, r0, r2
 80003d6:	fa01 f304 	lsl.w	r3, r1, r4
 80003da:	ea40 0003 	orr.w	r0, r0, r3
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	fa21 f004 	lsr.w	r0, r1, r4
 80003e6:	4629      	mov	r1, r5
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	f094 0f00 	teq	r4, #0
 80003ee:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f2:	bf06      	itte	eq
 80003f4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003f8:	3401      	addeq	r4, #1
 80003fa:	3d01      	subne	r5, #1
 80003fc:	e74e      	b.n	800029c <__adddf3+0x8c>
 80003fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000402:	bf18      	it	ne
 8000404:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000408:	d029      	beq.n	800045e <__adddf3+0x24e>
 800040a:	ea94 0f05 	teq	r4, r5
 800040e:	bf08      	it	eq
 8000410:	ea90 0f02 	teqeq	r0, r2
 8000414:	d005      	beq.n	8000422 <__adddf3+0x212>
 8000416:	ea54 0c00 	orrs.w	ip, r4, r0
 800041a:	bf04      	itt	eq
 800041c:	4619      	moveq	r1, r3
 800041e:	4610      	moveq	r0, r2
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea91 0f03 	teq	r1, r3
 8000426:	bf1e      	ittt	ne
 8000428:	2100      	movne	r1, #0
 800042a:	2000      	movne	r0, #0
 800042c:	bd30      	popne	{r4, r5, pc}
 800042e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000432:	d105      	bne.n	8000440 <__adddf3+0x230>
 8000434:	0040      	lsls	r0, r0, #1
 8000436:	4149      	adcs	r1, r1
 8000438:	bf28      	it	cs
 800043a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000444:	bf3c      	itt	cc
 8000446:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044a:	bd30      	popcc	{r4, r5, pc}
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000450:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000454:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000458:	f04f 0000 	mov.w	r0, #0
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000462:	bf1a      	itte	ne
 8000464:	4619      	movne	r1, r3
 8000466:	4610      	movne	r0, r2
 8000468:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800046c:	bf1c      	itt	ne
 800046e:	460b      	movne	r3, r1
 8000470:	4602      	movne	r2, r0
 8000472:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000476:	bf06      	itte	eq
 8000478:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800047c:	ea91 0f03 	teqeq	r1, r3
 8000480:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	bf00      	nop

08000488 <__aeabi_ui2d>:
 8000488:	f090 0f00 	teq	r0, #0
 800048c:	bf04      	itt	eq
 800048e:	2100      	moveq	r1, #0
 8000490:	4770      	bxeq	lr
 8000492:	b530      	push	{r4, r5, lr}
 8000494:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000498:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049c:	f04f 0500 	mov.w	r5, #0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e750      	b.n	8000348 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_i2d>:
 80004a8:	f090 0f00 	teq	r0, #0
 80004ac:	bf04      	itt	eq
 80004ae:	2100      	moveq	r1, #0
 80004b0:	4770      	bxeq	lr
 80004b2:	b530      	push	{r4, r5, lr}
 80004b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004bc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c0:	bf48      	it	mi
 80004c2:	4240      	negmi	r0, r0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e73e      	b.n	8000348 <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_f2d>:
 80004cc:	0042      	lsls	r2, r0, #1
 80004ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004da:	bf1f      	itttt	ne
 80004dc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004e8:	4770      	bxne	lr
 80004ea:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ee:	bf08      	it	eq
 80004f0:	4770      	bxeq	lr
 80004f2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004f6:	bf04      	itt	eq
 80004f8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000504:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000508:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800050c:	e71c      	b.n	8000348 <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_ul2d>:
 8000510:	ea50 0201 	orrs.w	r2, r0, r1
 8000514:	bf08      	it	eq
 8000516:	4770      	bxeq	lr
 8000518:	b530      	push	{r4, r5, lr}
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	e00a      	b.n	8000536 <__aeabi_l2d+0x16>

08000520 <__aeabi_l2d>:
 8000520:	ea50 0201 	orrs.w	r2, r0, r1
 8000524:	bf08      	it	eq
 8000526:	4770      	bxeq	lr
 8000528:	b530      	push	{r4, r5, lr}
 800052a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800052e:	d502      	bpl.n	8000536 <__aeabi_l2d+0x16>
 8000530:	4240      	negs	r0, r0
 8000532:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000536:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800053e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000542:	f43f aed8 	beq.w	80002f6 <__adddf3+0xe6>
 8000546:	f04f 0203 	mov.w	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000556:	bf18      	it	ne
 8000558:	3203      	addne	r2, #3
 800055a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055e:	f1c2 0320 	rsb	r3, r2, #32
 8000562:	fa00 fc03 	lsl.w	ip, r0, r3
 8000566:	fa20 f002 	lsr.w	r0, r0, r2
 800056a:	fa01 fe03 	lsl.w	lr, r1, r3
 800056e:	ea40 000e 	orr.w	r0, r0, lr
 8000572:	fa21 f102 	lsr.w	r1, r1, r2
 8000576:	4414      	add	r4, r2
 8000578:	e6bd      	b.n	80002f6 <__adddf3+0xe6>
 800057a:	bf00      	nop

0800057c <__aeabi_dmul>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000582:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000586:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058a:	bf1d      	ittte	ne
 800058c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000590:	ea94 0f0c 	teqne	r4, ip
 8000594:	ea95 0f0c 	teqne	r5, ip
 8000598:	f000 f8de 	bleq	8000758 <__aeabi_dmul+0x1dc>
 800059c:	442c      	add	r4, r5
 800059e:	ea81 0603 	eor.w	r6, r1, r3
 80005a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ae:	bf18      	it	ne
 80005b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005bc:	d038      	beq.n	8000630 <__aeabi_dmul+0xb4>
 80005be:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c2:	f04f 0500 	mov.w	r5, #0
 80005c6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ca:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ce:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d2:	f04f 0600 	mov.w	r6, #0
 80005d6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005da:	f09c 0f00 	teq	ip, #0
 80005de:	bf18      	it	ne
 80005e0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005e8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005ec:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f0:	d204      	bcs.n	80005fc <__aeabi_dmul+0x80>
 80005f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f6:	416d      	adcs	r5, r5
 80005f8:	eb46 0606 	adc.w	r6, r6, r6
 80005fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000600:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000604:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000608:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800060c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000610:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000614:	bf88      	it	hi
 8000616:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061a:	d81e      	bhi.n	800065a <__aeabi_dmul+0xde>
 800061c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	bd70      	pop	{r4, r5, r6, pc}
 8000630:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000634:	ea46 0101 	orr.w	r1, r6, r1
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	ea81 0103 	eor.w	r1, r1, r3
 8000640:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000644:	bfc2      	ittt	gt
 8000646:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064e:	bd70      	popgt	{r4, r5, r6, pc}
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f04f 0e00 	mov.w	lr, #0
 8000658:	3c01      	subs	r4, #1
 800065a:	f300 80ab 	bgt.w	80007b4 <__aeabi_dmul+0x238>
 800065e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000662:	bfde      	ittt	le
 8000664:	2000      	movle	r0, #0
 8000666:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066a:	bd70      	pople	{r4, r5, r6, pc}
 800066c:	f1c4 0400 	rsb	r4, r4, #0
 8000670:	3c20      	subs	r4, #32
 8000672:	da35      	bge.n	80006e0 <__aeabi_dmul+0x164>
 8000674:	340c      	adds	r4, #12
 8000676:	dc1b      	bgt.n	80006b0 <__aeabi_dmul+0x134>
 8000678:	f104 0414 	add.w	r4, r4, #20
 800067c:	f1c4 0520 	rsb	r5, r4, #32
 8000680:	fa00 f305 	lsl.w	r3, r0, r5
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f205 	lsl.w	r2, r1, r5
 800068c:	ea40 0002 	orr.w	r0, r0, r2
 8000690:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	fa21 f604 	lsr.w	r6, r1, r4
 80006a0:	eb42 0106 	adc.w	r1, r2, r6
 80006a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a8:	bf08      	it	eq
 80006aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ae:	bd70      	pop	{r4, r5, r6, pc}
 80006b0:	f1c4 040c 	rsb	r4, r4, #12
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f304 	lsl.w	r3, r0, r4
 80006bc:	fa20 f005 	lsr.w	r0, r0, r5
 80006c0:	fa01 f204 	lsl.w	r2, r1, r4
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	f141 0100 	adc.w	r1, r1, #0
 80006d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d8:	bf08      	it	eq
 80006da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f205 	lsl.w	r2, r0, r5
 80006e8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006ec:	fa20 f304 	lsr.w	r3, r0, r4
 80006f0:	fa01 f205 	lsl.w	r2, r1, r5
 80006f4:	ea43 0302 	orr.w	r3, r3, r2
 80006f8:	fa21 f004 	lsr.w	r0, r1, r4
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	fa21 f204 	lsr.w	r2, r1, r4
 8000704:	ea20 0002 	bic.w	r0, r0, r2
 8000708:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800070c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000710:	bf08      	it	eq
 8000712:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000716:	bd70      	pop	{r4, r5, r6, pc}
 8000718:	f094 0f00 	teq	r4, #0
 800071c:	d10f      	bne.n	800073e <__aeabi_dmul+0x1c2>
 800071e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000722:	0040      	lsls	r0, r0, #1
 8000724:	eb41 0101 	adc.w	r1, r1, r1
 8000728:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800072c:	bf08      	it	eq
 800072e:	3c01      	subeq	r4, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1a6>
 8000732:	ea41 0106 	orr.w	r1, r1, r6
 8000736:	f095 0f00 	teq	r5, #0
 800073a:	bf18      	it	ne
 800073c:	4770      	bxne	lr
 800073e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000742:	0052      	lsls	r2, r2, #1
 8000744:	eb43 0303 	adc.w	r3, r3, r3
 8000748:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800074c:	bf08      	it	eq
 800074e:	3d01      	subeq	r5, #1
 8000750:	d0f7      	beq.n	8000742 <__aeabi_dmul+0x1c6>
 8000752:	ea43 0306 	orr.w	r3, r3, r6
 8000756:	4770      	bx	lr
 8000758:	ea94 0f0c 	teq	r4, ip
 800075c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000760:	bf18      	it	ne
 8000762:	ea95 0f0c 	teqne	r5, ip
 8000766:	d00c      	beq.n	8000782 <__aeabi_dmul+0x206>
 8000768:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076c:	bf18      	it	ne
 800076e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000772:	d1d1      	bne.n	8000718 <__aeabi_dmul+0x19c>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000786:	bf06      	itte	eq
 8000788:	4610      	moveq	r0, r2
 800078a:	4619      	moveq	r1, r3
 800078c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000790:	d019      	beq.n	80007c6 <__aeabi_dmul+0x24a>
 8000792:	ea94 0f0c 	teq	r4, ip
 8000796:	d102      	bne.n	800079e <__aeabi_dmul+0x222>
 8000798:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800079c:	d113      	bne.n	80007c6 <__aeabi_dmul+0x24a>
 800079e:	ea95 0f0c 	teq	r5, ip
 80007a2:	d105      	bne.n	80007b0 <__aeabi_dmul+0x234>
 80007a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a8:	bf1c      	itt	ne
 80007aa:	4610      	movne	r0, r2
 80007ac:	4619      	movne	r1, r3
 80007ae:	d10a      	bne.n	80007c6 <__aeabi_dmul+0x24a>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ca:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ce:	bd70      	pop	{r4, r5, r6, pc}

080007d0 <__aeabi_ddiv>:
 80007d0:	b570      	push	{r4, r5, r6, lr}
 80007d2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007d6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007de:	bf1d      	ittte	ne
 80007e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e4:	ea94 0f0c 	teqne	r4, ip
 80007e8:	ea95 0f0c 	teqne	r5, ip
 80007ec:	f000 f8a7 	bleq	800093e <__aeabi_ddiv+0x16e>
 80007f0:	eba4 0405 	sub.w	r4, r4, r5
 80007f4:	ea81 0e03 	eor.w	lr, r1, r3
 80007f8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000800:	f000 8088 	beq.w	8000914 <__aeabi_ddiv+0x144>
 8000804:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000808:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800080c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000810:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000814:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000818:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800081c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000820:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000824:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000828:	429d      	cmp	r5, r3
 800082a:	bf08      	it	eq
 800082c:	4296      	cmpeq	r6, r2
 800082e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000832:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000836:	d202      	bcs.n	800083e <__aeabi_ddiv+0x6e>
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	1ab6      	subs	r6, r6, r2
 8000840:	eb65 0503 	sbc.w	r5, r5, r3
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800084e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 000c 	orrcs.w	r0, r0, ip
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	ebb6 0e02 	subs.w	lr, r6, r2
 800089e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a2:	bf22      	ittt	cs
 80008a4:	1ab6      	subcs	r6, r6, r2
 80008a6:	4675      	movcs	r5, lr
 80008a8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008ac:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b0:	d018      	beq.n	80008e4 <__aeabi_ddiv+0x114>
 80008b2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ba:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ce:	d1c0      	bne.n	8000852 <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	d10b      	bne.n	80008ee <__aeabi_ddiv+0x11e>
 80008d6:	ea41 0100 	orr.w	r1, r1, r0
 80008da:	f04f 0000 	mov.w	r0, #0
 80008de:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e2:	e7b6      	b.n	8000852 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	bf04      	itt	eq
 80008ea:	4301      	orreq	r1, r0
 80008ec:	2000      	moveq	r0, #0
 80008ee:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f2:	bf88      	it	hi
 80008f4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008f8:	f63f aeaf 	bhi.w	800065a <__aeabi_dmul+0xde>
 80008fc:	ebb5 0c03 	subs.w	ip, r5, r3
 8000900:	bf04      	itt	eq
 8000902:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000906:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090a:	f150 0000 	adcs.w	r0, r0, #0
 800090e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000912:	bd70      	pop	{r4, r5, r6, pc}
 8000914:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000918:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800091c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000920:	bfc2      	ittt	gt
 8000922:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000926:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092a:	bd70      	popgt	{r4, r5, r6, pc}
 800092c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000930:	f04f 0e00 	mov.w	lr, #0
 8000934:	3c01      	subs	r4, #1
 8000936:	e690      	b.n	800065a <__aeabi_dmul+0xde>
 8000938:	ea45 0e06 	orr.w	lr, r5, r6
 800093c:	e68d      	b.n	800065a <__aeabi_dmul+0xde>
 800093e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000942:	ea94 0f0c 	teq	r4, ip
 8000946:	bf08      	it	eq
 8000948:	ea95 0f0c 	teqeq	r5, ip
 800094c:	f43f af3b 	beq.w	80007c6 <__aeabi_dmul+0x24a>
 8000950:	ea94 0f0c 	teq	r4, ip
 8000954:	d10a      	bne.n	800096c <__aeabi_ddiv+0x19c>
 8000956:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095a:	f47f af34 	bne.w	80007c6 <__aeabi_dmul+0x24a>
 800095e:	ea95 0f0c 	teq	r5, ip
 8000962:	f47f af25 	bne.w	80007b0 <__aeabi_dmul+0x234>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e72c      	b.n	80007c6 <__aeabi_dmul+0x24a>
 800096c:	ea95 0f0c 	teq	r5, ip
 8000970:	d106      	bne.n	8000980 <__aeabi_ddiv+0x1b0>
 8000972:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000976:	f43f aefd 	beq.w	8000774 <__aeabi_dmul+0x1f8>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e722      	b.n	80007c6 <__aeabi_dmul+0x24a>
 8000980:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000984:	bf18      	it	ne
 8000986:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098a:	f47f aec5 	bne.w	8000718 <__aeabi_dmul+0x19c>
 800098e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000992:	f47f af0d 	bne.w	80007b0 <__aeabi_dmul+0x234>
 8000996:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099a:	f47f aeeb 	bne.w	8000774 <__aeabi_dmul+0x1f8>
 800099e:	e712      	b.n	80007c6 <__aeabi_dmul+0x24a>

080009a0 <__gedf2>:
 80009a0:	f04f 3cff 	mov.w	ip, #4294967295
 80009a4:	e006      	b.n	80009b4 <__cmpdf2+0x4>
 80009a6:	bf00      	nop

080009a8 <__ledf2>:
 80009a8:	f04f 0c01 	mov.w	ip, #1
 80009ac:	e002      	b.n	80009b4 <__cmpdf2+0x4>
 80009ae:	bf00      	nop

080009b0 <__cmpdf2>:
 80009b0:	f04f 0c01 	mov.w	ip, #1
 80009b4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c4:	bf18      	it	ne
 80009c6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ca:	d01b      	beq.n	8000a04 <__cmpdf2+0x54>
 80009cc:	b001      	add	sp, #4
 80009ce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d2:	bf0c      	ite	eq
 80009d4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d8:	ea91 0f03 	teqne	r1, r3
 80009dc:	bf02      	ittt	eq
 80009de:	ea90 0f02 	teqeq	r0, r2
 80009e2:	2000      	moveq	r0, #0
 80009e4:	4770      	bxeq	lr
 80009e6:	f110 0f00 	cmn.w	r0, #0
 80009ea:	ea91 0f03 	teq	r1, r3
 80009ee:	bf58      	it	pl
 80009f0:	4299      	cmppl	r1, r3
 80009f2:	bf08      	it	eq
 80009f4:	4290      	cmpeq	r0, r2
 80009f6:	bf2c      	ite	cs
 80009f8:	17d8      	asrcs	r0, r3, #31
 80009fa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fe:	f040 0001 	orr.w	r0, r0, #1
 8000a02:	4770      	bx	lr
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__cmpdf2+0x64>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d107      	bne.n	8000a24 <__cmpdf2+0x74>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d1d6      	bne.n	80009cc <__cmpdf2+0x1c>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d0d3      	beq.n	80009cc <__cmpdf2+0x1c>
 8000a24:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop

08000a2c <__aeabi_cdrcmple>:
 8000a2c:	4684      	mov	ip, r0
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4662      	mov	r2, ip
 8000a32:	468c      	mov	ip, r1
 8000a34:	4619      	mov	r1, r3
 8000a36:	4663      	mov	r3, ip
 8000a38:	e000      	b.n	8000a3c <__aeabi_cdcmpeq>
 8000a3a:	bf00      	nop

08000a3c <__aeabi_cdcmpeq>:
 8000a3c:	b501      	push	{r0, lr}
 8000a3e:	f7ff ffb7 	bl	80009b0 <__cmpdf2>
 8000a42:	2800      	cmp	r0, #0
 8000a44:	bf48      	it	mi
 8000a46:	f110 0f00 	cmnmi.w	r0, #0
 8000a4a:	bd01      	pop	{r0, pc}

08000a4c <__aeabi_dcmpeq>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff fff4 	bl	8000a3c <__aeabi_cdcmpeq>
 8000a54:	bf0c      	ite	eq
 8000a56:	2001      	moveq	r0, #1
 8000a58:	2000      	movne	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmplt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffea 	bl	8000a3c <__aeabi_cdcmpeq>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmple>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffe0 	bl	8000a3c <__aeabi_cdcmpeq>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpge>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffce 	bl	8000a2c <__aeabi_cdrcmple>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpgt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffc4 	bl	8000a2c <__aeabi_cdrcmple>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_uldivmod>:
 8000ab0:	b953      	cbnz	r3, 8000ac8 <__aeabi_uldivmod+0x18>
 8000ab2:	b94a      	cbnz	r2, 8000ac8 <__aeabi_uldivmod+0x18>
 8000ab4:	2900      	cmp	r1, #0
 8000ab6:	bf08      	it	eq
 8000ab8:	2800      	cmpeq	r0, #0
 8000aba:	bf1c      	itt	ne
 8000abc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ac0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac4:	f000 b988 	b.w	8000dd8 <__aeabi_idiv0>
 8000ac8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000acc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ad0:	f000 f806 	bl	8000ae0 <__udivmoddi4>
 8000ad4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000adc:	b004      	add	sp, #16
 8000ade:	4770      	bx	lr

08000ae0 <__udivmoddi4>:
 8000ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae4:	9d08      	ldr	r5, [sp, #32]
 8000ae6:	468e      	mov	lr, r1
 8000ae8:	4604      	mov	r4, r0
 8000aea:	4688      	mov	r8, r1
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d14a      	bne.n	8000b86 <__udivmoddi4+0xa6>
 8000af0:	428a      	cmp	r2, r1
 8000af2:	4617      	mov	r7, r2
 8000af4:	d962      	bls.n	8000bbc <__udivmoddi4+0xdc>
 8000af6:	fab2 f682 	clz	r6, r2
 8000afa:	b14e      	cbz	r6, 8000b10 <__udivmoddi4+0x30>
 8000afc:	f1c6 0320 	rsb	r3, r6, #32
 8000b00:	fa01 f806 	lsl.w	r8, r1, r6
 8000b04:	fa20 f303 	lsr.w	r3, r0, r3
 8000b08:	40b7      	lsls	r7, r6
 8000b0a:	ea43 0808 	orr.w	r8, r3, r8
 8000b0e:	40b4      	lsls	r4, r6
 8000b10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b14:	fa1f fc87 	uxth.w	ip, r7
 8000b18:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b1c:	0c23      	lsrs	r3, r4, #16
 8000b1e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b22:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b26:	fb01 f20c 	mul.w	r2, r1, ip
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d909      	bls.n	8000b42 <__udivmoddi4+0x62>
 8000b2e:	18fb      	adds	r3, r7, r3
 8000b30:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b34:	f080 80ea 	bcs.w	8000d0c <__udivmoddi4+0x22c>
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	f240 80e7 	bls.w	8000d0c <__udivmoddi4+0x22c>
 8000b3e:	3902      	subs	r1, #2
 8000b40:	443b      	add	r3, r7
 8000b42:	1a9a      	subs	r2, r3, r2
 8000b44:	b2a3      	uxth	r3, r4
 8000b46:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b4a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b52:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b56:	459c      	cmp	ip, r3
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0x8e>
 8000b5a:	18fb      	adds	r3, r7, r3
 8000b5c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b60:	f080 80d6 	bcs.w	8000d10 <__udivmoddi4+0x230>
 8000b64:	459c      	cmp	ip, r3
 8000b66:	f240 80d3 	bls.w	8000d10 <__udivmoddi4+0x230>
 8000b6a:	443b      	add	r3, r7
 8000b6c:	3802      	subs	r0, #2
 8000b6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b72:	eba3 030c 	sub.w	r3, r3, ip
 8000b76:	2100      	movs	r1, #0
 8000b78:	b11d      	cbz	r5, 8000b82 <__udivmoddi4+0xa2>
 8000b7a:	40f3      	lsrs	r3, r6
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d905      	bls.n	8000b96 <__udivmoddi4+0xb6>
 8000b8a:	b10d      	cbz	r5, 8000b90 <__udivmoddi4+0xb0>
 8000b8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b90:	2100      	movs	r1, #0
 8000b92:	4608      	mov	r0, r1
 8000b94:	e7f5      	b.n	8000b82 <__udivmoddi4+0xa2>
 8000b96:	fab3 f183 	clz	r1, r3
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d146      	bne.n	8000c2c <__udivmoddi4+0x14c>
 8000b9e:	4573      	cmp	r3, lr
 8000ba0:	d302      	bcc.n	8000ba8 <__udivmoddi4+0xc8>
 8000ba2:	4282      	cmp	r2, r0
 8000ba4:	f200 8105 	bhi.w	8000db2 <__udivmoddi4+0x2d2>
 8000ba8:	1a84      	subs	r4, r0, r2
 8000baa:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bae:	2001      	movs	r0, #1
 8000bb0:	4690      	mov	r8, r2
 8000bb2:	2d00      	cmp	r5, #0
 8000bb4:	d0e5      	beq.n	8000b82 <__udivmoddi4+0xa2>
 8000bb6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bba:	e7e2      	b.n	8000b82 <__udivmoddi4+0xa2>
 8000bbc:	2a00      	cmp	r2, #0
 8000bbe:	f000 8090 	beq.w	8000ce2 <__udivmoddi4+0x202>
 8000bc2:	fab2 f682 	clz	r6, r2
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	f040 80a4 	bne.w	8000d14 <__udivmoddi4+0x234>
 8000bcc:	1a8a      	subs	r2, r1, r2
 8000bce:	0c03      	lsrs	r3, r0, #16
 8000bd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd4:	b280      	uxth	r0, r0
 8000bd6:	b2bc      	uxth	r4, r7
 8000bd8:	2101      	movs	r1, #1
 8000bda:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bde:	fb0e 221c 	mls	r2, lr, ip, r2
 8000be2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000be6:	fb04 f20c 	mul.w	r2, r4, ip
 8000bea:	429a      	cmp	r2, r3
 8000bec:	d907      	bls.n	8000bfe <__udivmoddi4+0x11e>
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bf4:	d202      	bcs.n	8000bfc <__udivmoddi4+0x11c>
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	f200 80e0 	bhi.w	8000dbc <__udivmoddi4+0x2dc>
 8000bfc:	46c4      	mov	ip, r8
 8000bfe:	1a9b      	subs	r3, r3, r2
 8000c00:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c04:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c08:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c0c:	fb02 f404 	mul.w	r4, r2, r4
 8000c10:	429c      	cmp	r4, r3
 8000c12:	d907      	bls.n	8000c24 <__udivmoddi4+0x144>
 8000c14:	18fb      	adds	r3, r7, r3
 8000c16:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c1a:	d202      	bcs.n	8000c22 <__udivmoddi4+0x142>
 8000c1c:	429c      	cmp	r4, r3
 8000c1e:	f200 80ca 	bhi.w	8000db6 <__udivmoddi4+0x2d6>
 8000c22:	4602      	mov	r2, r0
 8000c24:	1b1b      	subs	r3, r3, r4
 8000c26:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c2a:	e7a5      	b.n	8000b78 <__udivmoddi4+0x98>
 8000c2c:	f1c1 0620 	rsb	r6, r1, #32
 8000c30:	408b      	lsls	r3, r1
 8000c32:	fa22 f706 	lsr.w	r7, r2, r6
 8000c36:	431f      	orrs	r7, r3
 8000c38:	fa0e f401 	lsl.w	r4, lr, r1
 8000c3c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c40:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c44:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c48:	4323      	orrs	r3, r4
 8000c4a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4e:	fa1f fc87 	uxth.w	ip, r7
 8000c52:	fbbe f0f9 	udiv	r0, lr, r9
 8000c56:	0c1c      	lsrs	r4, r3, #16
 8000c58:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c5c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c60:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c64:	45a6      	cmp	lr, r4
 8000c66:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6a:	d909      	bls.n	8000c80 <__udivmoddi4+0x1a0>
 8000c6c:	193c      	adds	r4, r7, r4
 8000c6e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c72:	f080 809c 	bcs.w	8000dae <__udivmoddi4+0x2ce>
 8000c76:	45a6      	cmp	lr, r4
 8000c78:	f240 8099 	bls.w	8000dae <__udivmoddi4+0x2ce>
 8000c7c:	3802      	subs	r0, #2
 8000c7e:	443c      	add	r4, r7
 8000c80:	eba4 040e 	sub.w	r4, r4, lr
 8000c84:	fa1f fe83 	uxth.w	lr, r3
 8000c88:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c8c:	fb09 4413 	mls	r4, r9, r3, r4
 8000c90:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c94:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c98:	45a4      	cmp	ip, r4
 8000c9a:	d908      	bls.n	8000cae <__udivmoddi4+0x1ce>
 8000c9c:	193c      	adds	r4, r7, r4
 8000c9e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ca2:	f080 8082 	bcs.w	8000daa <__udivmoddi4+0x2ca>
 8000ca6:	45a4      	cmp	ip, r4
 8000ca8:	d97f      	bls.n	8000daa <__udivmoddi4+0x2ca>
 8000caa:	3b02      	subs	r3, #2
 8000cac:	443c      	add	r4, r7
 8000cae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cb2:	eba4 040c 	sub.w	r4, r4, ip
 8000cb6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cba:	4564      	cmp	r4, ip
 8000cbc:	4673      	mov	r3, lr
 8000cbe:	46e1      	mov	r9, ip
 8000cc0:	d362      	bcc.n	8000d88 <__udivmoddi4+0x2a8>
 8000cc2:	d05f      	beq.n	8000d84 <__udivmoddi4+0x2a4>
 8000cc4:	b15d      	cbz	r5, 8000cde <__udivmoddi4+0x1fe>
 8000cc6:	ebb8 0203 	subs.w	r2, r8, r3
 8000cca:	eb64 0409 	sbc.w	r4, r4, r9
 8000cce:	fa04 f606 	lsl.w	r6, r4, r6
 8000cd2:	fa22 f301 	lsr.w	r3, r2, r1
 8000cd6:	431e      	orrs	r6, r3
 8000cd8:	40cc      	lsrs	r4, r1
 8000cda:	e9c5 6400 	strd	r6, r4, [r5]
 8000cde:	2100      	movs	r1, #0
 8000ce0:	e74f      	b.n	8000b82 <__udivmoddi4+0xa2>
 8000ce2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ce6:	0c01      	lsrs	r1, r0, #16
 8000ce8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cf2:	463b      	mov	r3, r7
 8000cf4:	4638      	mov	r0, r7
 8000cf6:	463c      	mov	r4, r7
 8000cf8:	46b8      	mov	r8, r7
 8000cfa:	46be      	mov	lr, r7
 8000cfc:	2620      	movs	r6, #32
 8000cfe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d02:	eba2 0208 	sub.w	r2, r2, r8
 8000d06:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d0a:	e766      	b.n	8000bda <__udivmoddi4+0xfa>
 8000d0c:	4601      	mov	r1, r0
 8000d0e:	e718      	b.n	8000b42 <__udivmoddi4+0x62>
 8000d10:	4610      	mov	r0, r2
 8000d12:	e72c      	b.n	8000b6e <__udivmoddi4+0x8e>
 8000d14:	f1c6 0220 	rsb	r2, r6, #32
 8000d18:	fa2e f302 	lsr.w	r3, lr, r2
 8000d1c:	40b7      	lsls	r7, r6
 8000d1e:	40b1      	lsls	r1, r6
 8000d20:	fa20 f202 	lsr.w	r2, r0, r2
 8000d24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d2e:	b2bc      	uxth	r4, r7
 8000d30:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d34:	0c11      	lsrs	r1, r2, #16
 8000d36:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d3a:	fb08 f904 	mul.w	r9, r8, r4
 8000d3e:	40b0      	lsls	r0, r6
 8000d40:	4589      	cmp	r9, r1
 8000d42:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d46:	b280      	uxth	r0, r0
 8000d48:	d93e      	bls.n	8000dc8 <__udivmoddi4+0x2e8>
 8000d4a:	1879      	adds	r1, r7, r1
 8000d4c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d50:	d201      	bcs.n	8000d56 <__udivmoddi4+0x276>
 8000d52:	4589      	cmp	r9, r1
 8000d54:	d81f      	bhi.n	8000d96 <__udivmoddi4+0x2b6>
 8000d56:	eba1 0109 	sub.w	r1, r1, r9
 8000d5a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5e:	fb09 f804 	mul.w	r8, r9, r4
 8000d62:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d66:	b292      	uxth	r2, r2
 8000d68:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d6c:	4542      	cmp	r2, r8
 8000d6e:	d229      	bcs.n	8000dc4 <__udivmoddi4+0x2e4>
 8000d70:	18ba      	adds	r2, r7, r2
 8000d72:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d76:	d2c4      	bcs.n	8000d02 <__udivmoddi4+0x222>
 8000d78:	4542      	cmp	r2, r8
 8000d7a:	d2c2      	bcs.n	8000d02 <__udivmoddi4+0x222>
 8000d7c:	f1a9 0102 	sub.w	r1, r9, #2
 8000d80:	443a      	add	r2, r7
 8000d82:	e7be      	b.n	8000d02 <__udivmoddi4+0x222>
 8000d84:	45f0      	cmp	r8, lr
 8000d86:	d29d      	bcs.n	8000cc4 <__udivmoddi4+0x1e4>
 8000d88:	ebbe 0302 	subs.w	r3, lr, r2
 8000d8c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d90:	3801      	subs	r0, #1
 8000d92:	46e1      	mov	r9, ip
 8000d94:	e796      	b.n	8000cc4 <__udivmoddi4+0x1e4>
 8000d96:	eba7 0909 	sub.w	r9, r7, r9
 8000d9a:	4449      	add	r1, r9
 8000d9c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000da0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000da4:	fb09 f804 	mul.w	r8, r9, r4
 8000da8:	e7db      	b.n	8000d62 <__udivmoddi4+0x282>
 8000daa:	4673      	mov	r3, lr
 8000dac:	e77f      	b.n	8000cae <__udivmoddi4+0x1ce>
 8000dae:	4650      	mov	r0, sl
 8000db0:	e766      	b.n	8000c80 <__udivmoddi4+0x1a0>
 8000db2:	4608      	mov	r0, r1
 8000db4:	e6fd      	b.n	8000bb2 <__udivmoddi4+0xd2>
 8000db6:	443b      	add	r3, r7
 8000db8:	3a02      	subs	r2, #2
 8000dba:	e733      	b.n	8000c24 <__udivmoddi4+0x144>
 8000dbc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dc0:	443b      	add	r3, r7
 8000dc2:	e71c      	b.n	8000bfe <__udivmoddi4+0x11e>
 8000dc4:	4649      	mov	r1, r9
 8000dc6:	e79c      	b.n	8000d02 <__udivmoddi4+0x222>
 8000dc8:	eba1 0109 	sub.w	r1, r1, r9
 8000dcc:	46c4      	mov	ip, r8
 8000dce:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dd2:	fb09 f804 	mul.w	r8, r9, r4
 8000dd6:	e7c4      	b.n	8000d62 <__udivmoddi4+0x282>

08000dd8 <__aeabi_idiv0>:
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop

08000ddc <App_Run_Q1_OtsuGray>:
#include "app_homeworks.h"
#include "image_processing.h" // Algoritmalarımız burada

// --- Soru 1: Grayscale Otsu ---
void App_Run_Q1_OtsuGray(IMAGE_HandleTypeDef* hImage, uint8_t* pGray, uint8_t* pProcess, uint32_t numPixels)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
 8000de8:	603b      	str	r3, [r7, #0]
    // 1. PC'den veri bekle (Blocking)
    if (LIB_SERIAL_IMG_Receive(hImage) == SERIAL_OK)
 8000dea:	68f8      	ldr	r0, [r7, #12]
 8000dec:	f000 fec8 	bl	8001b80 <LIB_SERIAL_IMG_Receive>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d115      	bne.n	8000e22 <App_Run_Q1_OtsuGray+0x46>
    {
        // Dönüştür
        Convert_RGB565_To_Grayscale8bit((uint16_t*)hImage->pData, pGray, numPixels);
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	683a      	ldr	r2, [r7, #0]
 8000dfc:	68b9      	ldr	r1, [r7, #8]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 fdbe 	bl	8001980 <Convert_RGB565_To_Grayscale8bit>

        // İşle
        apply_otsu_threshold_gray(pGray, pProcess, numPixels);
 8000e04:	683a      	ldr	r2, [r7, #0]
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	68b8      	ldr	r0, [r7, #8]
 8000e0a:	f000 fb2b 	bl	8001464 <apply_otsu_threshold_gray>

        // Geri Dönüştür
        Convert_Grayscale8bit_To_RGB565(pProcess, (uint16_t*)hImage->pData, numPixels);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	683a      	ldr	r2, [r7, #0]
 8000e14:	4619      	mov	r1, r3
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f000 fd76 	bl	8001908 <Convert_Grayscale8bit_To_RGB565>

        // Gönder
        LIB_SERIAL_IMG_Transmit(hImage);
 8000e1c:	68f8      	ldr	r0, [r7, #12]
 8000e1e:	f000 fe3d 	bl	8001a9c <LIB_SERIAL_IMG_Transmit>
    }
}
 8000e22:	bf00      	nop
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <App_Run_Q2_OtsuColor>:

// --- Soru 2: Renkli Otsu ---
void App_Run_Q2_OtsuColor(IMAGE_HandleTypeDef* hImage, uint16_t* pRGB, uint8_t* pTemp1, uint8_t* pTemp2, uint32_t numPixels)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b084      	sub	sp, #16
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	60f8      	str	r0, [r7, #12]
 8000e32:	60b9      	str	r1, [r7, #8]
 8000e34:	607a      	str	r2, [r7, #4]
 8000e36:	603b      	str	r3, [r7, #0]
    if (LIB_SERIAL_IMG_Receive(hImage) == SERIAL_OK)
 8000e38:	68f8      	ldr	r0, [r7, #12]
 8000e3a:	f000 fea1 	bl	8001b80 <LIB_SERIAL_IMG_Receive>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d108      	bne.n	8000e56 <App_Run_Q2_OtsuColor+0x2c>
    {
        // Direkt işlem yap (Fonksiyonumuz zaten pRGB üzerinde çalışıyor)
        Apply_Otsu_On_ColorImage_RGB565(pRGB, numPixels, pTemp1, pTemp2);
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	69b9      	ldr	r1, [r7, #24]
 8000e4a:	68b8      	ldr	r0, [r7, #8]
 8000e4c:	f000 fc58 	bl	8001700 <Apply_Otsu_On_ColorImage_RGB565>

        // Gönder
        LIB_SERIAL_IMG_Transmit(hImage);
 8000e50:	68f8      	ldr	r0, [r7, #12]
 8000e52:	f000 fe23 	bl	8001a9c <LIB_SERIAL_IMG_Transmit>
    }
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <App_Run_Q3_Morph>:

// --- Soru 3: Morfolojik İşlemler (Dilation, Erosion, vs.) ---
// operationType: 0=Dilation, 1=Erosion, 2=Opening, 3=Closing
void App_Run_Q3_Morph(IMAGE_HandleTypeDef* hImage, uint8_t* pGray, uint8_t* pProcess, uint32_t width, uint32_t height, uint8_t operationType)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
 8000e6c:	603b      	str	r3, [r7, #0]
    if (LIB_SERIAL_IMG_Receive(hImage) == SERIAL_OK)
 8000e6e:	68f8      	ldr	r0, [r7, #12]
 8000e70:	f000 fe86 	bl	8001b80 <LIB_SERIAL_IMG_Receive>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d140      	bne.n	8000efc <App_Run_Q3_Morph+0x9c>
    {
        uint32_t numPixels = width * height;
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	6a3a      	ldr	r2, [r7, #32]
 8000e7e:	fb02 f303 	mul.w	r3, r2, r3
 8000e82:	617b      	str	r3, [r7, #20]

        // RGB -> Gray
        Convert_RGB565_To_Grayscale8bit((uint16_t*)hImage->pData, pGray, numPixels);
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	697a      	ldr	r2, [r7, #20]
 8000e8a:	68b9      	ldr	r1, [r7, #8]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fd77 	bl	8001980 <Convert_RGB565_To_Grayscale8bit>

        // İstenen işlemi seç
        switch(operationType)
 8000e92:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e96:	2b03      	cmp	r3, #3
 8000e98:	d826      	bhi.n	8000ee8 <App_Run_Q3_Morph+0x88>
 8000e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8000ea0 <App_Run_Q3_Morph+0x40>)
 8000e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea0:	08000eb1 	.word	0x08000eb1
 8000ea4:	08000ebf 	.word	0x08000ebf
 8000ea8:	08000ecd 	.word	0x08000ecd
 8000eac:	08000edb 	.word	0x08000edb
        {
            case 0: apply_dilation_gray_3x3(pGray, pProcess, width, height); break;
 8000eb0:	6a3b      	ldr	r3, [r7, #32]
 8000eb2:	683a      	ldr	r2, [r7, #0]
 8000eb4:	6879      	ldr	r1, [r7, #4]
 8000eb6:	68b8      	ldr	r0, [r7, #8]
 8000eb8:	f000 fafe 	bl	80014b8 <apply_dilation_gray_3x3>
 8000ebc:	e014      	b.n	8000ee8 <App_Run_Q3_Morph+0x88>
            case 1: apply_erosion_gray_3x3(pGray, pProcess, width, height); break;
 8000ebe:	6a3b      	ldr	r3, [r7, #32]
 8000ec0:	683a      	ldr	r2, [r7, #0]
 8000ec2:	6879      	ldr	r1, [r7, #4]
 8000ec4:	68b8      	ldr	r0, [r7, #8]
 8000ec6:	f000 fb67 	bl	8001598 <apply_erosion_gray_3x3>
 8000eca:	e00d      	b.n	8000ee8 <App_Run_Q3_Morph+0x88>
            case 2: apply_opening_gray_3x3(pGray, pProcess, width, height); break;
 8000ecc:	6a3b      	ldr	r3, [r7, #32]
 8000ece:	683a      	ldr	r2, [r7, #0]
 8000ed0:	6879      	ldr	r1, [r7, #4]
 8000ed2:	68b8      	ldr	r0, [r7, #8]
 8000ed4:	f000 fbd0 	bl	8001678 <apply_opening_gray_3x3>
 8000ed8:	e006      	b.n	8000ee8 <App_Run_Q3_Morph+0x88>
            case 3: apply_closing_gray_3x3(pGray, pProcess, width, height); break;
 8000eda:	6a3b      	ldr	r3, [r7, #32]
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	6879      	ldr	r1, [r7, #4]
 8000ee0:	68b8      	ldr	r0, [r7, #8]
 8000ee2:	f000 fbeb 	bl	80016bc <apply_closing_gray_3x3>
 8000ee6:	bf00      	nop
        }

        // Gray -> RGB
        Convert_Grayscale8bit_To_RGB565(pProcess, (uint16_t*)hImage->pData, numPixels);
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	6878      	ldr	r0, [r7, #4]
 8000ef2:	f000 fd09 	bl	8001908 <Convert_Grayscale8bit_To_RGB565>

        // Gönder
        LIB_SERIAL_IMG_Transmit(hImage);
 8000ef6:	68f8      	ldr	r0, [r7, #12]
 8000ef8:	f000 fdd0 	bl	8001a9c <LIB_SERIAL_IMG_Transmit>
    }
}
 8000efc:	bf00      	nop
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <compute_otsu_threshold>:

// image_processing.c  (veya main.c içine USER CODE 4 kısmına)

// 1) Eşik hesaplayan fonksiyon
uint8_t compute_otsu_threshold(const uint8_t* image, uint32_t num_pixels)
{
 8000f04:	b5b0      	push	{r4, r5, r7, lr}
 8000f06:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8000f10:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8000f14:	6018      	str	r0, [r3, #0]
 8000f16:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8000f1a:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 8000f1e:	6019      	str	r1, [r3, #0]
    uint32_t hist[256] = {0};
 8000f20:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8000f24:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f2e:	461a      	mov	r2, r3
 8000f30:	2100      	movs	r1, #0
 8000f32:	f002 feb1 	bl	8003c98 <memset>
    for (uint32_t i = 0; i < num_pixels; i++)
 8000f36:	2300      	movs	r3, #0
 8000f38:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 8000f3c:	e01a      	b.n	8000f74 <compute_otsu_threshold+0x70>
        hist[ image[i] ]++;
 8000f3e:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8000f42:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8000f4c:	4413      	add	r3, r2
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 8000f54:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 8000f58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f5c:	1c51      	adds	r1, r2, #1
 8000f5e:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 8000f62:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 8000f66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0; i < num_pixels; i++)
 8000f6a:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8000f6e:	3301      	adds	r3, #1
 8000f70:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 8000f74:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8000f78:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 8000f7c:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d3db      	bcc.n	8000f3e <compute_otsu_threshold+0x3a>

    uint32_t total = num_pixels;
 8000f86:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8000f8a:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c

    uint32_t sum_total = 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
    for (uint32_t i = 0; i < 256; i++)
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
 8000fa0:	e015      	b.n	8000fce <compute_otsu_threshold+0xca>
        sum_total += i * hist[i];
 8000fa2:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8000fa6:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8000faa:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 8000fae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fb2:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 8000fb6:	fb02 f303 	mul.w	r3, r2, r3
 8000fba:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 8000fbe:	4413      	add	r3, r2
 8000fc0:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
    for (uint32_t i = 0; i < 256; i++)
 8000fc4:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8000fc8:	3301      	adds	r3, #1
 8000fca:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
 8000fce:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8000fd2:	2bff      	cmp	r3, #255	@ 0xff
 8000fd4:	d9e5      	bls.n	8000fa2 <compute_otsu_threshold+0x9e>

    uint32_t wB = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
    uint32_t sumB = 0;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444

    double max_between = 0.0;
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	f04f 0300 	mov.w	r3, #0
 8000fea:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 8000fee:	e9c1 2300 	strd	r2, r3, [r1]
    uint8_t threshold = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437

    for (uint32_t t = 0; t < 256; t++)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 8000ffe:	e0b6      	b.n	800116e <compute_otsu_threshold+0x26a>
    {
        wB += hist[t];
 8001000:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8001004:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001008:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 800100c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001010:	f8d7 2448 	ldr.w	r2, [r7, #1096]	@ 0x448
 8001014:	4413      	add	r3, r2
 8001016:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
        if (wB == 0) continue;
 800101a:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 800101e:	2b00      	cmp	r3, #0
 8001020:	f000 809f 	beq.w	8001162 <compute_otsu_threshold+0x25e>

        uint32_t wF = total - wB;
 8001024:	f8d7 242c 	ldr.w	r2, [r7, #1068]	@ 0x42c
 8001028:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	f8c7 3428 	str.w	r3, [r7, #1064]	@ 0x428
        if (wF == 0) break;
 8001032:	f8d7 3428 	ldr.w	r3, [r7, #1064]	@ 0x428
 8001036:	2b00      	cmp	r3, #0
 8001038:	f000 809f 	beq.w	800117a <compute_otsu_threshold+0x276>

        sumB += t * hist[t];
 800103c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8001040:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001044:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 8001048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800104c:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 8001050:	fb02 f303 	mul.w	r3, r2, r3
 8001054:	f8d7 2444 	ldr.w	r2, [r7, #1092]	@ 0x444
 8001058:	4413      	add	r3, r2
 800105a:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444

        double mB = (double)sumB / wB;
 800105e:	f8d7 0444 	ldr.w	r0, [r7, #1092]	@ 0x444
 8001062:	f7ff fa11 	bl	8000488 <__aeabi_ui2d>
 8001066:	4604      	mov	r4, r0
 8001068:	460d      	mov	r5, r1
 800106a:	f8d7 0448 	ldr.w	r0, [r7, #1096]	@ 0x448
 800106e:	f7ff fa0b 	bl	8000488 <__aeabi_ui2d>
 8001072:	4602      	mov	r2, r0
 8001074:	460b      	mov	r3, r1
 8001076:	4620      	mov	r0, r4
 8001078:	4629      	mov	r1, r5
 800107a:	f7ff fba9 	bl	80007d0 <__aeabi_ddiv>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 8001086:	e9c1 2300 	strd	r2, r3, [r1]
        double mF = (double)(sum_total - sumB) / wF;
 800108a:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 800108e:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff f9f7 	bl	8000488 <__aeabi_ui2d>
 800109a:	4604      	mov	r4, r0
 800109c:	460d      	mov	r5, r1
 800109e:	f8d7 0428 	ldr.w	r0, [r7, #1064]	@ 0x428
 80010a2:	f7ff f9f1 	bl	8000488 <__aeabi_ui2d>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4620      	mov	r0, r4
 80010ac:	4629      	mov	r1, r5
 80010ae:	f7ff fb8f 	bl	80007d0 <__aeabi_ddiv>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 80010ba:	e9c1 2300 	strd	r2, r3, [r1]

        double diff = mB - mF;
 80010be:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80010c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c6:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 80010ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010ce:	f7ff f89d 	bl	800020c <__aeabi_dsub>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 80010da:	e9c1 2300 	strd	r2, r3, [r1]
        double between = (double)wB * (double)wF * diff * diff;
 80010de:	f8d7 0448 	ldr.w	r0, [r7, #1096]	@ 0x448
 80010e2:	f7ff f9d1 	bl	8000488 <__aeabi_ui2d>
 80010e6:	4604      	mov	r4, r0
 80010e8:	460d      	mov	r5, r1
 80010ea:	f8d7 0428 	ldr.w	r0, [r7, #1064]	@ 0x428
 80010ee:	f7ff f9cb 	bl	8000488 <__aeabi_ui2d>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4620      	mov	r0, r4
 80010f8:	4629      	mov	r1, r5
 80010fa:	f7ff fa3f 	bl	800057c <__aeabi_dmul>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4610      	mov	r0, r2
 8001104:	4619      	mov	r1, r3
 8001106:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800110a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110e:	f7ff fa35 	bl	800057c <__aeabi_dmul>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 800111a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800111e:	f7ff fa2d 	bl	800057c <__aeabi_dmul>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 800112a:	e9c1 2300 	strd	r2, r3, [r1]

        if (between > max_between)
 800112e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8001132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001136:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 800113a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800113e:	f7ff fcad 	bl	8000a9c <__aeabi_dcmpgt>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d00d      	beq.n	8001164 <compute_otsu_threshold+0x260>
        {
            max_between = between;
 8001148:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 800114c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001150:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 8001154:	e9c1 2300 	strd	r2, r3, [r1]
            threshold   = (uint8_t)t;
 8001158:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 800115c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
 8001160:	e000      	b.n	8001164 <compute_otsu_threshold+0x260>
        if (wB == 0) continue;
 8001162:	bf00      	nop
    for (uint32_t t = 0; t < 256; t++)
 8001164:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8001168:	3301      	adds	r3, #1
 800116a:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 800116e:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8001172:	2bff      	cmp	r3, #255	@ 0xff
 8001174:	f67f af44 	bls.w	8001000 <compute_otsu_threshold+0xfc>
 8001178:	e000      	b.n	800117c <compute_otsu_threshold+0x278>
        if (wF == 0) break;
 800117a:	bf00      	nop
        }
    }

    return threshold;
 800117c:	f897 3437 	ldrb.w	r3, [r7, #1079]	@ 0x437
}
 8001180:	4618      	mov	r0, r3
 8001182:	f507 678b 	add.w	r7, r7, #1112	@ 0x458
 8001186:	46bd      	mov	sp, r7
 8001188:	bdb0      	pop	{r4, r5, r7, pc}

0800118a <apply_otsu_threshold>:

// 2) 8-bit görüntüye Otsu uygulayan fonksiyon
void apply_otsu_threshold(const uint8_t* in,
                          uint8_t* out,
                          uint32_t num_pixels)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b086      	sub	sp, #24
 800118e:	af00      	add	r7, sp, #0
 8001190:	60f8      	str	r0, [r7, #12]
 8001192:	60b9      	str	r1, [r7, #8]
 8001194:	607a      	str	r2, [r7, #4]
    uint8_t T = compute_otsu_threshold(in, num_pixels);
 8001196:	6879      	ldr	r1, [r7, #4]
 8001198:	68f8      	ldr	r0, [r7, #12]
 800119a:	f7ff feb3 	bl	8000f04 <compute_otsu_threshold>
 800119e:	4603      	mov	r3, r0
 80011a0:	74fb      	strb	r3, [r7, #19]

    for (uint32_t i = 0; i < num_pixels; i++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	e011      	b.n	80011cc <apply_otsu_threshold+0x42>
        out[i] = (in[i] > T) ? 255 : 0;
 80011a8:	68fa      	ldr	r2, [r7, #12]
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	4413      	add	r3, r2
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	7cfa      	ldrb	r2, [r7, #19]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d201      	bcs.n	80011ba <apply_otsu_threshold+0x30>
 80011b6:	21ff      	movs	r1, #255	@ 0xff
 80011b8:	e000      	b.n	80011bc <apply_otsu_threshold+0x32>
 80011ba:	2100      	movs	r1, #0
 80011bc:	68ba      	ldr	r2, [r7, #8]
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	4413      	add	r3, r2
 80011c2:	460a      	mov	r2, r1
 80011c4:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < num_pixels; i++)
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	3301      	adds	r3, #1
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	697a      	ldr	r2, [r7, #20]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d3e9      	bcc.n	80011a8 <apply_otsu_threshold+0x1e>
}
 80011d4:	bf00      	nop
 80011d6:	bf00      	nop
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <compute_otsu_threshold_gray>:

/**
 * @brief  8-bit grayscale görüntü için Otsu eşik değerini hesaplar.
 */
uint8_t compute_otsu_threshold_gray(const uint8_t* image, uint32_t num_pixels)
{
 80011de:	b5b0      	push	{r4, r5, r7, lr}
 80011e0:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80011ea:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 80011ee:	6018      	str	r0, [r3, #0]
 80011f0:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80011f4:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 80011f8:	6019      	str	r1, [r3, #0]
    uint32_t hist[256] = {0};
 80011fa:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80011fe:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001202:	4618      	mov	r0, r3
 8001204:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001208:	461a      	mov	r2, r3
 800120a:	2100      	movs	r1, #0
 800120c:	f002 fd44 	bl	8003c98 <memset>

    // Histogram
    for (uint32_t i = 0; i < num_pixels; i++)
 8001210:	2300      	movs	r3, #0
 8001212:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 8001216:	e01a      	b.n	800124e <compute_otsu_threshold_gray+0x70>
        hist[ image[i] ]++;
 8001218:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800121c:	f2a3 4354 	subw	r3, r3, #1108	@ 0x454
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 800122e:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 8001232:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001236:	1c51      	adds	r1, r2, #1
 8001238:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 800123c:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 8001240:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0; i < num_pixels; i++)
 8001244:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8001248:	3301      	adds	r3, #1
 800124a:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 800124e:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8001252:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 8001256:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	429a      	cmp	r2, r3
 800125e:	d3db      	bcc.n	8001218 <compute_otsu_threshold_gray+0x3a>

    uint32_t total = num_pixels;
 8001260:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8001264:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c

    uint32_t sum_total = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
    for (uint32_t i = 0; i < 256; i++)
 8001274:	2300      	movs	r3, #0
 8001276:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
 800127a:	e015      	b.n	80012a8 <compute_otsu_threshold_gray+0xca>
        sum_total += i * hist[i];
 800127c:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 8001280:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8001284:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 8001288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128c:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 8001290:	fb02 f303 	mul.w	r3, r2, r3
 8001294:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 8001298:	4413      	add	r3, r2
 800129a:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
    for (uint32_t i = 0; i < 256; i++)
 800129e:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 80012a2:	3301      	adds	r3, #1
 80012a4:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
 80012a8:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 80012ac:	2bff      	cmp	r3, #255	@ 0xff
 80012ae:	d9e5      	bls.n	800127c <compute_otsu_threshold_gray+0x9e>

    uint32_t wB = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
    uint32_t sumB = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444

    double max_between = 0.0;
 80012bc:	f04f 0200 	mov.w	r2, #0
 80012c0:	f04f 0300 	mov.w	r3, #0
 80012c4:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 80012c8:	e9c1 2300 	strd	r2, r3, [r1]
    uint8_t threshold = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437

    for (uint32_t t = 0; t < 256; t++)
 80012d2:	2300      	movs	r3, #0
 80012d4:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 80012d8:	e0b6      	b.n	8001448 <compute_otsu_threshold_gray+0x26a>
    {
        wB += hist[t];
 80012da:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 80012de:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 80012e2:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 80012e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012ea:	f8d7 2448 	ldr.w	r2, [r7, #1096]	@ 0x448
 80012ee:	4413      	add	r3, r2
 80012f0:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
        if (wB == 0) continue;
 80012f4:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 809f 	beq.w	800143c <compute_otsu_threshold_gray+0x25e>

        uint32_t wF = total - wB;
 80012fe:	f8d7 242c 	ldr.w	r2, [r7, #1068]	@ 0x42c
 8001302:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	f8c7 3428 	str.w	r3, [r7, #1064]	@ 0x428
        if (wF == 0) break;
 800130c:	f8d7 3428 	ldr.w	r3, [r7, #1064]	@ 0x428
 8001310:	2b00      	cmp	r3, #0
 8001312:	f000 809f 	beq.w	8001454 <compute_otsu_threshold_gray+0x276>

        sumB += t * hist[t];
 8001316:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800131a:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800131e:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 8001322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001326:	f8d7 2430 	ldr.w	r2, [r7, #1072]	@ 0x430
 800132a:	fb02 f303 	mul.w	r3, r2, r3
 800132e:	f8d7 2444 	ldr.w	r2, [r7, #1092]	@ 0x444
 8001332:	4413      	add	r3, r2
 8001334:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444

        double mB = (double)sumB / wB;
 8001338:	f8d7 0444 	ldr.w	r0, [r7, #1092]	@ 0x444
 800133c:	f7ff f8a4 	bl	8000488 <__aeabi_ui2d>
 8001340:	4604      	mov	r4, r0
 8001342:	460d      	mov	r5, r1
 8001344:	f8d7 0448 	ldr.w	r0, [r7, #1096]	@ 0x448
 8001348:	f7ff f89e 	bl	8000488 <__aeabi_ui2d>
 800134c:	4602      	mov	r2, r0
 800134e:	460b      	mov	r3, r1
 8001350:	4620      	mov	r0, r4
 8001352:	4629      	mov	r1, r5
 8001354:	f7ff fa3c 	bl	80007d0 <__aeabi_ddiv>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 8001360:	e9c1 2300 	strd	r2, r3, [r1]
        double mF = (double)(sum_total - sumB) / wF;
 8001364:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 8001368:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff f88a 	bl	8000488 <__aeabi_ui2d>
 8001374:	4604      	mov	r4, r0
 8001376:	460d      	mov	r5, r1
 8001378:	f8d7 0428 	ldr.w	r0, [r7, #1064]	@ 0x428
 800137c:	f7ff f884 	bl	8000488 <__aeabi_ui2d>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4620      	mov	r0, r4
 8001386:	4629      	mov	r1, r5
 8001388:	f7ff fa22 	bl	80007d0 <__aeabi_ddiv>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 8001394:	e9c1 2300 	strd	r2, r3, [r1]

        double diff = mB - mF;
 8001398:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 800139c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a0:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 80013a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013a8:	f7fe ff30 	bl	800020c <__aeabi_dsub>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 80013b4:	e9c1 2300 	strd	r2, r3, [r1]
        double between = (double)wB * (double)wF * diff * diff;
 80013b8:	f8d7 0448 	ldr.w	r0, [r7, #1096]	@ 0x448
 80013bc:	f7ff f864 	bl	8000488 <__aeabi_ui2d>
 80013c0:	4604      	mov	r4, r0
 80013c2:	460d      	mov	r5, r1
 80013c4:	f8d7 0428 	ldr.w	r0, [r7, #1064]	@ 0x428
 80013c8:	f7ff f85e 	bl	8000488 <__aeabi_ui2d>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	4620      	mov	r0, r4
 80013d2:	4629      	mov	r1, r5
 80013d4:	f7ff f8d2 	bl	800057c <__aeabi_dmul>
 80013d8:	4602      	mov	r2, r0
 80013da:	460b      	mov	r3, r1
 80013dc:	4610      	mov	r0, r2
 80013de:	4619      	mov	r1, r3
 80013e0:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80013e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e8:	f7ff f8c8 	bl	800057c <__aeabi_dmul>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 80013f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013f8:	f7ff f8c0 	bl	800057c <__aeabi_dmul>
 80013fc:	4602      	mov	r2, r0
 80013fe:	460b      	mov	r3, r1
 8001400:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 8001404:	e9c1 2300 	strd	r2, r3, [r1]

        if (between > max_between)
 8001408:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800140c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001410:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 8001414:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001418:	f7ff fb40 	bl	8000a9c <__aeabi_dcmpgt>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d00d      	beq.n	800143e <compute_otsu_threshold_gray+0x260>
        {
            max_between = between;
 8001422:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8001426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142a:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 800142e:	e9c1 2300 	strd	r2, r3, [r1]
            threshold   = (uint8_t)t;
 8001432:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8001436:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
 800143a:	e000      	b.n	800143e <compute_otsu_threshold_gray+0x260>
        if (wB == 0) continue;
 800143c:	bf00      	nop
    for (uint32_t t = 0; t < 256; t++)
 800143e:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8001442:	3301      	adds	r3, #1
 8001444:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 8001448:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 800144c:	2bff      	cmp	r3, #255	@ 0xff
 800144e:	f67f af44 	bls.w	80012da <compute_otsu_threshold_gray+0xfc>
 8001452:	e000      	b.n	8001456 <compute_otsu_threshold_gray+0x278>
        if (wF == 0) break;
 8001454:	bf00      	nop
        }
    }

    return threshold;
 8001456:	f897 3437 	ldrb.w	r3, [r7, #1079]	@ 0x437
}
 800145a:	4618      	mov	r0, r3
 800145c:	f507 678b 	add.w	r7, r7, #1112	@ 0x458
 8001460:	46bd      	mov	sp, r7
 8001462:	bdb0      	pop	{r4, r5, r7, pc}

08001464 <apply_otsu_threshold_gray>:
 * @brief  Grayscale görüntüye Otsu threshold uygular (binary çıkış).
 */
void apply_otsu_threshold_gray(const uint8_t* in,
                               uint8_t* out,
                               uint32_t num_pixels)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
    uint8_t T = compute_otsu_threshold_gray(in, num_pixels);
 8001470:	6879      	ldr	r1, [r7, #4]
 8001472:	68f8      	ldr	r0, [r7, #12]
 8001474:	f7ff feb3 	bl	80011de <compute_otsu_threshold_gray>
 8001478:	4603      	mov	r3, r0
 800147a:	74fb      	strb	r3, [r7, #19]

    for (uint32_t i = 0; i < num_pixels; i++)
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	e011      	b.n	80014a6 <apply_otsu_threshold_gray+0x42>
        out[i] = (in[i] > T) ? 255 : 0;
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	4413      	add	r3, r2
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	7cfa      	ldrb	r2, [r7, #19]
 800148c:	429a      	cmp	r2, r3
 800148e:	d201      	bcs.n	8001494 <apply_otsu_threshold_gray+0x30>
 8001490:	21ff      	movs	r1, #255	@ 0xff
 8001492:	e000      	b.n	8001496 <apply_otsu_threshold_gray+0x32>
 8001494:	2100      	movs	r1, #0
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	4413      	add	r3, r2
 800149c:	460a      	mov	r2, r1
 800149e:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < num_pixels; i++)
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	3301      	adds	r3, #1
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d3e9      	bcc.n	8001482 <apply_otsu_threshold_gray+0x1e>
}
 80014ae:	bf00      	nop
 80014b0:	bf00      	nop
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <apply_dilation_gray_3x3>:
 */
void apply_dilation_gray_3x3(const uint8_t* in,
                             uint8_t* out,
                             uint32_t width,
                             uint32_t height)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b08d      	sub	sp, #52	@ 0x34
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
 80014c4:	603b      	str	r3, [r7, #0]
    for (uint32_t y = 0; y < height; y++)
 80014c6:	2300      	movs	r3, #0
 80014c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014ca:	e05a      	b.n	8001582 <apply_dilation_gray_3x3+0xca>
    {
        for (uint32_t x = 0; x < width; x++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014d0:	e050      	b.n	8001574 <apply_dilation_gray_3x3+0xbc>
        {
            uint8_t maxVal = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            // 3x3 çekirdek taraması
            for (int32_t ky = -3; ky <= 3; ky++)
 80014d8:	f06f 0302 	mvn.w	r3, #2
 80014dc:	623b      	str	r3, [r7, #32]
 80014de:	e038      	b.n	8001552 <apply_dilation_gray_3x3+0x9a>
            {
                int32_t yy = y + ky;
 80014e0:	6a3a      	ldr	r2, [r7, #32]
 80014e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014e4:	4413      	add	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
                if (yy < 0 || yy >= (int32_t)height) continue;
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	db2d      	blt.n	800154a <apply_dilation_gray_3x3+0x92>
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	69ba      	ldr	r2, [r7, #24]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	da29      	bge.n	800154a <apply_dilation_gray_3x3+0x92>

                for (int32_t kx = -3; kx <= 3; kx++)
 80014f6:	f06f 0302 	mvn.w	r3, #2
 80014fa:	61fb      	str	r3, [r7, #28]
 80014fc:	e021      	b.n	8001542 <apply_dilation_gray_3x3+0x8a>
                {
                    int32_t xx = x + kx;
 80014fe:	69fa      	ldr	r2, [r7, #28]
 8001500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001502:	4413      	add	r3, r2
 8001504:	617b      	str	r3, [r7, #20]
                    if (xx < 0 || xx >= (int32_t)width) continue;
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	2b00      	cmp	r3, #0
 800150a:	db16      	blt.n	800153a <apply_dilation_gray_3x3+0x82>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	429a      	cmp	r2, r3
 8001512:	da12      	bge.n	800153a <apply_dilation_gray_3x3+0x82>

                    uint8_t val = in[yy * width + xx];
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	fb03 f202 	mul.w	r2, r3, r2
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	4413      	add	r3, r2
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	4413      	add	r3, r2
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	74fb      	strb	r3, [r7, #19]
                    if (val > maxVal)
 8001528:	7cfa      	ldrb	r2, [r7, #19]
 800152a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800152e:	429a      	cmp	r2, r3
 8001530:	d904      	bls.n	800153c <apply_dilation_gray_3x3+0x84>
                        maxVal = val;
 8001532:	7cfb      	ldrb	r3, [r7, #19]
 8001534:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001538:	e000      	b.n	800153c <apply_dilation_gray_3x3+0x84>
                    if (xx < 0 || xx >= (int32_t)width) continue;
 800153a:	bf00      	nop
                for (int32_t kx = -3; kx <= 3; kx++)
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	3301      	adds	r3, #1
 8001540:	61fb      	str	r3, [r7, #28]
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	2b03      	cmp	r3, #3
 8001546:	ddda      	ble.n	80014fe <apply_dilation_gray_3x3+0x46>
 8001548:	e000      	b.n	800154c <apply_dilation_gray_3x3+0x94>
                if (yy < 0 || yy >= (int32_t)height) continue;
 800154a:	bf00      	nop
            for (int32_t ky = -3; ky <= 3; ky++)
 800154c:	6a3b      	ldr	r3, [r7, #32]
 800154e:	3301      	adds	r3, #1
 8001550:	623b      	str	r3, [r7, #32]
 8001552:	6a3b      	ldr	r3, [r7, #32]
 8001554:	2b03      	cmp	r3, #3
 8001556:	ddc3      	ble.n	80014e0 <apply_dilation_gray_3x3+0x28>
                }
            }

            out[y * width + x] = maxVal;
 8001558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	fb03 f202 	mul.w	r2, r3, r2
 8001560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001562:	4413      	add	r3, r2
 8001564:	68ba      	ldr	r2, [r7, #8]
 8001566:	4413      	add	r3, r2
 8001568:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800156c:	701a      	strb	r2, [r3, #0]
        for (uint32_t x = 0; x < width; x++)
 800156e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001570:	3301      	adds	r3, #1
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001574:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	429a      	cmp	r2, r3
 800157a:	d3aa      	bcc.n	80014d2 <apply_dilation_gray_3x3+0x1a>
    for (uint32_t y = 0; y < height; y++)
 800157c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800157e:	3301      	adds	r3, #1
 8001580:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	429a      	cmp	r2, r3
 8001588:	d3a0      	bcc.n	80014cc <apply_dilation_gray_3x3+0x14>
        }
    }
}
 800158a:	bf00      	nop
 800158c:	bf00      	nop
 800158e:	3734      	adds	r7, #52	@ 0x34
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <apply_erosion_gray_3x3>:
 */
void apply_erosion_gray_3x3(const uint8_t* in,
                            uint8_t* out,
                            uint32_t width,
                            uint32_t height)
{
 8001598:	b480      	push	{r7}
 800159a:	b08d      	sub	sp, #52	@ 0x34
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	603b      	str	r3, [r7, #0]
    for (uint32_t y = 0; y < height; y++)
 80015a6:	2300      	movs	r3, #0
 80015a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015aa:	e05a      	b.n	8001662 <apply_erosion_gray_3x3+0xca>
    {
        for (uint32_t x = 0; x < width; x++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015b0:	e050      	b.n	8001654 <apply_erosion_gray_3x3+0xbc>
        {
            uint8_t minVal = 255;
 80015b2:	23ff      	movs	r3, #255	@ 0xff
 80015b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            // 3x3 komşuluk taraması
            for (int32_t ky = -2; ky <= 2; ky++)
 80015b8:	f06f 0301 	mvn.w	r3, #1
 80015bc:	623b      	str	r3, [r7, #32]
 80015be:	e038      	b.n	8001632 <apply_erosion_gray_3x3+0x9a>
            {
                int32_t yy = y + ky;
 80015c0:	6a3a      	ldr	r2, [r7, #32]
 80015c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015c4:	4413      	add	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
                if (yy < 0 || yy >= (int32_t)height) continue;
 80015c8:	69bb      	ldr	r3, [r7, #24]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	db2d      	blt.n	800162a <apply_erosion_gray_3x3+0x92>
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	da29      	bge.n	800162a <apply_erosion_gray_3x3+0x92>

                for (int32_t kx = -2; kx <= 2; kx++)
 80015d6:	f06f 0301 	mvn.w	r3, #1
 80015da:	61fb      	str	r3, [r7, #28]
 80015dc:	e021      	b.n	8001622 <apply_erosion_gray_3x3+0x8a>
                {
                    int32_t xx = x + kx;
 80015de:	69fa      	ldr	r2, [r7, #28]
 80015e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015e2:	4413      	add	r3, r2
 80015e4:	617b      	str	r3, [r7, #20]
                    if (xx < 0 || xx >= (int32_t)width) continue;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	db16      	blt.n	800161a <apply_erosion_gray_3x3+0x82>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	697a      	ldr	r2, [r7, #20]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	da12      	bge.n	800161a <apply_erosion_gray_3x3+0x82>

                    uint8_t val = in[yy * width + xx];
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	fb03 f202 	mul.w	r2, r3, r2
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	4413      	add	r3, r2
 8001600:	68fa      	ldr	r2, [r7, #12]
 8001602:	4413      	add	r3, r2
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	74fb      	strb	r3, [r7, #19]
                    if (val < minVal)
 8001608:	7cfa      	ldrb	r2, [r7, #19]
 800160a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800160e:	429a      	cmp	r2, r3
 8001610:	d204      	bcs.n	800161c <apply_erosion_gray_3x3+0x84>
                        minVal = val;
 8001612:	7cfb      	ldrb	r3, [r7, #19]
 8001614:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001618:	e000      	b.n	800161c <apply_erosion_gray_3x3+0x84>
                    if (xx < 0 || xx >= (int32_t)width) continue;
 800161a:	bf00      	nop
                for (int32_t kx = -2; kx <= 2; kx++)
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	3301      	adds	r3, #1
 8001620:	61fb      	str	r3, [r7, #28]
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	2b02      	cmp	r3, #2
 8001626:	ddda      	ble.n	80015de <apply_erosion_gray_3x3+0x46>
 8001628:	e000      	b.n	800162c <apply_erosion_gray_3x3+0x94>
                if (yy < 0 || yy >= (int32_t)height) continue;
 800162a:	bf00      	nop
            for (int32_t ky = -2; ky <= 2; ky++)
 800162c:	6a3b      	ldr	r3, [r7, #32]
 800162e:	3301      	adds	r3, #1
 8001630:	623b      	str	r3, [r7, #32]
 8001632:	6a3b      	ldr	r3, [r7, #32]
 8001634:	2b02      	cmp	r3, #2
 8001636:	ddc3      	ble.n	80015c0 <apply_erosion_gray_3x3+0x28>
                }
            }

            out[y * width + x] = minVal;
 8001638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	fb03 f202 	mul.w	r2, r3, r2
 8001640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001642:	4413      	add	r3, r2
 8001644:	68ba      	ldr	r2, [r7, #8]
 8001646:	4413      	add	r3, r2
 8001648:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800164c:	701a      	strb	r2, [r3, #0]
        for (uint32_t x = 0; x < width; x++)
 800164e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001650:	3301      	adds	r3, #1
 8001652:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001654:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	429a      	cmp	r2, r3
 800165a:	d3aa      	bcc.n	80015b2 <apply_erosion_gray_3x3+0x1a>
    for (uint32_t y = 0; y < height; y++)
 800165c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800165e:	3301      	adds	r3, #1
 8001660:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001662:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d3a0      	bcc.n	80015ac <apply_erosion_gray_3x3+0x14>
        }
    }
}
 800166a:	bf00      	nop
 800166c:	bf00      	nop
 800166e:	3734      	adds	r7, #52	@ 0x34
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <apply_opening_gray_3x3>:
 */
void apply_opening_gray_3x3(const uint8_t* in,
                            uint8_t* out,
                            uint32_t width,
                            uint32_t height)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
 8001684:	603b      	str	r3, [r7, #0]
    // 128x128 için temp buffer (width*height kadar olmalı)
    // Eğer ileride çözünürlük değişirse bu kısmı dinamik veya global yaparız.
    static uint8_t temp[128 * 128];

    // Güvenlik: boyut kontrolü (istersen kaldırabilirsin)
    if (width * height > sizeof(temp))
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	fb02 f303 	mul.w	r3, r2, r3
 800168e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001692:	d80c      	bhi.n	80016ae <apply_opening_gray_3x3+0x36>
        return;

    // 1) Erosion
    apply_erosion_gray_3x3(in, temp, width, height);
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	4907      	ldr	r1, [pc, #28]	@ (80016b8 <apply_opening_gray_3x3+0x40>)
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f7ff ff7c 	bl	8001598 <apply_erosion_gray_3x3>

    // 2) Dilation
    apply_dilation_gray_3x3(temp, out, width, height);
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	68b9      	ldr	r1, [r7, #8]
 80016a6:	4804      	ldr	r0, [pc, #16]	@ (80016b8 <apply_opening_gray_3x3+0x40>)
 80016a8:	f7ff ff06 	bl	80014b8 <apply_dilation_gray_3x3>
 80016ac:	e000      	b.n	80016b0 <apply_opening_gray_3x3+0x38>
        return;
 80016ae:	bf00      	nop
}
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	2000002c 	.word	0x2000002c

080016bc <apply_closing_gray_3x3>:
 */
void apply_closing_gray_3x3(const uint8_t* in,
                            uint8_t* out,
                            uint32_t width,
                            uint32_t height)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
 80016c8:	603b      	str	r3, [r7, #0]
    // 128x128 için geçici buffer
    static uint8_t temp[128 * 128];

    // Güvenlik kontrolü (istersen kaldırabilirsin)
    if (width * height > sizeof(temp))
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	fb02 f303 	mul.w	r3, r2, r3
 80016d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80016d6:	d80c      	bhi.n	80016f2 <apply_closing_gray_3x3+0x36>
        return;

    // 1) Dilation
    apply_dilation_gray_3x3(in, temp, width, height);
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	4907      	ldr	r1, [pc, #28]	@ (80016fc <apply_closing_gray_3x3+0x40>)
 80016de:	68f8      	ldr	r0, [r7, #12]
 80016e0:	f7ff feea 	bl	80014b8 <apply_dilation_gray_3x3>

    // 2) Erosion
    apply_erosion_gray_3x3(temp, out, width, height);
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	4804      	ldr	r0, [pc, #16]	@ (80016fc <apply_closing_gray_3x3+0x40>)
 80016ec:	f7ff ff54 	bl	8001598 <apply_erosion_gray_3x3>
 80016f0:	e000      	b.n	80016f4 <apply_closing_gray_3x3+0x38>
        return;
 80016f2:	bf00      	nop
}
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	2000402c 	.word	0x2000402c

08001700 <Apply_Otsu_On_ColorImage_RGB565>:
 */
void Apply_Otsu_On_ColorImage_RGB565(uint16_t* pRGB565,
                                     uint32_t num_pixels,
                                     uint8_t* tempImg1,
                                     uint8_t* tempImg2)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
 800170c:	603b      	str	r3, [r7, #0]
    const char channels[3] = { 'R', 'G', 'B' };
 800170e:	4a18      	ldr	r2, [pc, #96]	@ (8001770 <Apply_Otsu_On_ColorImage_RGB565+0x70>)
 8001710:	f107 0310 	add.w	r3, r7, #16
 8001714:	6812      	ldr	r2, [r2, #0]
 8001716:	4611      	mov	r1, r2
 8001718:	8019      	strh	r1, [r3, #0]
 800171a:	3302      	adds	r3, #2
 800171c:	0c12      	lsrs	r2, r2, #16
 800171e:	701a      	strb	r2, [r3, #0]

    for (int c = 0; c < 3; c++)
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
 8001724:	e01b      	b.n	800175e <Apply_Otsu_On_ColorImage_RGB565+0x5e>
    {
        // 1) İlgili kanalı tempImg1 buffer'ına çıkar
        Extract_Channel_From_RGB565(pRGB565,
                                    tempImg1,
                                    num_pixels,
                                    channels[c]);
 8001726:	f107 0210 	add.w	r2, r7, #16
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	4413      	add	r3, r2
 800172e:	781b      	ldrb	r3, [r3, #0]
        Extract_Channel_From_RGB565(pRGB565,
 8001730:	68ba      	ldr	r2, [r7, #8]
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	68f8      	ldr	r0, [r7, #12]
 8001736:	f000 f897 	bl	8001868 <Extract_Channel_From_RGB565>

        // 2) Otsu ile binary yap (Sonuç tempImg2'ye)
        apply_otsu_threshold(tempImg1,
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	6839      	ldr	r1, [r7, #0]
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff fd23 	bl	800118a <apply_otsu_threshold>

        // 3) Binary kanalı RGB565 görüntüye geri yaz
        Write_Channel_To_RGB565(pRGB565,
                                tempImg2,
                                num_pixels,
                                channels[c]);
 8001744:	f107 0210 	add.w	r2, r7, #16
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	4413      	add	r3, r2
 800174c:	781b      	ldrb	r3, [r3, #0]
        Write_Channel_To_RGB565(pRGB565,
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	6839      	ldr	r1, [r7, #0]
 8001752:	68f8      	ldr	r0, [r7, #12]
 8001754:	f000 f80e 	bl	8001774 <Write_Channel_To_RGB565>
    for (int c = 0; c < 3; c++)
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	3301      	adds	r3, #1
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	2b02      	cmp	r3, #2
 8001762:	dde0      	ble.n	8001726 <Apply_Otsu_On_ColorImage_RGB565+0x26>
    }
}
 8001764:	bf00      	nop
 8001766:	bf00      	nop
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	08003d08 	.word	0x08003d08

08001774 <Write_Channel_To_RGB565>:
 */
void Write_Channel_To_RGB565(uint16_t* dst,
                             const uint8_t* src,
                             uint32_t num_pixels,
                             char channel)
{
 8001774:	b480      	push	{r7}
 8001776:	b08b      	sub	sp, #44	@ 0x2c
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
 8001780:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < num_pixels; i++)
 8001782:	2300      	movs	r3, #0
 8001784:	627b      	str	r3, [r7, #36]	@ 0x24
 8001786:	e064      	b.n	8001852 <Write_Channel_To_RGB565+0xde>
    {
        uint16_t pixel = dst[i];
 8001788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	68fa      	ldr	r2, [r7, #12]
 800178e:	4413      	add	r3, r2
 8001790:	881b      	ldrh	r3, [r3, #0]
 8001792:	83fb      	strh	r3, [r7, #30]

        // Mevcut kanalları 8-bit'e genişlet
        uint8_t R8 = ((pixel >> 11) & 0x1F) << 3;
 8001794:	8bfb      	ldrh	r3, [r7, #30]
 8001796:	0adb      	lsrs	r3, r3, #11
 8001798:	b29b      	uxth	r3, r3
 800179a:	b2db      	uxtb	r3, r3
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	777b      	strb	r3, [r7, #29]
        uint8_t G8 = ((pixel >> 5)  & 0x3F) << 2;
 80017a0:	8bfb      	ldrh	r3, [r7, #30]
 80017a2:	095b      	lsrs	r3, r3, #5
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	773b      	strb	r3, [r7, #28]
        uint8_t B8 = ( pixel        & 0x1F) << 3;
 80017ac:	8bfb      	ldrh	r3, [r7, #30]
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	76fb      	strb	r3, [r7, #27]

        // Hangi kanalı güncelleyeceğiz?
        uint8_t newR = R8;
 80017b4:	7f7b      	ldrb	r3, [r7, #29]
 80017b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        uint8_t newG = G8;
 80017ba:	7f3b      	ldrb	r3, [r7, #28]
 80017bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        uint8_t newB = B8;
 80017c0:	7efb      	ldrb	r3, [r7, #27]
 80017c2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

        switch (channel)
 80017c6:	78fb      	ldrb	r3, [r7, #3]
 80017c8:	2b52      	cmp	r3, #82	@ 0x52
 80017ca:	d006      	beq.n	80017da <Write_Channel_To_RGB565+0x66>
 80017cc:	2b52      	cmp	r3, #82	@ 0x52
 80017ce:	dc19      	bgt.n	8001804 <Write_Channel_To_RGB565+0x90>
 80017d0:	2b42      	cmp	r3, #66	@ 0x42
 80017d2:	d010      	beq.n	80017f6 <Write_Channel_To_RGB565+0x82>
 80017d4:	2b47      	cmp	r3, #71	@ 0x47
 80017d6:	d007      	beq.n	80017e8 <Write_Channel_To_RGB565+0x74>
                break;
            case 'B':
                newB = src[i];
                break;
            default:
                break;
 80017d8:	e014      	b.n	8001804 <Write_Channel_To_RGB565+0x90>
                newR = src[i];
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017de:	4413      	add	r3, r2
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                break;
 80017e6:	e00e      	b.n	8001806 <Write_Channel_To_RGB565+0x92>
                newG = src[i];
 80017e8:	68ba      	ldr	r2, [r7, #8]
 80017ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ec:	4413      	add	r3, r2
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                break;
 80017f4:	e007      	b.n	8001806 <Write_Channel_To_RGB565+0x92>
                newB = src[i];
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fa:	4413      	add	r3, r2
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                break;
 8001802:	e000      	b.n	8001806 <Write_Channel_To_RGB565+0x92>
                break;
 8001804:	bf00      	nop
        }

        // Tekrar 5-6-5 formatına indirgeme
        uint16_t R5 = newR >> 3;
 8001806:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800180a:	08db      	lsrs	r3, r3, #3
 800180c:	b2db      	uxtb	r3, r3
 800180e:	833b      	strh	r3, [r7, #24]
        uint16_t G6 = newG >> 2;
 8001810:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001814:	089b      	lsrs	r3, r3, #2
 8001816:	b2db      	uxtb	r3, r3
 8001818:	82fb      	strh	r3, [r7, #22]
        uint16_t B5 = newB >> 3;
 800181a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800181e:	08db      	lsrs	r3, r3, #3
 8001820:	b2db      	uxtb	r3, r3
 8001822:	82bb      	strh	r3, [r7, #20]

        dst[i] = (R5 << 11) | (G6 << 5) | B5;
 8001824:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001828:	02db      	lsls	r3, r3, #11
 800182a:	b21a      	sxth	r2, r3
 800182c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001830:	015b      	lsls	r3, r3, #5
 8001832:	b21b      	sxth	r3, r3
 8001834:	4313      	orrs	r3, r2
 8001836:	b21a      	sxth	r2, r3
 8001838:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800183c:	4313      	orrs	r3, r2
 800183e:	b219      	sxth	r1, r3
 8001840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	68fa      	ldr	r2, [r7, #12]
 8001846:	4413      	add	r3, r2
 8001848:	b28a      	uxth	r2, r1
 800184a:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < num_pixels; i++)
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	3301      	adds	r3, #1
 8001850:	627b      	str	r3, [r7, #36]	@ 0x24
 8001852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	429a      	cmp	r2, r3
 8001858:	d396      	bcc.n	8001788 <Write_Channel_To_RGB565+0x14>
    }
}
 800185a:	bf00      	nop
 800185c:	bf00      	nop
 800185e:	372c      	adds	r7, #44	@ 0x2c
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <Extract_Channel_From_RGB565>:
 */
void Extract_Channel_From_RGB565(const uint16_t* src,
                                 uint8_t* dst,
                                 uint32_t num_pixels,
                                 char channel)
{
 8001868:	b480      	push	{r7}
 800186a:	b089      	sub	sp, #36	@ 0x24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
 8001874:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < num_pixels; i++)
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
 800187a:	e03a      	b.n	80018f2 <Extract_Channel_From_RGB565+0x8a>
    {
        uint16_t pixel = src[i];
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	68fa      	ldr	r2, [r7, #12]
 8001882:	4413      	add	r3, r2
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	837b      	strh	r3, [r7, #26]

        uint8_t R8 = ((pixel >> 11) & 0x1F) << 3; // R5 -> R8
 8001888:	8b7b      	ldrh	r3, [r7, #26]
 800188a:	0adb      	lsrs	r3, r3, #11
 800188c:	b29b      	uxth	r3, r3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	767b      	strb	r3, [r7, #25]
        uint8_t G8 = ((pixel >> 5)  & 0x3F) << 2; // G6 -> G8
 8001894:	8b7b      	ldrh	r3, [r7, #26]
 8001896:	095b      	lsrs	r3, r3, #5
 8001898:	b29b      	uxth	r3, r3
 800189a:	b2db      	uxtb	r3, r3
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	763b      	strb	r3, [r7, #24]
        uint8_t B8 = ( pixel        & 0x1F) << 3; // B5 -> B8
 80018a0:	8b7b      	ldrh	r3, [r7, #26]
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	75fb      	strb	r3, [r7, #23]

        switch (channel)
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	2b52      	cmp	r3, #82	@ 0x52
 80018ac:	d006      	beq.n	80018bc <Extract_Channel_From_RGB565+0x54>
 80018ae:	2b52      	cmp	r3, #82	@ 0x52
 80018b0:	dc16      	bgt.n	80018e0 <Extract_Channel_From_RGB565+0x78>
 80018b2:	2b42      	cmp	r3, #66	@ 0x42
 80018b4:	d00e      	beq.n	80018d4 <Extract_Channel_From_RGB565+0x6c>
 80018b6:	2b47      	cmp	r3, #71	@ 0x47
 80018b8:	d006      	beq.n	80018c8 <Extract_Channel_From_RGB565+0x60>
 80018ba:	e011      	b.n	80018e0 <Extract_Channel_From_RGB565+0x78>
        {
            case 'R':
                dst[i] = R8;
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	4413      	add	r3, r2
 80018c2:	7e7a      	ldrb	r2, [r7, #25]
 80018c4:	701a      	strb	r2, [r3, #0]
                break;
 80018c6:	e011      	b.n	80018ec <Extract_Channel_From_RGB565+0x84>
            case 'G':
                dst[i] = G8;
 80018c8:	68ba      	ldr	r2, [r7, #8]
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	4413      	add	r3, r2
 80018ce:	7e3a      	ldrb	r2, [r7, #24]
 80018d0:	701a      	strb	r2, [r3, #0]
                break;
 80018d2:	e00b      	b.n	80018ec <Extract_Channel_From_RGB565+0x84>
            case 'B':
                dst[i] = B8;
 80018d4:	68ba      	ldr	r2, [r7, #8]
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	4413      	add	r3, r2
 80018da:	7dfa      	ldrb	r2, [r7, #23]
 80018dc:	701a      	strb	r2, [r3, #0]
                break;
 80018de:	e005      	b.n	80018ec <Extract_Channel_From_RGB565+0x84>
            default:
                dst[i] = 0;
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	4413      	add	r3, r2
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
                break;
 80018ea:	bf00      	nop
    for (uint32_t i = 0; i < num_pixels; i++)
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	3301      	adds	r3, #1
 80018f0:	61fb      	str	r3, [r7, #28]
 80018f2:	69fa      	ldr	r2, [r7, #28]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d3c0      	bcc.n	800187c <Extract_Channel_From_RGB565+0x14>
        }
    }
}
 80018fa:	bf00      	nop
 80018fc:	bf00      	nop
 80018fe:	3724      	adds	r7, #36	@ 0x24
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <Convert_Grayscale8bit_To_RGB565>:
/**
 * @brief  8-bit Gri tonlamadan RGB565'e çevirir. (1 Byte -> 2 Byte)
 * (Seri porttan göndermek için gereklidir.)
 */
void Convert_Grayscale8bit_To_RGB565(const uint8_t* pIn8bit, uint16_t* pOut16bit, uint32_t num_pixels)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	@ 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
    for (uint32_t i = 0; i < num_pixels; i++)
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]
 8001918:	e027      	b.n	800196a <Convert_Grayscale8bit_To_RGB565+0x62>
    {
        uint8_t gray8bit = pIn8bit[i];
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	4413      	add	r3, r2
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	76fb      	strb	r3, [r7, #27]

        // 8-bit Gri değeri R, G, B bileşenleri olarak kabul edilir.
        uint16_t R5 = gray8bit >> 3; // 8 bit -> 5 bit R
 8001924:	7efb      	ldrb	r3, [r7, #27]
 8001926:	08db      	lsrs	r3, r3, #3
 8001928:	b2db      	uxtb	r3, r3
 800192a:	833b      	strh	r3, [r7, #24]
        uint16_t G6 = gray8bit >> 2; // 8 bit -> 6 bit G
 800192c:	7efb      	ldrb	r3, [r7, #27]
 800192e:	089b      	lsrs	r3, r3, #2
 8001930:	b2db      	uxtb	r3, r3
 8001932:	82fb      	strh	r3, [r7, #22]
        uint16_t B5 = gray8bit >> 3; // 8 bit -> 5 bit B
 8001934:	7efb      	ldrb	r3, [r7, #27]
 8001936:	08db      	lsrs	r3, r3, #3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	82bb      	strh	r3, [r7, #20]

        // Yeni RGB565 Gri Pikseli Oluştur
        pOut16bit[i] = (R5 << 11) | (G6 << 5) | B5;
 800193c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001940:	02db      	lsls	r3, r3, #11
 8001942:	b21a      	sxth	r2, r3
 8001944:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001948:	015b      	lsls	r3, r3, #5
 800194a:	b21b      	sxth	r3, r3
 800194c:	4313      	orrs	r3, r2
 800194e:	b21a      	sxth	r2, r3
 8001950:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001954:	4313      	orrs	r3, r2
 8001956:	b219      	sxth	r1, r3
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	68ba      	ldr	r2, [r7, #8]
 800195e:	4413      	add	r3, r2
 8001960:	b28a      	uxth	r2, r1
 8001962:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < num_pixels; i++)
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	3301      	adds	r3, #1
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	69fa      	ldr	r2, [r7, #28]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	429a      	cmp	r2, r3
 8001970:	d3d3      	bcc.n	800191a <Convert_Grayscale8bit_To_RGB565+0x12>
    }
}
 8001972:	bf00      	nop
 8001974:	bf00      	nop
 8001976:	3724      	adds	r7, #36	@ 0x24
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <Convert_RGB565_To_Grayscale8bit>:

/**
 * @brief  RGB565'ten 8-bit Gri tonlamaya çevirir. (2 Byte -> 1 Byte)
 */
void Convert_RGB565_To_Grayscale8bit(const uint16_t* pIn16bit, uint8_t* pOut8bit, uint32_t num_pixels)
{
 8001980:	b480      	push	{r7}
 8001982:	b089      	sub	sp, #36	@ 0x24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
    // Ağırlıklı Ortalama (ITU-R BT.601) kullanılır, 8-bit R/G/B varsayılarak.
    for (uint32_t i = 0; i < num_pixels; i++)
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]
 8001990:	e030      	b.n	80019f4 <Convert_RGB565_To_Grayscale8bit+0x74>
    {
        uint16_t pixel = pIn16bit[i];
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	4413      	add	r3, r2
 800199a:	881b      	ldrh	r3, [r3, #0]
 800199c:	837b      	strh	r3, [r7, #26]

        // 16-bit'ten 8-bit R, G, B bileşenlerini çıkar
        uint8_t R8 = ((pixel >> 11) & 0x1F) << 3; // R5 -> R8
 800199e:	8b7b      	ldrh	r3, [r7, #26]
 80019a0:	0adb      	lsrs	r3, r3, #11
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	00db      	lsls	r3, r3, #3
 80019a8:	767b      	strb	r3, [r7, #25]
        uint8_t G8 = ((pixel >> 5) & 0x3F) << 2;  // G6 -> G8
 80019aa:	8b7b      	ldrh	r3, [r7, #26]
 80019ac:	095b      	lsrs	r3, r3, #5
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	763b      	strb	r3, [r7, #24]
        uint8_t B8 = (pixel & 0x1F) << 3;         // B5 -> B8
 80019b6:	8b7b      	ldrh	r3, [r7, #26]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	75fb      	strb	r3, [r7, #23]

        // Gri Tonlama Hesaplama (77*R + 150*G + 29*B) >> 8
        uint32_t gray8bit = (77 * R8 + 150 * G8 + 29 * B8) >> 8;
 80019be:	7e7b      	ldrb	r3, [r7, #25]
 80019c0:	224d      	movs	r2, #77	@ 0x4d
 80019c2:	fb03 f202 	mul.w	r2, r3, r2
 80019c6:	7e3b      	ldrb	r3, [r7, #24]
 80019c8:	2196      	movs	r1, #150	@ 0x96
 80019ca:	fb01 f303 	mul.w	r3, r1, r3
 80019ce:	18d1      	adds	r1, r2, r3
 80019d0:	7dfa      	ldrb	r2, [r7, #23]
 80019d2:	4613      	mov	r3, r2
 80019d4:	00db      	lsls	r3, r3, #3
 80019d6:	1a9b      	subs	r3, r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	4413      	add	r3, r2
 80019dc:	440b      	add	r3, r1
 80019de:	121b      	asrs	r3, r3, #8
 80019e0:	613b      	str	r3, [r7, #16]

        pOut8bit[i] = (uint8_t)gray8bit;
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	4413      	add	r3, r2
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	b2d2      	uxtb	r2, r2
 80019ec:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < num_pixels; i++)
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3301      	adds	r3, #1
 80019f2:	61fb      	str	r3, [r7, #28]
 80019f4:	69fa      	ldr	r2, [r7, #28]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d3ca      	bcc.n	8001992 <Convert_RGB565_To_Grayscale8bit+0x12>
    }
}
 80019fc:	bf00      	nop
 80019fe:	bf00      	nop
 8001a00:	3724      	adds	r7, #36	@ 0x24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <LIB_IMAGE_InitStruct>:
  * @param width   width of the image
  * @param format  Choose IMAGE_FORMAT_GRAYSCALE, IMAGE_FORMAT_RGB565, or IMAGE_FORMAT_RGB888
  * @retval 0 if successfully initialized
  */
int8_t LIB_IMAGE_InitStruct(IMAGE_HandleTypeDef * img, uint8_t *pImg, uint16_t height, uint16_t width, IMAGE_Format format)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b085      	sub	sp, #20
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	60f8      	str	r0, [r7, #12]
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	4611      	mov	r1, r2
 8001a16:	461a      	mov	r2, r3
 8001a18:	460b      	mov	r3, r1
 8001a1a:	80fb      	strh	r3, [r7, #6]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	80bb      	strh	r3, [r7, #4]
	__LIB_IMAGE_CHECK_PARAM(img);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d102      	bne.n	8001a2c <LIB_IMAGE_InitStruct+0x22>
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	e031      	b.n	8001a90 <LIB_IMAGE_InitStruct+0x86>
	__LIB_IMAGE_CHECK_PARAM(pImg);
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d102      	bne.n	8001a38 <LIB_IMAGE_InitStruct+0x2e>
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295
 8001a36:	e02b      	b.n	8001a90 <LIB_IMAGE_InitStruct+0x86>
	__LIB_IMAGE_CHECK_PARAM(format);
 8001a38:	7e3b      	ldrb	r3, [r7, #24]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d102      	bne.n	8001a44 <LIB_IMAGE_InitStruct+0x3a>
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e025      	b.n	8001a90 <LIB_IMAGE_InitStruct+0x86>
	__LIB_IMAGE_CHECK_PARAM(width);
 8001a44:	88bb      	ldrh	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d102      	bne.n	8001a50 <LIB_IMAGE_InitStruct+0x46>
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4e:	e01f      	b.n	8001a90 <LIB_IMAGE_InitStruct+0x86>
	__LIB_IMAGE_CHECK_PARAM(height);
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d102      	bne.n	8001a5c <LIB_IMAGE_InitStruct+0x52>
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5a:	e019      	b.n	8001a90 <LIB_IMAGE_InitStruct+0x86>
	img->format = format;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	7e3a      	ldrb	r2, [r7, #24]
 8001a60:	721a      	strb	r2, [r3, #8]
	img->height = height;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	88fa      	ldrh	r2, [r7, #6]
 8001a66:	80da      	strh	r2, [r3, #6]
	img->width 	= width;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	88ba      	ldrh	r2, [r7, #4]
 8001a6c:	809a      	strh	r2, [r3, #4]
	img->pData 	= pImg;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	601a      	str	r2, [r3, #0]
	img->size 	= (uint32_t)img->format * (uint32_t)img->height * (uint32_t)img->width;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	7a1b      	ldrb	r3, [r3, #8]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	88db      	ldrh	r3, [r3, #6]
 8001a7e:	fb02 f303 	mul.w	r3, r2, r3
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	8892      	ldrh	r2, [r2, #4]
 8001a86:	fb03 f202 	mul.w	r2, r3, r2
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	60da      	str	r2, [r3, #12]
	return IMAGE_OK;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <LIB_SERIAL_IMG_Transmit>:
  * @brief Transmits an image with its required information
  * @param img Pointer to image structure
  * @retval 0 if successfully transmitted
  */
int8_t LIB_SERIAL_IMG_Transmit(IMAGE_HandleTypeDef * img)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
	uint8_t __header[3] = "STW", __count = 0;
 8001aa4:	4a34      	ldr	r2, [pc, #208]	@ (8001b78 <LIB_SERIAL_IMG_Transmit+0xdc>)
 8001aa6:	f107 030c 	add.w	r3, r7, #12
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	4611      	mov	r1, r2
 8001aae:	8019      	strh	r1, [r3, #0]
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	0c12      	lsrs	r2, r2, #16
 8001ab4:	701a      	strb	r2, [r3, #0]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	77fb      	strb	r3, [r7, #31]
	uint16_t __quotient = 0, __remainder = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	82fb      	strh	r3, [r7, #22]
 8001abe:	2300      	movs	r3, #0
 8001ac0:	82bb      	strh	r3, [r7, #20]
	uint16_t divisor = UINT16_MAX;
 8001ac2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ac6:	827b      	strh	r3, [r7, #18]
	uint8_t * __pData = img->pData;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	61bb      	str	r3, [r7, #24]

	__quotient 	= img->size / divisor;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	68da      	ldr	r2, [r3, #12]
 8001ad2:	8a7b      	ldrh	r3, [r7, #18]
 8001ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad8:	82fb      	strh	r3, [r7, #22]
	__remainder = img->size % divisor;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	8a7a      	ldrh	r2, [r7, #18]
 8001ae0:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ae4:	fb01 f202 	mul.w	r2, r1, r2
 8001ae8:	1a9b      	subs	r3, r3, r2
 8001aea:	82bb      	strh	r3, [r7, #20]

	HAL_UART_Transmit(&__huart, __header, 3, 10);
 8001aec:	f107 010c 	add.w	r1, r7, #12
 8001af0:	230a      	movs	r3, #10
 8001af2:	2203      	movs	r2, #3
 8001af4:	4821      	ldr	r0, [pc, #132]	@ (8001b7c <LIB_SERIAL_IMG_Transmit+0xe0>)
 8001af6:	f001 fc7d 	bl	80033f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->height, 2, 10);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	1d99      	adds	r1, r3, #6
 8001afe:	230a      	movs	r3, #10
 8001b00:	2202      	movs	r2, #2
 8001b02:	481e      	ldr	r0, [pc, #120]	@ (8001b7c <LIB_SERIAL_IMG_Transmit+0xe0>)
 8001b04:	f001 fc76 	bl	80033f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->width,  2, 10);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	1d19      	adds	r1, r3, #4
 8001b0c:	230a      	movs	r3, #10
 8001b0e:	2202      	movs	r2, #2
 8001b10:	481a      	ldr	r0, [pc, #104]	@ (8001b7c <LIB_SERIAL_IMG_Transmit+0xe0>)
 8001b12:	f001 fc6f 	bl	80033f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->format, 1, 10);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f103 0108 	add.w	r1, r3, #8
 8001b1c:	230a      	movs	r3, #10
 8001b1e:	2201      	movs	r2, #1
 8001b20:	4816      	ldr	r0, [pc, #88]	@ (8001b7c <LIB_SERIAL_IMG_Transmit+0xe0>)
 8001b22:	f001 fc67 	bl	80033f4 <HAL_UART_Transmit>
	while(__count < __quotient)
 8001b26:	e00f      	b.n	8001b48 <LIB_SERIAL_IMG_Transmit+0xac>
	{
		HAL_UART_Transmit(&__huart, __pData, UINT16_MAX, 1000);
 8001b28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b30:	69b9      	ldr	r1, [r7, #24]
 8001b32:	4812      	ldr	r0, [pc, #72]	@ (8001b7c <LIB_SERIAL_IMG_Transmit+0xe0>)
 8001b34:	f001 fc5e 	bl	80033f4 <HAL_UART_Transmit>
		__count++;
 8001b38:	7ffb      	ldrb	r3, [r7, #31]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	77fb      	strb	r3, [r7, #31]
		__pData += UINT16_MAX;
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001b44:	33ff      	adds	r3, #255	@ 0xff
 8001b46:	61bb      	str	r3, [r7, #24]
	while(__count < __quotient)
 8001b48:	7ffb      	ldrb	r3, [r7, #31]
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	8afa      	ldrh	r2, [r7, #22]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d8ea      	bhi.n	8001b28 <LIB_SERIAL_IMG_Transmit+0x8c>
	}
	if (__remainder)
 8001b52:	8abb      	ldrh	r3, [r7, #20]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d006      	beq.n	8001b66 <LIB_SERIAL_IMG_Transmit+0xca>
	{
		HAL_UART_Transmit(&__huart, __pData, __remainder, 1000);
 8001b58:	8aba      	ldrh	r2, [r7, #20]
 8001b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5e:	69b9      	ldr	r1, [r7, #24]
 8001b60:	4806      	ldr	r0, [pc, #24]	@ (8001b7c <LIB_SERIAL_IMG_Transmit+0xe0>)
 8001b62:	f001 fc47 	bl	80033f4 <HAL_UART_Transmit>
	}
	HAL_Delay(1);
 8001b66:	2001      	movs	r0, #1
 8001b68:	f000 fb54 	bl	8002214 <HAL_Delay>
	return SERIAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3720      	adds	r7, #32
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	08003d0c 	.word	0x08003d0c
 8001b7c:	2000802c 	.word	0x2000802c

08001b80 <LIB_SERIAL_IMG_Receive>:
  * @brief Receives an image with its required information
  * @param img Pointer to image structure
  * @retval 0 if successfully transmitted
  */
int8_t LIB_SERIAL_IMG_Receive(IMAGE_HandleTypeDef * img)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	uint8_t __header[3] = "STR", __count = 0;
 8001b88:	4a38      	ldr	r2, [pc, #224]	@ (8001c6c <LIB_SERIAL_IMG_Receive+0xec>)
 8001b8a:	f107 030c 	add.w	r3, r7, #12
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	4611      	mov	r1, r2
 8001b92:	8019      	strh	r1, [r3, #0]
 8001b94:	3302      	adds	r3, #2
 8001b96:	0c12      	lsrs	r2, r2, #16
 8001b98:	701a      	strb	r2, [r3, #0]
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	77fb      	strb	r3, [r7, #31]
	uint16_t __quotient = 0, __remainder = 0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	82fb      	strh	r3, [r7, #22]
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	82bb      	strh	r3, [r7, #20]
	uint16_t divisor = UINT16_MAX;
 8001ba6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001baa:	827b      	strh	r3, [r7, #18]
	uint8_t * __pData = img->pData;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	61bb      	str	r3, [r7, #24]

	__quotient 	= img->size / divisor;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	68da      	ldr	r2, [r3, #12]
 8001bb6:	8a7b      	ldrh	r3, [r7, #18]
 8001bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbc:	82fb      	strh	r3, [r7, #22]
	__remainder = img->size % divisor;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	8a7a      	ldrh	r2, [r7, #18]
 8001bc4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001bc8:	fb01 f202 	mul.w	r2, r1, r2
 8001bcc:	1a9b      	subs	r3, r3, r2
 8001bce:	82bb      	strh	r3, [r7, #20]

	HAL_UART_Transmit(&__huart, __header, 3, 10);
 8001bd0:	f107 010c 	add.w	r1, r7, #12
 8001bd4:	230a      	movs	r3, #10
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	4825      	ldr	r0, [pc, #148]	@ (8001c70 <LIB_SERIAL_IMG_Receive+0xf0>)
 8001bda:	f001 fc0b 	bl	80033f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->height, 2, 10);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	1d99      	adds	r1, r3, #6
 8001be2:	230a      	movs	r3, #10
 8001be4:	2202      	movs	r2, #2
 8001be6:	4822      	ldr	r0, [pc, #136]	@ (8001c70 <LIB_SERIAL_IMG_Receive+0xf0>)
 8001be8:	f001 fc04 	bl	80033f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->width,  2, 10);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	1d19      	adds	r1, r3, #4
 8001bf0:	230a      	movs	r3, #10
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	481e      	ldr	r0, [pc, #120]	@ (8001c70 <LIB_SERIAL_IMG_Receive+0xf0>)
 8001bf6:	f001 fbfd 	bl	80033f4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&img->format, 1, 10);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f103 0108 	add.w	r1, r3, #8
 8001c00:	230a      	movs	r3, #10
 8001c02:	2201      	movs	r2, #1
 8001c04:	481a      	ldr	r0, [pc, #104]	@ (8001c70 <LIB_SERIAL_IMG_Receive+0xf0>)
 8001c06:	f001 fbf5 	bl	80033f4 <HAL_UART_Transmit>
	while(__count < __quotient)
 8001c0a:	e015      	b.n	8001c38 <LIB_SERIAL_IMG_Receive+0xb8>
	{
		if(HAL_UART_Receive(&__huart, __pData, UINT16_MAX, 10000) != HAL_OK)
 8001c0c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001c10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c14:	69b9      	ldr	r1, [r7, #24]
 8001c16:	4816      	ldr	r0, [pc, #88]	@ (8001c70 <LIB_SERIAL_IMG_Receive+0xf0>)
 8001c18:	f001 fc77 	bl	800350a <HAL_UART_Receive>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d002      	beq.n	8001c28 <LIB_SERIAL_IMG_Receive+0xa8>
		{
			return SERIAL_ERROR;
 8001c22:	f04f 33ff 	mov.w	r3, #4294967295
 8001c26:	e01d      	b.n	8001c64 <LIB_SERIAL_IMG_Receive+0xe4>
		}
		__count++;
 8001c28:	7ffb      	ldrb	r3, [r7, #31]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	77fb      	strb	r3, [r7, #31]
		__pData += UINT16_MAX;
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001c34:	33ff      	adds	r3, #255	@ 0xff
 8001c36:	61bb      	str	r3, [r7, #24]
	while(__count < __quotient)
 8001c38:	7ffb      	ldrb	r3, [r7, #31]
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	8afa      	ldrh	r2, [r7, #22]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d8e4      	bhi.n	8001c0c <LIB_SERIAL_IMG_Receive+0x8c>
	}
	if (__remainder)
 8001c42:	8abb      	ldrh	r3, [r7, #20]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d00c      	beq.n	8001c62 <LIB_SERIAL_IMG_Receive+0xe2>
	{
		if(HAL_UART_Receive(&__huart, __pData, __remainder, 10000) != HAL_OK)
 8001c48:	8aba      	ldrh	r2, [r7, #20]
 8001c4a:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001c4e:	69b9      	ldr	r1, [r7, #24]
 8001c50:	4807      	ldr	r0, [pc, #28]	@ (8001c70 <LIB_SERIAL_IMG_Receive+0xf0>)
 8001c52:	f001 fc5a 	bl	800350a <HAL_UART_Receive>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d002      	beq.n	8001c62 <LIB_SERIAL_IMG_Receive+0xe2>
		{
			return SERIAL_ERROR;
 8001c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c60:	e000      	b.n	8001c64 <LIB_SERIAL_IMG_Receive+0xe4>
		}
	}
	return SERIAL_OK;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3720      	adds	r7, #32
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	08003d10 	.word	0x08003d10
 8001c70:	2000802c 	.word	0x2000802c

08001c74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c7a:	f000 fa59 	bl	8002130 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c7e:	f000 f86f 	bl	8001d60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c82:	f000 f905 	bl	8001e90 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c86:	f000 f8d9 	bl	8001e3c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    // Görüntü Yapısını Başlat (Alış/Gönderim Buffer'ı)
    LIB_IMAGE_InitStruct(&img, (uint8_t*)pImage_RGB565, IMG_WIDTH, IMG_HEIGHT, IMAGE_FORMAT_RGB565);
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2380      	movs	r3, #128	@ 0x80
 8001c90:	2280      	movs	r2, #128	@ 0x80
 8001c92:	492e      	ldr	r1, [pc, #184]	@ (8001d4c <main+0xd8>)
 8001c94:	482e      	ldr	r0, [pc, #184]	@ (8001d50 <main+0xdc>)
 8001c96:	f7ff feb8 	bl	8001a0a <LIB_IMAGE_InitStruct>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
      {
          // Seçilen moda göre ilgili ödev fonksiyonunu çağır.
          switch (currentMode)
 8001c9a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d54 <main+0xe0>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	2b05      	cmp	r3, #5
 8001ca4:	d84c      	bhi.n	8001d40 <main+0xcc>
 8001ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8001cac <main+0x38>)
 8001ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cac:	08001cc5 	.word	0x08001cc5
 8001cb0:	08001cd5 	.word	0x08001cd5
 8001cb4:	08001ce9 	.word	0x08001ce9
 8001cb8:	08001cff 	.word	0x08001cff
 8001cbc:	08001d15 	.word	0x08001d15
 8001cc0:	08001d2b 	.word	0x08001d2b
          {
              case MODE_Q1_OTSU_GRAY:
                  // Soru 1: Gri Otsu
                  App_Run_Q1_OtsuGray(&img, original_gray_image, processed_image, NUM_PIXELS);
 8001cc4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cc8:	4a23      	ldr	r2, [pc, #140]	@ (8001d58 <main+0xe4>)
 8001cca:	4924      	ldr	r1, [pc, #144]	@ (8001d5c <main+0xe8>)
 8001ccc:	4820      	ldr	r0, [pc, #128]	@ (8001d50 <main+0xdc>)
 8001cce:	f7ff f885 	bl	8000ddc <App_Run_Q1_OtsuGray>
                  break;
 8001cd2:	e039      	b.n	8001d48 <main+0xd4>

              case MODE_Q2_OTSU_COLOR:
                  // Soru 2: Renkli Otsu
                  App_Run_Q2_OtsuColor(&img, (uint16_t*)pImage_RGB565, original_gray_image, processed_image, NUM_PIXELS);
 8001cd4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	4b1f      	ldr	r3, [pc, #124]	@ (8001d58 <main+0xe4>)
 8001cdc:	4a1f      	ldr	r2, [pc, #124]	@ (8001d5c <main+0xe8>)
 8001cde:	491b      	ldr	r1, [pc, #108]	@ (8001d4c <main+0xd8>)
 8001ce0:	481b      	ldr	r0, [pc, #108]	@ (8001d50 <main+0xdc>)
 8001ce2:	f7ff f8a2 	bl	8000e2a <App_Run_Q2_OtsuColor>
                  break;
 8001ce6:	e02f      	b.n	8001d48 <main+0xd4>

              case MODE_Q3_DILATION:
                  // Soru 3: Dilation
                  App_Run_Q3_Morph(&img, original_gray_image, processed_image, IMG_WIDTH, IMG_HEIGHT, 0);
 8001ce8:	2300      	movs	r3, #0
 8001cea:	9301      	str	r3, [sp, #4]
 8001cec:	2380      	movs	r3, #128	@ 0x80
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	2380      	movs	r3, #128	@ 0x80
 8001cf2:	4a19      	ldr	r2, [pc, #100]	@ (8001d58 <main+0xe4>)
 8001cf4:	4919      	ldr	r1, [pc, #100]	@ (8001d5c <main+0xe8>)
 8001cf6:	4816      	ldr	r0, [pc, #88]	@ (8001d50 <main+0xdc>)
 8001cf8:	f7ff f8b2 	bl	8000e60 <App_Run_Q3_Morph>
                  break;
 8001cfc:	e024      	b.n	8001d48 <main+0xd4>

              case MODE_Q3_EROSION:
                  // Soru 3: Erosion
                  App_Run_Q3_Morph(&img, original_gray_image, processed_image, IMG_WIDTH, IMG_HEIGHT, 1);
 8001cfe:	2301      	movs	r3, #1
 8001d00:	9301      	str	r3, [sp, #4]
 8001d02:	2380      	movs	r3, #128	@ 0x80
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2380      	movs	r3, #128	@ 0x80
 8001d08:	4a13      	ldr	r2, [pc, #76]	@ (8001d58 <main+0xe4>)
 8001d0a:	4914      	ldr	r1, [pc, #80]	@ (8001d5c <main+0xe8>)
 8001d0c:	4810      	ldr	r0, [pc, #64]	@ (8001d50 <main+0xdc>)
 8001d0e:	f7ff f8a7 	bl	8000e60 <App_Run_Q3_Morph>
                  break;
 8001d12:	e019      	b.n	8001d48 <main+0xd4>

              case MODE_Q3_OPENING:
                  // Soru 3: Opening
                  App_Run_Q3_Morph(&img, original_gray_image, processed_image, IMG_WIDTH, IMG_HEIGHT, 2);
 8001d14:	2302      	movs	r3, #2
 8001d16:	9301      	str	r3, [sp, #4]
 8001d18:	2380      	movs	r3, #128	@ 0x80
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	2380      	movs	r3, #128	@ 0x80
 8001d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d58 <main+0xe4>)
 8001d20:	490e      	ldr	r1, [pc, #56]	@ (8001d5c <main+0xe8>)
 8001d22:	480b      	ldr	r0, [pc, #44]	@ (8001d50 <main+0xdc>)
 8001d24:	f7ff f89c 	bl	8000e60 <App_Run_Q3_Morph>
                  break;
 8001d28:	e00e      	b.n	8001d48 <main+0xd4>

              case MODE_Q3_CLOSING:
                  // Soru 3: Closing
                  App_Run_Q3_Morph(&img, original_gray_image, processed_image, IMG_WIDTH, IMG_HEIGHT, 3);
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	9301      	str	r3, [sp, #4]
 8001d2e:	2380      	movs	r3, #128	@ 0x80
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	2380      	movs	r3, #128	@ 0x80
 8001d34:	4a08      	ldr	r2, [pc, #32]	@ (8001d58 <main+0xe4>)
 8001d36:	4909      	ldr	r1, [pc, #36]	@ (8001d5c <main+0xe8>)
 8001d38:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <main+0xdc>)
 8001d3a:	f7ff f891 	bl	8000e60 <App_Run_Q3_Morph>
                  break;
 8001d3e:	e003      	b.n	8001d48 <main+0xd4>

              default:
                  // Idle modu: Bekle (veya LED yak söndür)
                  HAL_Delay(100);
 8001d40:	2064      	movs	r0, #100	@ 0x64
 8001d42:	f000 fa67 	bl	8002214 <HAL_Delay>
                  break;
 8001d46:	bf00      	nop
          switch (currentMode)
 8001d48:	e7a7      	b.n	8001c9a <main+0x26>
 8001d4a:	bf00      	nop
 8001d4c:	20008074 	.word	0x20008074
 8001d50:	20018074 	.word	0x20018074
 8001d54:	20000000 	.word	0x20000000
 8001d58:	20010074 	.word	0x20010074
 8001d5c:	20014074 	.word	0x20014074

08001d60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b094      	sub	sp, #80	@ 0x50
 8001d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d66:	f107 031c 	add.w	r3, r7, #28
 8001d6a:	2234      	movs	r2, #52	@ 0x34
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f001 ff92 	bl	8003c98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d74:	f107 0308 	add.w	r3, r7, #8
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	4b2a      	ldr	r3, [pc, #168]	@ (8001e34 <SystemClock_Config+0xd4>)
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8c:	4a29      	ldr	r2, [pc, #164]	@ (8001e34 <SystemClock_Config+0xd4>)
 8001d8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d92:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d94:	4b27      	ldr	r3, [pc, #156]	@ (8001e34 <SystemClock_Config+0xd4>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001da0:	2300      	movs	r3, #0
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	4b24      	ldr	r3, [pc, #144]	@ (8001e38 <SystemClock_Config+0xd8>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001dac:	4a22      	ldr	r2, [pc, #136]	@ (8001e38 <SystemClock_Config+0xd8>)
 8001dae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001db2:	6013      	str	r3, [r2, #0]
 8001db4:	4b20      	ldr	r3, [pc, #128]	@ (8001e38 <SystemClock_Config+0xd8>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001dbc:	603b      	str	r3, [r7, #0]
 8001dbe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001dc8:	2310      	movs	r3, #16
 8001dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001dd4:	2310      	movs	r3, #16
 8001dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001dd8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001ddc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001dde:	2304      	movs	r3, #4
 8001de0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001de2:	2302      	movs	r3, #2
 8001de4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001de6:	2302      	movs	r3, #2
 8001de8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dea:	f107 031c 	add.w	r3, r7, #28
 8001dee:	4618      	mov	r0, r3
 8001df0:	f001 f812 	bl	8002e18 <HAL_RCC_OscConfig>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001dfa:	f000 f8b7 	bl	8001f6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dfe:	230f      	movs	r3, #15
 8001e00:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e02:	2302      	movs	r3, #2
 8001e04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e06:	2300      	movs	r3, #0
 8001e08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e14:	f107 0308 	add.w	r3, r7, #8
 8001e18:	2102      	movs	r1, #2
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 fcb2 	bl	8002784 <HAL_RCC_ClockConfig>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001e26:	f000 f8a1 	bl	8001f6c <Error_Handler>
  }
}
 8001e2a:	bf00      	nop
 8001e2c:	3750      	adds	r7, #80	@ 0x50
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40007000 	.word	0x40007000

08001e3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e40:	4b10      	ldr	r3, [pc, #64]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e42:	4a11      	ldr	r2, [pc, #68]	@ (8001e88 <MX_USART2_UART_Init+0x4c>)
 8001e44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2000000;
 8001e46:	4b0f      	ldr	r3, [pc, #60]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e48:	4a10      	ldr	r2, [pc, #64]	@ (8001e8c <MX_USART2_UART_Init+0x50>)
 8001e4a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e52:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e58:	4b0a      	ldr	r3, [pc, #40]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e5e:	4b09      	ldr	r3, [pc, #36]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e60:	220c      	movs	r2, #12
 8001e62:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e64:	4b07      	ldr	r3, [pc, #28]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e6a:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e70:	4804      	ldr	r0, [pc, #16]	@ (8001e84 <MX_USART2_UART_Init+0x48>)
 8001e72:	f001 fa6f 	bl	8003354 <HAL_UART_Init>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8001e7c:	f000 f876 	bl	8001f6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e80:	bf00      	nop
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	2000802c 	.word	0x2000802c
 8001e88:	40004400 	.word	0x40004400
 8001e8c:	001e8480 	.word	0x001e8480

08001e90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	@ 0x28
 8001e94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e96:	f107 0314 	add.w	r3, r7, #20
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
 8001ea2:	60da      	str	r2, [r3, #12]
 8001ea4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	4a2c      	ldr	r2, [pc, #176]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001eb0:	f043 0304 	orr.w	r3, r3, #4
 8001eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	f003 0304 	and.w	r3, r3, #4
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60fb      	str	r3, [r7, #12]
 8001ec6:	4b26      	ldr	r3, [pc, #152]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	4a25      	ldr	r2, [pc, #148]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ed0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed2:	4b23      	ldr	r3, [pc, #140]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	4b1f      	ldr	r3, [pc, #124]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eee:	4b1c      	ldr	r3, [pc, #112]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	607b      	str	r3, [r7, #4]
 8001efe:	4b18      	ldr	r3, [pc, #96]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	4a17      	ldr	r2, [pc, #92]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001f04:	f043 0302 	orr.w	r3, r3, #2
 8001f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0a:	4b15      	ldr	r3, [pc, #84]	@ (8001f60 <MX_GPIO_Init+0xd0>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2120      	movs	r1, #32
 8001f1a:	4812      	ldr	r0, [pc, #72]	@ (8001f64 <MX_GPIO_Init+0xd4>)
 8001f1c:	f000 fc18 	bl	8002750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f26:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	4619      	mov	r1, r3
 8001f36:	480c      	ldr	r0, [pc, #48]	@ (8001f68 <MX_GPIO_Init+0xd8>)
 8001f38:	f000 fa76 	bl	8002428 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f3c:	2320      	movs	r3, #32
 8001f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f40:	2301      	movs	r3, #1
 8001f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f4c:	f107 0314 	add.w	r3, r7, #20
 8001f50:	4619      	mov	r1, r3
 8001f52:	4804      	ldr	r0, [pc, #16]	@ (8001f64 <MX_GPIO_Init+0xd4>)
 8001f54:	f000 fa68 	bl	8002428 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f58:	bf00      	nop
 8001f5a:	3728      	adds	r7, #40	@ 0x28
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40023800 	.word	0x40023800
 8001f64:	40020000 	.word	0x40020000
 8001f68:	40020800 	.word	0x40020800

08001f6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f70:	b672      	cpsid	i
}
 8001f72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <Error_Handler+0x8>

08001f78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	607b      	str	r3, [r7, #4]
 8001f82:	4b10      	ldr	r3, [pc, #64]	@ (8001fc4 <HAL_MspInit+0x4c>)
 8001f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f86:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc4 <HAL_MspInit+0x4c>)
 8001f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc4 <HAL_MspInit+0x4c>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f96:	607b      	str	r3, [r7, #4]
 8001f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	603b      	str	r3, [r7, #0]
 8001f9e:	4b09      	ldr	r3, [pc, #36]	@ (8001fc4 <HAL_MspInit+0x4c>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	4a08      	ldr	r2, [pc, #32]	@ (8001fc4 <HAL_MspInit+0x4c>)
 8001fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001faa:	4b06      	ldr	r3, [pc, #24]	@ (8001fc4 <HAL_MspInit+0x4c>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb2:	603b      	str	r3, [r7, #0]
 8001fb4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001fb6:	2007      	movs	r0, #7
 8001fb8:	f000 fa02 	bl	80023c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fbc:	bf00      	nop
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40023800 	.word	0x40023800

08001fc8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	@ 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	605a      	str	r2, [r3, #4]
 8001fda:	609a      	str	r2, [r3, #8]
 8001fdc:	60da      	str	r2, [r3, #12]
 8001fde:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a19      	ldr	r2, [pc, #100]	@ (800204c <HAL_UART_MspInit+0x84>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d12b      	bne.n	8002042 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	4b18      	ldr	r3, [pc, #96]	@ (8002050 <HAL_UART_MspInit+0x88>)
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff2:	4a17      	ldr	r2, [pc, #92]	@ (8002050 <HAL_UART_MspInit+0x88>)
 8001ff4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ff8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ffa:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <HAL_UART_MspInit+0x88>)
 8001ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	60fb      	str	r3, [r7, #12]
 800200a:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <HAL_UART_MspInit+0x88>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	4a10      	ldr	r2, [pc, #64]	@ (8002050 <HAL_UART_MspInit+0x88>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6313      	str	r3, [r2, #48]	@ 0x30
 8002016:	4b0e      	ldr	r3, [pc, #56]	@ (8002050 <HAL_UART_MspInit+0x88>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002022:	230c      	movs	r3, #12
 8002024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202e:	2303      	movs	r3, #3
 8002030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002032:	2307      	movs	r3, #7
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	f107 0314 	add.w	r3, r7, #20
 800203a:	4619      	mov	r1, r3
 800203c:	4805      	ldr	r0, [pc, #20]	@ (8002054 <HAL_UART_MspInit+0x8c>)
 800203e:	f000 f9f3 	bl	8002428 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002042:	bf00      	nop
 8002044:	3728      	adds	r7, #40	@ 0x28
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40004400 	.word	0x40004400
 8002050:	40023800 	.word	0x40023800
 8002054:	40020000 	.word	0x40020000

08002058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800205c:	bf00      	nop
 800205e:	e7fd      	b.n	800205c <NMI_Handler+0x4>

08002060 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002064:	bf00      	nop
 8002066:	e7fd      	b.n	8002064 <HardFault_Handler+0x4>

08002068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800206c:	bf00      	nop
 800206e:	e7fd      	b.n	800206c <MemManage_Handler+0x4>

08002070 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002074:	bf00      	nop
 8002076:	e7fd      	b.n	8002074 <BusFault_Handler+0x4>

08002078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800207c:	bf00      	nop
 800207e:	e7fd      	b.n	800207c <UsageFault_Handler+0x4>

08002080 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800208e:	b480      	push	{r7}
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ae:	f000 f891 	bl	80021d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020bc:	4b06      	ldr	r3, [pc, #24]	@ (80020d8 <SystemInit+0x20>)
 80020be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c2:	4a05      	ldr	r2, [pc, #20]	@ (80020d8 <SystemInit+0x20>)
 80020c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020cc:	bf00      	nop
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80020dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002114 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020e0:	f7ff ffea 	bl	80020b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020e4:	480c      	ldr	r0, [pc, #48]	@ (8002118 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020e6:	490d      	ldr	r1, [pc, #52]	@ (800211c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002120 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020ec:	e002      	b.n	80020f4 <LoopCopyDataInit>

080020ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020f2:	3304      	adds	r3, #4

080020f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020f8:	d3f9      	bcc.n	80020ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002124 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002128 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002100:	e001      	b.n	8002106 <LoopFillZerobss>

08002102 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002102:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002104:	3204      	adds	r2, #4

08002106 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002106:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002108:	d3fb      	bcc.n	8002102 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800210a:	f001 fdcd 	bl	8003ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800210e:	f7ff fdb1 	bl	8001c74 <main>
  bx  lr    
 8002112:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002114:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002118:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800211c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002120:	08003d3c 	.word	0x08003d3c
  ldr r2, =_sbss
 8002124:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002128:	20018088 	.word	0x20018088

0800212c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800212c:	e7fe      	b.n	800212c <ADC_IRQHandler>
	...

08002130 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002134:	4b0e      	ldr	r3, [pc, #56]	@ (8002170 <HAL_Init+0x40>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a0d      	ldr	r2, [pc, #52]	@ (8002170 <HAL_Init+0x40>)
 800213a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800213e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002140:	4b0b      	ldr	r3, [pc, #44]	@ (8002170 <HAL_Init+0x40>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0a      	ldr	r2, [pc, #40]	@ (8002170 <HAL_Init+0x40>)
 8002146:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800214a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800214c:	4b08      	ldr	r3, [pc, #32]	@ (8002170 <HAL_Init+0x40>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a07      	ldr	r2, [pc, #28]	@ (8002170 <HAL_Init+0x40>)
 8002152:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002156:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002158:	2003      	movs	r0, #3
 800215a:	f000 f931 	bl	80023c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800215e:	2000      	movs	r0, #0
 8002160:	f000 f808 	bl	8002174 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002164:	f7ff ff08 	bl	8001f78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40023c00 	.word	0x40023c00

08002174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800217c:	4b12      	ldr	r3, [pc, #72]	@ (80021c8 <HAL_InitTick+0x54>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4b12      	ldr	r3, [pc, #72]	@ (80021cc <HAL_InitTick+0x58>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	4619      	mov	r1, r3
 8002186:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800218a:	fbb3 f3f1 	udiv	r3, r3, r1
 800218e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002192:	4618      	mov	r0, r3
 8002194:	f000 f93b 	bl	800240e <HAL_SYSTICK_Config>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e00e      	b.n	80021c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b0f      	cmp	r3, #15
 80021a6:	d80a      	bhi.n	80021be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021a8:	2200      	movs	r2, #0
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	f04f 30ff 	mov.w	r0, #4294967295
 80021b0:	f000 f911 	bl	80023d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021b4:	4a06      	ldr	r2, [pc, #24]	@ (80021d0 <HAL_InitTick+0x5c>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
 80021bc:	e000      	b.n	80021c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20000004 	.word	0x20000004
 80021cc:	2000000c 	.word	0x2000000c
 80021d0:	20000008 	.word	0x20000008

080021d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021d8:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <HAL_IncTick+0x20>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	461a      	mov	r2, r3
 80021de:	4b06      	ldr	r3, [pc, #24]	@ (80021f8 <HAL_IncTick+0x24>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4413      	add	r3, r2
 80021e4:	4a04      	ldr	r2, [pc, #16]	@ (80021f8 <HAL_IncTick+0x24>)
 80021e6:	6013      	str	r3, [r2, #0]
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	2000000c 	.word	0x2000000c
 80021f8:	20018084 	.word	0x20018084

080021fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002200:	4b03      	ldr	r3, [pc, #12]	@ (8002210 <HAL_GetTick+0x14>)
 8002202:	681b      	ldr	r3, [r3, #0]
}
 8002204:	4618      	mov	r0, r3
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	20018084 	.word	0x20018084

08002214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800221c:	f7ff ffee 	bl	80021fc <HAL_GetTick>
 8002220:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800222c:	d005      	beq.n	800223a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800222e:	4b0a      	ldr	r3, [pc, #40]	@ (8002258 <HAL_Delay+0x44>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	461a      	mov	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4413      	add	r3, r2
 8002238:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800223a:	bf00      	nop
 800223c:	f7ff ffde 	bl	80021fc <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	429a      	cmp	r2, r3
 800224a:	d8f7      	bhi.n	800223c <HAL_Delay+0x28>
  {
  }
}
 800224c:	bf00      	nop
 800224e:	bf00      	nop
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	2000000c 	.word	0x2000000c

0800225c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800226c:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002278:	4013      	ands	r3, r2
 800227a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002284:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002288:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800228c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800228e:	4a04      	ldr	r2, [pc, #16]	@ (80022a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	60d3      	str	r3, [r2, #12]
}
 8002294:	bf00      	nop
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a8:	4b04      	ldr	r3, [pc, #16]	@ (80022bc <__NVIC_GetPriorityGrouping+0x18>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	0a1b      	lsrs	r3, r3, #8
 80022ae:	f003 0307 	and.w	r3, r3, #7
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	6039      	str	r1, [r7, #0]
 80022ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	db0a      	blt.n	80022ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	b2da      	uxtb	r2, r3
 80022d8:	490c      	ldr	r1, [pc, #48]	@ (800230c <__NVIC_SetPriority+0x4c>)
 80022da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022de:	0112      	lsls	r2, r2, #4
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	440b      	add	r3, r1
 80022e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022e8:	e00a      	b.n	8002300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	4908      	ldr	r1, [pc, #32]	@ (8002310 <__NVIC_SetPriority+0x50>)
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	f003 030f 	and.w	r3, r3, #15
 80022f6:	3b04      	subs	r3, #4
 80022f8:	0112      	lsls	r2, r2, #4
 80022fa:	b2d2      	uxtb	r2, r2
 80022fc:	440b      	add	r3, r1
 80022fe:	761a      	strb	r2, [r3, #24]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	e000e100 	.word	0xe000e100
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002314:	b480      	push	{r7}
 8002316:	b089      	sub	sp, #36	@ 0x24
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f003 0307 	and.w	r3, r3, #7
 8002326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	f1c3 0307 	rsb	r3, r3, #7
 800232e:	2b04      	cmp	r3, #4
 8002330:	bf28      	it	cs
 8002332:	2304      	movcs	r3, #4
 8002334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	3304      	adds	r3, #4
 800233a:	2b06      	cmp	r3, #6
 800233c:	d902      	bls.n	8002344 <NVIC_EncodePriority+0x30>
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3b03      	subs	r3, #3
 8002342:	e000      	b.n	8002346 <NVIC_EncodePriority+0x32>
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002348:	f04f 32ff 	mov.w	r2, #4294967295
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43da      	mvns	r2, r3
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	401a      	ands	r2, r3
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800235c:	f04f 31ff 	mov.w	r1, #4294967295
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	43d9      	mvns	r1, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800236c:	4313      	orrs	r3, r2
         );
}
 800236e:	4618      	mov	r0, r3
 8002370:	3724      	adds	r7, #36	@ 0x24
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800238c:	d301      	bcc.n	8002392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800238e:	2301      	movs	r3, #1
 8002390:	e00f      	b.n	80023b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002392:	4a0a      	ldr	r2, [pc, #40]	@ (80023bc <SysTick_Config+0x40>)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3b01      	subs	r3, #1
 8002398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800239a:	210f      	movs	r1, #15
 800239c:	f04f 30ff 	mov.w	r0, #4294967295
 80023a0:	f7ff ff8e 	bl	80022c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a4:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <SysTick_Config+0x40>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023aa:	4b04      	ldr	r3, [pc, #16]	@ (80023bc <SysTick_Config+0x40>)
 80023ac:	2207      	movs	r2, #7
 80023ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	e000e010 	.word	0xe000e010

080023c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f7ff ff47 	bl	800225c <__NVIC_SetPriorityGrouping>
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b086      	sub	sp, #24
 80023da:	af00      	add	r7, sp, #0
 80023dc:	4603      	mov	r3, r0
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	607a      	str	r2, [r7, #4]
 80023e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023e8:	f7ff ff5c 	bl	80022a4 <__NVIC_GetPriorityGrouping>
 80023ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	68b9      	ldr	r1, [r7, #8]
 80023f2:	6978      	ldr	r0, [r7, #20]
 80023f4:	f7ff ff8e 	bl	8002314 <NVIC_EncodePriority>
 80023f8:	4602      	mov	r2, r0
 80023fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fe:	4611      	mov	r1, r2
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ff5d 	bl	80022c0 <__NVIC_SetPriority>
}
 8002406:	bf00      	nop
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff ffb0 	bl	800237c <SysTick_Config>
 800241c:	4603      	mov	r3, r0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
	...

08002428 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002428:	b480      	push	{r7}
 800242a:	b089      	sub	sp, #36	@ 0x24
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002436:	2300      	movs	r3, #0
 8002438:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800243a:	2300      	movs	r3, #0
 800243c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
 8002442:	e165      	b.n	8002710 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002444:	2201      	movs	r2, #1
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	429a      	cmp	r2, r3
 800245e:	f040 8154 	bne.w	800270a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	2b01      	cmp	r3, #1
 800246c:	d005      	beq.n	800247a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002476:	2b02      	cmp	r3, #2
 8002478:	d130      	bne.n	80024dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	2203      	movs	r2, #3
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	43db      	mvns	r3, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4013      	ands	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024b0:	2201      	movs	r2, #1
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	091b      	lsrs	r3, r3, #4
 80024c6:	f003 0201 	and.w	r2, r3, #1
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 0303 	and.w	r3, r3, #3
 80024e4:	2b03      	cmp	r3, #3
 80024e6:	d017      	beq.n	8002518 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	2203      	movs	r2, #3
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4313      	orrs	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f003 0303 	and.w	r3, r3, #3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d123      	bne.n	800256c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	08da      	lsrs	r2, r3, #3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3208      	adds	r2, #8
 800252c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002530:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	220f      	movs	r2, #15
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	43db      	mvns	r3, r3
 8002542:	69ba      	ldr	r2, [r7, #24]
 8002544:	4013      	ands	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	691a      	ldr	r2, [r3, #16]
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4313      	orrs	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	08da      	lsrs	r2, r3, #3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3208      	adds	r2, #8
 8002566:	69b9      	ldr	r1, [r7, #24]
 8002568:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	2203      	movs	r2, #3
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	43db      	mvns	r3, r3
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	4013      	ands	r3, r2
 8002582:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f003 0203 	and.w	r2, r3, #3
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	4313      	orrs	r3, r2
 8002598:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 80ae 	beq.w	800270a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002728 <HAL_GPIO_Init+0x300>)
 80025b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002728 <HAL_GPIO_Init+0x300>)
 80025b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025be:	4b5a      	ldr	r3, [pc, #360]	@ (8002728 <HAL_GPIO_Init+0x300>)
 80025c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025ca:	4a58      	ldr	r2, [pc, #352]	@ (800272c <HAL_GPIO_Init+0x304>)
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	089b      	lsrs	r3, r3, #2
 80025d0:	3302      	adds	r3, #2
 80025d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	220f      	movs	r2, #15
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	43db      	mvns	r3, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4013      	ands	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a4f      	ldr	r2, [pc, #316]	@ (8002730 <HAL_GPIO_Init+0x308>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d025      	beq.n	8002642 <HAL_GPIO_Init+0x21a>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a4e      	ldr	r2, [pc, #312]	@ (8002734 <HAL_GPIO_Init+0x30c>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d01f      	beq.n	800263e <HAL_GPIO_Init+0x216>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a4d      	ldr	r2, [pc, #308]	@ (8002738 <HAL_GPIO_Init+0x310>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d019      	beq.n	800263a <HAL_GPIO_Init+0x212>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a4c      	ldr	r2, [pc, #304]	@ (800273c <HAL_GPIO_Init+0x314>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d013      	beq.n	8002636 <HAL_GPIO_Init+0x20e>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a4b      	ldr	r2, [pc, #300]	@ (8002740 <HAL_GPIO_Init+0x318>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d00d      	beq.n	8002632 <HAL_GPIO_Init+0x20a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a4a      	ldr	r2, [pc, #296]	@ (8002744 <HAL_GPIO_Init+0x31c>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d007      	beq.n	800262e <HAL_GPIO_Init+0x206>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a49      	ldr	r2, [pc, #292]	@ (8002748 <HAL_GPIO_Init+0x320>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d101      	bne.n	800262a <HAL_GPIO_Init+0x202>
 8002626:	2306      	movs	r3, #6
 8002628:	e00c      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 800262a:	2307      	movs	r3, #7
 800262c:	e00a      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 800262e:	2305      	movs	r3, #5
 8002630:	e008      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 8002632:	2304      	movs	r3, #4
 8002634:	e006      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 8002636:	2303      	movs	r3, #3
 8002638:	e004      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 800263a:	2302      	movs	r3, #2
 800263c:	e002      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_GPIO_Init+0x21c>
 8002642:	2300      	movs	r3, #0
 8002644:	69fa      	ldr	r2, [r7, #28]
 8002646:	f002 0203 	and.w	r2, r2, #3
 800264a:	0092      	lsls	r2, r2, #2
 800264c:	4093      	lsls	r3, r2
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002654:	4935      	ldr	r1, [pc, #212]	@ (800272c <HAL_GPIO_Init+0x304>)
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002662:	4b3a      	ldr	r3, [pc, #232]	@ (800274c <HAL_GPIO_Init+0x324>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002686:	4a31      	ldr	r2, [pc, #196]	@ (800274c <HAL_GPIO_Init+0x324>)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800268c:	4b2f      	ldr	r3, [pc, #188]	@ (800274c <HAL_GPIO_Init+0x324>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	43db      	mvns	r3, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4013      	ands	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026b0:	4a26      	ldr	r2, [pc, #152]	@ (800274c <HAL_GPIO_Init+0x324>)
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026b6:	4b25      	ldr	r3, [pc, #148]	@ (800274c <HAL_GPIO_Init+0x324>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026da:	4a1c      	ldr	r2, [pc, #112]	@ (800274c <HAL_GPIO_Init+0x324>)
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026e0:	4b1a      	ldr	r3, [pc, #104]	@ (800274c <HAL_GPIO_Init+0x324>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002704:	4a11      	ldr	r2, [pc, #68]	@ (800274c <HAL_GPIO_Init+0x324>)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3301      	adds	r3, #1
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b0f      	cmp	r3, #15
 8002714:	f67f ae96 	bls.w	8002444 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3724      	adds	r7, #36	@ 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	40023800 	.word	0x40023800
 800272c:	40013800 	.word	0x40013800
 8002730:	40020000 	.word	0x40020000
 8002734:	40020400 	.word	0x40020400
 8002738:	40020800 	.word	0x40020800
 800273c:	40020c00 	.word	0x40020c00
 8002740:	40021000 	.word	0x40021000
 8002744:	40021400 	.word	0x40021400
 8002748:	40021800 	.word	0x40021800
 800274c:	40013c00 	.word	0x40013c00

08002750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	807b      	strh	r3, [r7, #2]
 800275c:	4613      	mov	r3, r2
 800275e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002760:	787b      	ldrb	r3, [r7, #1]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002766:	887a      	ldrh	r2, [r7, #2]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800276c:	e003      	b.n	8002776 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800276e:	887b      	ldrh	r3, [r7, #2]
 8002770:	041a      	lsls	r2, r3, #16
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	619a      	str	r2, [r3, #24]
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0cc      	b.n	8002932 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002798:	4b68      	ldr	r3, [pc, #416]	@ (800293c <HAL_RCC_ClockConfig+0x1b8>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 030f 	and.w	r3, r3, #15
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d90c      	bls.n	80027c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027a6:	4b65      	ldr	r3, [pc, #404]	@ (800293c <HAL_RCC_ClockConfig+0x1b8>)
 80027a8:	683a      	ldr	r2, [r7, #0]
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ae:	4b63      	ldr	r3, [pc, #396]	@ (800293c <HAL_RCC_ClockConfig+0x1b8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 030f 	and.w	r3, r3, #15
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d001      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e0b8      	b.n	8002932 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d020      	beq.n	800280e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0304 	and.w	r3, r3, #4
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d005      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027d8:	4b59      	ldr	r3, [pc, #356]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	4a58      	ldr	r2, [pc, #352]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 80027de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0308 	and.w	r3, r3, #8
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027f0:	4b53      	ldr	r3, [pc, #332]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	4a52      	ldr	r2, [pc, #328]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 80027f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027fc:	4b50      	ldr	r3, [pc, #320]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	494d      	ldr	r1, [pc, #308]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 800280a:	4313      	orrs	r3, r2
 800280c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	d044      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d107      	bne.n	8002832 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002822:	4b47      	ldr	r3, [pc, #284]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d119      	bne.n	8002862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e07f      	b.n	8002932 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b02      	cmp	r3, #2
 8002838:	d003      	beq.n	8002842 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800283e:	2b03      	cmp	r3, #3
 8002840:	d107      	bne.n	8002852 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002842:	4b3f      	ldr	r3, [pc, #252]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d109      	bne.n	8002862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e06f      	b.n	8002932 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002852:	4b3b      	ldr	r3, [pc, #236]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e067      	b.n	8002932 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002862:	4b37      	ldr	r3, [pc, #220]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f023 0203 	bic.w	r2, r3, #3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	4934      	ldr	r1, [pc, #208]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 8002870:	4313      	orrs	r3, r2
 8002872:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002874:	f7ff fcc2 	bl	80021fc <HAL_GetTick>
 8002878:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287a:	e00a      	b.n	8002892 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800287c:	f7ff fcbe 	bl	80021fc <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800288a:	4293      	cmp	r3, r2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e04f      	b.n	8002932 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002892:	4b2b      	ldr	r3, [pc, #172]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f003 020c 	and.w	r2, r3, #12
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d1eb      	bne.n	800287c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028a4:	4b25      	ldr	r3, [pc, #148]	@ (800293c <HAL_RCC_ClockConfig+0x1b8>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 030f 	and.w	r3, r3, #15
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d20c      	bcs.n	80028cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b2:	4b22      	ldr	r3, [pc, #136]	@ (800293c <HAL_RCC_ClockConfig+0x1b8>)
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	b2d2      	uxtb	r2, r2
 80028b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ba:	4b20      	ldr	r3, [pc, #128]	@ (800293c <HAL_RCC_ClockConfig+0x1b8>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 030f 	and.w	r3, r3, #15
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d001      	beq.n	80028cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e032      	b.n	8002932 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d008      	beq.n	80028ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028d8:	4b19      	ldr	r3, [pc, #100]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	4916      	ldr	r1, [pc, #88]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0308 	and.w	r3, r3, #8
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d009      	beq.n	800290a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028f6:	4b12      	ldr	r3, [pc, #72]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	490e      	ldr	r1, [pc, #56]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 8002906:	4313      	orrs	r3, r2
 8002908:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800290a:	f000 f855 	bl	80029b8 <HAL_RCC_GetSysClockFreq>
 800290e:	4602      	mov	r2, r0
 8002910:	4b0b      	ldr	r3, [pc, #44]	@ (8002940 <HAL_RCC_ClockConfig+0x1bc>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	091b      	lsrs	r3, r3, #4
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	490a      	ldr	r1, [pc, #40]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 800291c:	5ccb      	ldrb	r3, [r1, r3]
 800291e:	fa22 f303 	lsr.w	r3, r2, r3
 8002922:	4a09      	ldr	r2, [pc, #36]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002924:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002926:	4b09      	ldr	r3, [pc, #36]	@ (800294c <HAL_RCC_ClockConfig+0x1c8>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff fc22 	bl	8002174 <HAL_InitTick>

  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	40023c00 	.word	0x40023c00
 8002940:	40023800 	.word	0x40023800
 8002944:	08003d14 	.word	0x08003d14
 8002948:	20000004 	.word	0x20000004
 800294c:	20000008 	.word	0x20000008

08002950 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002954:	4b03      	ldr	r3, [pc, #12]	@ (8002964 <HAL_RCC_GetHCLKFreq+0x14>)
 8002956:	681b      	ldr	r3, [r3, #0]
}
 8002958:	4618      	mov	r0, r3
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	20000004 	.word	0x20000004

08002968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800296c:	f7ff fff0 	bl	8002950 <HAL_RCC_GetHCLKFreq>
 8002970:	4602      	mov	r2, r0
 8002972:	4b05      	ldr	r3, [pc, #20]	@ (8002988 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	0a9b      	lsrs	r3, r3, #10
 8002978:	f003 0307 	and.w	r3, r3, #7
 800297c:	4903      	ldr	r1, [pc, #12]	@ (800298c <HAL_RCC_GetPCLK1Freq+0x24>)
 800297e:	5ccb      	ldrb	r3, [r1, r3]
 8002980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002984:	4618      	mov	r0, r3
 8002986:	bd80      	pop	{r7, pc}
 8002988:	40023800 	.word	0x40023800
 800298c:	08003d24 	.word	0x08003d24

08002990 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002994:	f7ff ffdc 	bl	8002950 <HAL_RCC_GetHCLKFreq>
 8002998:	4602      	mov	r2, r0
 800299a:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	0b5b      	lsrs	r3, r3, #13
 80029a0:	f003 0307 	and.w	r3, r3, #7
 80029a4:	4903      	ldr	r1, [pc, #12]	@ (80029b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029a6:	5ccb      	ldrb	r3, [r1, r3]
 80029a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40023800 	.word	0x40023800
 80029b4:	08003d24 	.word	0x08003d24

080029b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029bc:	b0ae      	sub	sp, #184	@ 0xb8
 80029be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80029d8:	2300      	movs	r3, #0
 80029da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029de:	4bcb      	ldr	r3, [pc, #812]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 030c 	and.w	r3, r3, #12
 80029e6:	2b0c      	cmp	r3, #12
 80029e8:	f200 8206 	bhi.w	8002df8 <HAL_RCC_GetSysClockFreq+0x440>
 80029ec:	a201      	add	r2, pc, #4	@ (adr r2, 80029f4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80029ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f2:	bf00      	nop
 80029f4:	08002a29 	.word	0x08002a29
 80029f8:	08002df9 	.word	0x08002df9
 80029fc:	08002df9 	.word	0x08002df9
 8002a00:	08002df9 	.word	0x08002df9
 8002a04:	08002a31 	.word	0x08002a31
 8002a08:	08002df9 	.word	0x08002df9
 8002a0c:	08002df9 	.word	0x08002df9
 8002a10:	08002df9 	.word	0x08002df9
 8002a14:	08002a39 	.word	0x08002a39
 8002a18:	08002df9 	.word	0x08002df9
 8002a1c:	08002df9 	.word	0x08002df9
 8002a20:	08002df9 	.word	0x08002df9
 8002a24:	08002c29 	.word	0x08002c29
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a28:	4bb9      	ldr	r3, [pc, #740]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0x358>)
 8002a2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a2e:	e1e7      	b.n	8002e00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a30:	4bb8      	ldr	r3, [pc, #736]	@ (8002d14 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a36:	e1e3      	b.n	8002e00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a38:	4bb4      	ldr	r3, [pc, #720]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a44:	4bb1      	ldr	r3, [pc, #708]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d071      	beq.n	8002b34 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a50:	4bae      	ldr	r3, [pc, #696]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	099b      	lsrs	r3, r3, #6
 8002a56:	2200      	movs	r2, #0
 8002a58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a5c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002a60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002a72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002a76:	4622      	mov	r2, r4
 8002a78:	462b      	mov	r3, r5
 8002a7a:	f04f 0000 	mov.w	r0, #0
 8002a7e:	f04f 0100 	mov.w	r1, #0
 8002a82:	0159      	lsls	r1, r3, #5
 8002a84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a88:	0150      	lsls	r0, r2, #5
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	4621      	mov	r1, r4
 8002a90:	1a51      	subs	r1, r2, r1
 8002a92:	6439      	str	r1, [r7, #64]	@ 0x40
 8002a94:	4629      	mov	r1, r5
 8002a96:	eb63 0301 	sbc.w	r3, r3, r1
 8002a9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a9c:	f04f 0200 	mov.w	r2, #0
 8002aa0:	f04f 0300 	mov.w	r3, #0
 8002aa4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002aa8:	4649      	mov	r1, r9
 8002aaa:	018b      	lsls	r3, r1, #6
 8002aac:	4641      	mov	r1, r8
 8002aae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ab2:	4641      	mov	r1, r8
 8002ab4:	018a      	lsls	r2, r1, #6
 8002ab6:	4641      	mov	r1, r8
 8002ab8:	1a51      	subs	r1, r2, r1
 8002aba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002abc:	4649      	mov	r1, r9
 8002abe:	eb63 0301 	sbc.w	r3, r3, r1
 8002ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ac4:	f04f 0200 	mov.w	r2, #0
 8002ac8:	f04f 0300 	mov.w	r3, #0
 8002acc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002ad0:	4649      	mov	r1, r9
 8002ad2:	00cb      	lsls	r3, r1, #3
 8002ad4:	4641      	mov	r1, r8
 8002ad6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ada:	4641      	mov	r1, r8
 8002adc:	00ca      	lsls	r2, r1, #3
 8002ade:	4610      	mov	r0, r2
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4622      	mov	r2, r4
 8002ae6:	189b      	adds	r3, r3, r2
 8002ae8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002aea:	462b      	mov	r3, r5
 8002aec:	460a      	mov	r2, r1
 8002aee:	eb42 0303 	adc.w	r3, r2, r3
 8002af2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002af4:	f04f 0200 	mov.w	r2, #0
 8002af8:	f04f 0300 	mov.w	r3, #0
 8002afc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002b00:	4629      	mov	r1, r5
 8002b02:	024b      	lsls	r3, r1, #9
 8002b04:	4621      	mov	r1, r4
 8002b06:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	024a      	lsls	r2, r1, #9
 8002b0e:	4610      	mov	r0, r2
 8002b10:	4619      	mov	r1, r3
 8002b12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b16:	2200      	movs	r2, #0
 8002b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b20:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002b24:	f7fd ffc4 	bl	8000ab0 <__aeabi_uldivmod>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b32:	e067      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b34:	4b75      	ldr	r3, [pc, #468]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	099b      	lsrs	r3, r3, #6
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b40:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002b44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b4e:	2300      	movs	r3, #0
 8002b50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002b52:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002b56:	4622      	mov	r2, r4
 8002b58:	462b      	mov	r3, r5
 8002b5a:	f04f 0000 	mov.w	r0, #0
 8002b5e:	f04f 0100 	mov.w	r1, #0
 8002b62:	0159      	lsls	r1, r3, #5
 8002b64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b68:	0150      	lsls	r0, r2, #5
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	4621      	mov	r1, r4
 8002b70:	1a51      	subs	r1, r2, r1
 8002b72:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002b74:	4629      	mov	r1, r5
 8002b76:	eb63 0301 	sbc.w	r3, r3, r1
 8002b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b7c:	f04f 0200 	mov.w	r2, #0
 8002b80:	f04f 0300 	mov.w	r3, #0
 8002b84:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002b88:	4649      	mov	r1, r9
 8002b8a:	018b      	lsls	r3, r1, #6
 8002b8c:	4641      	mov	r1, r8
 8002b8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b92:	4641      	mov	r1, r8
 8002b94:	018a      	lsls	r2, r1, #6
 8002b96:	4641      	mov	r1, r8
 8002b98:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b9c:	4649      	mov	r1, r9
 8002b9e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ba2:	f04f 0200 	mov.w	r2, #0
 8002ba6:	f04f 0300 	mov.w	r3, #0
 8002baa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002bae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002bb2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bb6:	4692      	mov	sl, r2
 8002bb8:	469b      	mov	fp, r3
 8002bba:	4623      	mov	r3, r4
 8002bbc:	eb1a 0303 	adds.w	r3, sl, r3
 8002bc0:	623b      	str	r3, [r7, #32]
 8002bc2:	462b      	mov	r3, r5
 8002bc4:	eb4b 0303 	adc.w	r3, fp, r3
 8002bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bca:	f04f 0200 	mov.w	r2, #0
 8002bce:	f04f 0300 	mov.w	r3, #0
 8002bd2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002bd6:	4629      	mov	r1, r5
 8002bd8:	028b      	lsls	r3, r1, #10
 8002bda:	4621      	mov	r1, r4
 8002bdc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002be0:	4621      	mov	r1, r4
 8002be2:	028a      	lsls	r2, r1, #10
 8002be4:	4610      	mov	r0, r2
 8002be6:	4619      	mov	r1, r3
 8002be8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bec:	2200      	movs	r2, #0
 8002bee:	673b      	str	r3, [r7, #112]	@ 0x70
 8002bf0:	677a      	str	r2, [r7, #116]	@ 0x74
 8002bf2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002bf6:	f7fd ff5b 	bl	8000ab0 <__aeabi_uldivmod>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4613      	mov	r3, r2
 8002c00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c04:	4b41      	ldr	r3, [pc, #260]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	0c1b      	lsrs	r3, r3, #16
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	3301      	adds	r3, #1
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002c16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c26:	e0eb      	b.n	8002e00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c28:	4b38      	ldr	r3, [pc, #224]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c34:	4b35      	ldr	r3, [pc, #212]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d06b      	beq.n	8002d18 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c40:	4b32      	ldr	r3, [pc, #200]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	099b      	lsrs	r3, r3, #6
 8002c46:	2200      	movs	r2, #0
 8002c48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c52:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c54:	2300      	movs	r3, #0
 8002c56:	667b      	str	r3, [r7, #100]	@ 0x64
 8002c58:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002c5c:	4622      	mov	r2, r4
 8002c5e:	462b      	mov	r3, r5
 8002c60:	f04f 0000 	mov.w	r0, #0
 8002c64:	f04f 0100 	mov.w	r1, #0
 8002c68:	0159      	lsls	r1, r3, #5
 8002c6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c6e:	0150      	lsls	r0, r2, #5
 8002c70:	4602      	mov	r2, r0
 8002c72:	460b      	mov	r3, r1
 8002c74:	4621      	mov	r1, r4
 8002c76:	1a51      	subs	r1, r2, r1
 8002c78:	61b9      	str	r1, [r7, #24]
 8002c7a:	4629      	mov	r1, r5
 8002c7c:	eb63 0301 	sbc.w	r3, r3, r1
 8002c80:	61fb      	str	r3, [r7, #28]
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002c8e:	4659      	mov	r1, fp
 8002c90:	018b      	lsls	r3, r1, #6
 8002c92:	4651      	mov	r1, sl
 8002c94:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c98:	4651      	mov	r1, sl
 8002c9a:	018a      	lsls	r2, r1, #6
 8002c9c:	4651      	mov	r1, sl
 8002c9e:	ebb2 0801 	subs.w	r8, r2, r1
 8002ca2:	4659      	mov	r1, fp
 8002ca4:	eb63 0901 	sbc.w	r9, r3, r1
 8002ca8:	f04f 0200 	mov.w	r2, #0
 8002cac:	f04f 0300 	mov.w	r3, #0
 8002cb0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cb4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cb8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cbc:	4690      	mov	r8, r2
 8002cbe:	4699      	mov	r9, r3
 8002cc0:	4623      	mov	r3, r4
 8002cc2:	eb18 0303 	adds.w	r3, r8, r3
 8002cc6:	613b      	str	r3, [r7, #16]
 8002cc8:	462b      	mov	r3, r5
 8002cca:	eb49 0303 	adc.w	r3, r9, r3
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	f04f 0200 	mov.w	r2, #0
 8002cd4:	f04f 0300 	mov.w	r3, #0
 8002cd8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002cdc:	4629      	mov	r1, r5
 8002cde:	024b      	lsls	r3, r1, #9
 8002ce0:	4621      	mov	r1, r4
 8002ce2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ce6:	4621      	mov	r1, r4
 8002ce8:	024a      	lsls	r2, r1, #9
 8002cea:	4610      	mov	r0, r2
 8002cec:	4619      	mov	r1, r3
 8002cee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002cf6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002cf8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002cfc:	f7fd fed8 	bl	8000ab0 <__aeabi_uldivmod>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4613      	mov	r3, r2
 8002d06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d0a:	e065      	b.n	8002dd8 <HAL_RCC_GetSysClockFreq+0x420>
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	00f42400 	.word	0x00f42400
 8002d14:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d18:	4b3d      	ldr	r3, [pc, #244]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x458>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	2200      	movs	r2, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	4611      	mov	r1, r2
 8002d24:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d28:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d2e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002d32:	4642      	mov	r2, r8
 8002d34:	464b      	mov	r3, r9
 8002d36:	f04f 0000 	mov.w	r0, #0
 8002d3a:	f04f 0100 	mov.w	r1, #0
 8002d3e:	0159      	lsls	r1, r3, #5
 8002d40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d44:	0150      	lsls	r0, r2, #5
 8002d46:	4602      	mov	r2, r0
 8002d48:	460b      	mov	r3, r1
 8002d4a:	4641      	mov	r1, r8
 8002d4c:	1a51      	subs	r1, r2, r1
 8002d4e:	60b9      	str	r1, [r7, #8]
 8002d50:	4649      	mov	r1, r9
 8002d52:	eb63 0301 	sbc.w	r3, r3, r1
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	f04f 0300 	mov.w	r3, #0
 8002d60:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002d64:	4659      	mov	r1, fp
 8002d66:	018b      	lsls	r3, r1, #6
 8002d68:	4651      	mov	r1, sl
 8002d6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d6e:	4651      	mov	r1, sl
 8002d70:	018a      	lsls	r2, r1, #6
 8002d72:	4651      	mov	r1, sl
 8002d74:	1a54      	subs	r4, r2, r1
 8002d76:	4659      	mov	r1, fp
 8002d78:	eb63 0501 	sbc.w	r5, r3, r1
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	f04f 0300 	mov.w	r3, #0
 8002d84:	00eb      	lsls	r3, r5, #3
 8002d86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d8a:	00e2      	lsls	r2, r4, #3
 8002d8c:	4614      	mov	r4, r2
 8002d8e:	461d      	mov	r5, r3
 8002d90:	4643      	mov	r3, r8
 8002d92:	18e3      	adds	r3, r4, r3
 8002d94:	603b      	str	r3, [r7, #0]
 8002d96:	464b      	mov	r3, r9
 8002d98:	eb45 0303 	adc.w	r3, r5, r3
 8002d9c:	607b      	str	r3, [r7, #4]
 8002d9e:	f04f 0200 	mov.w	r2, #0
 8002da2:	f04f 0300 	mov.w	r3, #0
 8002da6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002daa:	4629      	mov	r1, r5
 8002dac:	028b      	lsls	r3, r1, #10
 8002dae:	4621      	mov	r1, r4
 8002db0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002db4:	4621      	mov	r1, r4
 8002db6:	028a      	lsls	r2, r1, #10
 8002db8:	4610      	mov	r0, r2
 8002dba:	4619      	mov	r1, r3
 8002dbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dc4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002dc6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002dca:	f7fd fe71 	bl	8000ab0 <__aeabi_uldivmod>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e10 <HAL_RCC_GetSysClockFreq+0x458>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	0f1b      	lsrs	r3, r3, #28
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002de6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002dea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002df6:	e003      	b.n	8002e00 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002df8:	4b06      	ldr	r3, [pc, #24]	@ (8002e14 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002dfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002dfe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	37b8      	adds	r7, #184	@ 0xb8
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800
 8002e14:	00f42400 	.word	0x00f42400

08002e18 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e28d      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f000 8083 	beq.w	8002f3e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e38:	4b94      	ldr	r3, [pc, #592]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f003 030c 	and.w	r3, r3, #12
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d019      	beq.n	8002e78 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e44:	4b91      	ldr	r3, [pc, #580]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e4c:	2b08      	cmp	r3, #8
 8002e4e:	d106      	bne.n	8002e5e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e50:	4b8e      	ldr	r3, [pc, #568]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e5c:	d00c      	beq.n	8002e78 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e5e:	4b8b      	ldr	r3, [pc, #556]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e66:	2b0c      	cmp	r3, #12
 8002e68:	d112      	bne.n	8002e90 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e6a:	4b88      	ldr	r3, [pc, #544]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e76:	d10b      	bne.n	8002e90 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e78:	4b84      	ldr	r3, [pc, #528]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d05b      	beq.n	8002f3c <HAL_RCC_OscConfig+0x124>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d157      	bne.n	8002f3c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e25a      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e98:	d106      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x90>
 8002e9a:	4b7c      	ldr	r3, [pc, #496]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a7b      	ldr	r2, [pc, #492]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea4:	6013      	str	r3, [r2, #0]
 8002ea6:	e01d      	b.n	8002ee4 <HAL_RCC_OscConfig+0xcc>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eb0:	d10c      	bne.n	8002ecc <HAL_RCC_OscConfig+0xb4>
 8002eb2:	4b76      	ldr	r3, [pc, #472]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a75      	ldr	r2, [pc, #468]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002eb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	4b73      	ldr	r3, [pc, #460]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a72      	ldr	r2, [pc, #456]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec8:	6013      	str	r3, [r2, #0]
 8002eca:	e00b      	b.n	8002ee4 <HAL_RCC_OscConfig+0xcc>
 8002ecc:	4b6f      	ldr	r3, [pc, #444]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a6e      	ldr	r2, [pc, #440]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002ed2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ed6:	6013      	str	r3, [r2, #0]
 8002ed8:	4b6c      	ldr	r3, [pc, #432]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a6b      	ldr	r2, [pc, #428]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002ede:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ee2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d013      	beq.n	8002f14 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eec:	f7ff f986 	bl	80021fc <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef4:	f7ff f982 	bl	80021fc <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b64      	cmp	r3, #100	@ 0x64
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e21f      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f06:	4b61      	ldr	r3, [pc, #388]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0f0      	beq.n	8002ef4 <HAL_RCC_OscConfig+0xdc>
 8002f12:	e014      	b.n	8002f3e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f14:	f7ff f972 	bl	80021fc <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f1c:	f7ff f96e 	bl	80021fc <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b64      	cmp	r3, #100	@ 0x64
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e20b      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f2e:	4b57      	ldr	r3, [pc, #348]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f0      	bne.n	8002f1c <HAL_RCC_OscConfig+0x104>
 8002f3a:	e000      	b.n	8002f3e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d06f      	beq.n	800302a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f4a:	4b50      	ldr	r3, [pc, #320]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d017      	beq.n	8002f86 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f56:	4b4d      	ldr	r3, [pc, #308]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f5e:	2b08      	cmp	r3, #8
 8002f60:	d105      	bne.n	8002f6e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f62:	4b4a      	ldr	r3, [pc, #296]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00b      	beq.n	8002f86 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f6e:	4b47      	ldr	r3, [pc, #284]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f76:	2b0c      	cmp	r3, #12
 8002f78:	d11c      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f7a:	4b44      	ldr	r3, [pc, #272]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d116      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f86:	4b41      	ldr	r3, [pc, #260]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d005      	beq.n	8002f9e <HAL_RCC_OscConfig+0x186>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d001      	beq.n	8002f9e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e1d3      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	4937      	ldr	r1, [pc, #220]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fb2:	e03a      	b.n	800302a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d020      	beq.n	8002ffe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fbc:	4b34      	ldr	r3, [pc, #208]	@ (8003090 <HAL_RCC_OscConfig+0x278>)
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc2:	f7ff f91b 	bl	80021fc <HAL_GetTick>
 8002fc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fc8:	e008      	b.n	8002fdc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fca:	f7ff f917 	bl	80021fc <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e1b4      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fdc:	4b2b      	ldr	r3, [pc, #172]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d0f0      	beq.n	8002fca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fe8:	4b28      	ldr	r3, [pc, #160]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	4925      	ldr	r1, [pc, #148]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	600b      	str	r3, [r1, #0]
 8002ffc:	e015      	b.n	800302a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ffe:	4b24      	ldr	r3, [pc, #144]	@ (8003090 <HAL_RCC_OscConfig+0x278>)
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003004:	f7ff f8fa 	bl	80021fc <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800300c:	f7ff f8f6 	bl	80021fc <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e193      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800301e:	4b1b      	ldr	r3, [pc, #108]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0308 	and.w	r3, r3, #8
 8003032:	2b00      	cmp	r3, #0
 8003034:	d036      	beq.n	80030a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d016      	beq.n	800306c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800303e:	4b15      	ldr	r3, [pc, #84]	@ (8003094 <HAL_RCC_OscConfig+0x27c>)
 8003040:	2201      	movs	r2, #1
 8003042:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003044:	f7ff f8da 	bl	80021fc <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800304c:	f7ff f8d6 	bl	80021fc <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e173      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800305e:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <HAL_RCC_OscConfig+0x274>)
 8003060:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCC_OscConfig+0x234>
 800306a:	e01b      	b.n	80030a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800306c:	4b09      	ldr	r3, [pc, #36]	@ (8003094 <HAL_RCC_OscConfig+0x27c>)
 800306e:	2200      	movs	r2, #0
 8003070:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003072:	f7ff f8c3 	bl	80021fc <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003078:	e00e      	b.n	8003098 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800307a:	f7ff f8bf 	bl	80021fc <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d907      	bls.n	8003098 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e15c      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
 800308c:	40023800 	.word	0x40023800
 8003090:	42470000 	.word	0x42470000
 8003094:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003098:	4b8a      	ldr	r3, [pc, #552]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 800309a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1ea      	bne.n	800307a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f000 8097 	beq.w	80031e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030b2:	2300      	movs	r3, #0
 80030b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030b6:	4b83      	ldr	r3, [pc, #524]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80030b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10f      	bne.n	80030e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	60bb      	str	r3, [r7, #8]
 80030c6:	4b7f      	ldr	r3, [pc, #508]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	4a7e      	ldr	r2, [pc, #504]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80030cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030d2:	4b7c      	ldr	r3, [pc, #496]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030da:	60bb      	str	r3, [r7, #8]
 80030dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030de:	2301      	movs	r3, #1
 80030e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030e2:	4b79      	ldr	r3, [pc, #484]	@ (80032c8 <HAL_RCC_OscConfig+0x4b0>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d118      	bne.n	8003120 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030ee:	4b76      	ldr	r3, [pc, #472]	@ (80032c8 <HAL_RCC_OscConfig+0x4b0>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a75      	ldr	r2, [pc, #468]	@ (80032c8 <HAL_RCC_OscConfig+0x4b0>)
 80030f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030fa:	f7ff f87f 	bl	80021fc <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003100:	e008      	b.n	8003114 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003102:	f7ff f87b 	bl	80021fc <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e118      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003114:	4b6c      	ldr	r3, [pc, #432]	@ (80032c8 <HAL_RCC_OscConfig+0x4b0>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0f0      	beq.n	8003102 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d106      	bne.n	8003136 <HAL_RCC_OscConfig+0x31e>
 8003128:	4b66      	ldr	r3, [pc, #408]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 800312a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312c:	4a65      	ldr	r2, [pc, #404]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 800312e:	f043 0301 	orr.w	r3, r3, #1
 8003132:	6713      	str	r3, [r2, #112]	@ 0x70
 8003134:	e01c      	b.n	8003170 <HAL_RCC_OscConfig+0x358>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	2b05      	cmp	r3, #5
 800313c:	d10c      	bne.n	8003158 <HAL_RCC_OscConfig+0x340>
 800313e:	4b61      	ldr	r3, [pc, #388]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 8003140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003142:	4a60      	ldr	r2, [pc, #384]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 8003144:	f043 0304 	orr.w	r3, r3, #4
 8003148:	6713      	str	r3, [r2, #112]	@ 0x70
 800314a:	4b5e      	ldr	r3, [pc, #376]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 800314c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314e:	4a5d      	ldr	r2, [pc, #372]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 8003150:	f043 0301 	orr.w	r3, r3, #1
 8003154:	6713      	str	r3, [r2, #112]	@ 0x70
 8003156:	e00b      	b.n	8003170 <HAL_RCC_OscConfig+0x358>
 8003158:	4b5a      	ldr	r3, [pc, #360]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 800315a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800315c:	4a59      	ldr	r2, [pc, #356]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 800315e:	f023 0301 	bic.w	r3, r3, #1
 8003162:	6713      	str	r3, [r2, #112]	@ 0x70
 8003164:	4b57      	ldr	r3, [pc, #348]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 8003166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003168:	4a56      	ldr	r2, [pc, #344]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 800316a:	f023 0304 	bic.w	r3, r3, #4
 800316e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d015      	beq.n	80031a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003178:	f7ff f840 	bl	80021fc <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317e:	e00a      	b.n	8003196 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003180:	f7ff f83c 	bl	80021fc <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800318e:	4293      	cmp	r3, r2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e0d7      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003196:	4b4b      	ldr	r3, [pc, #300]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 8003198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d0ee      	beq.n	8003180 <HAL_RCC_OscConfig+0x368>
 80031a2:	e014      	b.n	80031ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a4:	f7ff f82a 	bl	80021fc <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031aa:	e00a      	b.n	80031c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ac:	f7ff f826 	bl	80021fc <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e0c1      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031c2:	4b40      	ldr	r3, [pc, #256]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80031c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1ee      	bne.n	80031ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031ce:	7dfb      	ldrb	r3, [r7, #23]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d105      	bne.n	80031e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d4:	4b3b      	ldr	r3, [pc, #236]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80031d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d8:	4a3a      	ldr	r2, [pc, #232]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80031da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 80ad 	beq.w	8003344 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031ea:	4b36      	ldr	r3, [pc, #216]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d060      	beq.n	80032b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d145      	bne.n	800328a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031fe:	4b33      	ldr	r3, [pc, #204]	@ (80032cc <HAL_RCC_OscConfig+0x4b4>)
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003204:	f7fe fffa 	bl	80021fc <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800320a:	e008      	b.n	800321e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800320c:	f7fe fff6 	bl	80021fc <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b02      	cmp	r3, #2
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e093      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800321e:	4b29      	ldr	r3, [pc, #164]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1f0      	bne.n	800320c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69da      	ldr	r2, [r3, #28]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	431a      	orrs	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003238:	019b      	lsls	r3, r3, #6
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003240:	085b      	lsrs	r3, r3, #1
 8003242:	3b01      	subs	r3, #1
 8003244:	041b      	lsls	r3, r3, #16
 8003246:	431a      	orrs	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324c:	061b      	lsls	r3, r3, #24
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003254:	071b      	lsls	r3, r3, #28
 8003256:	491b      	ldr	r1, [pc, #108]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 8003258:	4313      	orrs	r3, r2
 800325a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800325c:	4b1b      	ldr	r3, [pc, #108]	@ (80032cc <HAL_RCC_OscConfig+0x4b4>)
 800325e:	2201      	movs	r2, #1
 8003260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003262:	f7fe ffcb 	bl	80021fc <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003268:	e008      	b.n	800327c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800326a:	f7fe ffc7 	bl	80021fc <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	2b02      	cmp	r3, #2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e064      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800327c:	4b11      	ldr	r3, [pc, #68]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0f0      	beq.n	800326a <HAL_RCC_OscConfig+0x452>
 8003288:	e05c      	b.n	8003344 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800328a:	4b10      	ldr	r3, [pc, #64]	@ (80032cc <HAL_RCC_OscConfig+0x4b4>)
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003290:	f7fe ffb4 	bl	80021fc <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003296:	e008      	b.n	80032aa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003298:	f7fe ffb0 	bl	80021fc <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d901      	bls.n	80032aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80032a6:	2303      	movs	r3, #3
 80032a8:	e04d      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032aa:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <HAL_RCC_OscConfig+0x4ac>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1f0      	bne.n	8003298 <HAL_RCC_OscConfig+0x480>
 80032b6:	e045      	b.n	8003344 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d107      	bne.n	80032d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e040      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40007000 	.word	0x40007000
 80032cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003350 <HAL_RCC_OscConfig+0x538>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d030      	beq.n	8003340 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d129      	bne.n	8003340 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d122      	bne.n	8003340 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003300:	4013      	ands	r3, r2
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003306:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003308:	4293      	cmp	r3, r2
 800330a:	d119      	bne.n	8003340 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003316:	085b      	lsrs	r3, r3, #1
 8003318:	3b01      	subs	r3, #1
 800331a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800331c:	429a      	cmp	r2, r3
 800331e:	d10f      	bne.n	8003340 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800332a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800332c:	429a      	cmp	r2, r3
 800332e:	d107      	bne.n	8003340 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800333c:	429a      	cmp	r2, r3
 800333e:	d001      	beq.n	8003344 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3718      	adds	r7, #24
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40023800 	.word	0x40023800

08003354 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d101      	bne.n	8003366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e042      	b.n	80033ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f7fe fe24 	bl	8001fc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2224      	movs	r2, #36	@ 0x24
 8003384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003396:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 fa09 	bl	80037b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80033ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695a      	ldr	r2, [r3, #20]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80033bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3708      	adds	r7, #8
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08a      	sub	sp, #40	@ 0x28
 80033f8:	af02      	add	r7, sp, #8
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	603b      	str	r3, [r7, #0]
 8003400:	4613      	mov	r3, r2
 8003402:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b20      	cmp	r3, #32
 8003412:	d175      	bne.n	8003500 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d002      	beq.n	8003420 <HAL_UART_Transmit+0x2c>
 800341a:	88fb      	ldrh	r3, [r7, #6]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e06e      	b.n	8003502 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2221      	movs	r2, #33	@ 0x21
 800342e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003432:	f7fe fee3 	bl	80021fc <HAL_GetTick>
 8003436:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	88fa      	ldrh	r2, [r7, #6]
 800343c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	88fa      	ldrh	r2, [r7, #6]
 8003442:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800344c:	d108      	bne.n	8003460 <HAL_UART_Transmit+0x6c>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d104      	bne.n	8003460 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003456:	2300      	movs	r3, #0
 8003458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	61bb      	str	r3, [r7, #24]
 800345e:	e003      	b.n	8003468 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003464:	2300      	movs	r3, #0
 8003466:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003468:	e02e      	b.n	80034c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	2200      	movs	r2, #0
 8003472:	2180      	movs	r1, #128	@ 0x80
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 f8df 	bl	8003638 <UART_WaitOnFlagUntilTimeout>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d005      	beq.n	800348c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2220      	movs	r2, #32
 8003484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e03a      	b.n	8003502 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10b      	bne.n	80034aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	881b      	ldrh	r3, [r3, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	3302      	adds	r3, #2
 80034a6:	61bb      	str	r3, [r7, #24]
 80034a8:	e007      	b.n	80034ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	781a      	ldrb	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	3301      	adds	r3, #1
 80034b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1cb      	bne.n	800346a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	9300      	str	r3, [sp, #0]
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	2200      	movs	r2, #0
 80034da:	2140      	movs	r1, #64	@ 0x40
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f000 f8ab 	bl	8003638 <UART_WaitOnFlagUntilTimeout>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d005      	beq.n	80034f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2220      	movs	r2, #32
 80034ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e006      	b.n	8003502 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2220      	movs	r2, #32
 80034f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80034fc:	2300      	movs	r3, #0
 80034fe:	e000      	b.n	8003502 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003500:	2302      	movs	r3, #2
  }
}
 8003502:	4618      	mov	r0, r3
 8003504:	3720      	adds	r7, #32
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}

0800350a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800350a:	b580      	push	{r7, lr}
 800350c:	b08a      	sub	sp, #40	@ 0x28
 800350e:	af02      	add	r7, sp, #8
 8003510:	60f8      	str	r0, [r7, #12]
 8003512:	60b9      	str	r1, [r7, #8]
 8003514:	603b      	str	r3, [r7, #0]
 8003516:	4613      	mov	r3, r2
 8003518:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b20      	cmp	r3, #32
 8003528:	f040 8081 	bne.w	800362e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d002      	beq.n	8003538 <HAL_UART_Receive+0x2e>
 8003532:	88fb      	ldrh	r3, [r7, #6]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e079      	b.n	8003630 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2200      	movs	r2, #0
 8003540:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2222      	movs	r2, #34	@ 0x22
 8003546:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003550:	f7fe fe54 	bl	80021fc <HAL_GetTick>
 8003554:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	88fa      	ldrh	r2, [r7, #6]
 800355a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	88fa      	ldrh	r2, [r7, #6]
 8003560:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800356a:	d108      	bne.n	800357e <HAL_UART_Receive+0x74>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d104      	bne.n	800357e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003574:	2300      	movs	r3, #0
 8003576:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	61bb      	str	r3, [r7, #24]
 800357c:	e003      	b.n	8003586 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003582:	2300      	movs	r3, #0
 8003584:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003586:	e047      	b.n	8003618 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	2200      	movs	r2, #0
 8003590:	2120      	movs	r1, #32
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 f850 	bl	8003638 <UART_WaitOnFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d005      	beq.n	80035aa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2220      	movs	r2, #32
 80035a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e042      	b.n	8003630 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10c      	bne.n	80035ca <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035bc:	b29a      	uxth	r2, r3
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	3302      	adds	r3, #2
 80035c6:	61bb      	str	r3, [r7, #24]
 80035c8:	e01f      	b.n	800360a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035d2:	d007      	beq.n	80035e4 <HAL_UART_Receive+0xda>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10a      	bne.n	80035f2 <HAL_UART_Receive+0xe8>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d106      	bne.n	80035f2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	b2da      	uxtb	r2, r3
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	701a      	strb	r2, [r3, #0]
 80035f0:	e008      	b.n	8003604 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	3301      	adds	r3, #1
 8003608:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800360e:	b29b      	uxth	r3, r3
 8003610:	3b01      	subs	r3, #1
 8003612:	b29a      	uxth	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800361c:	b29b      	uxth	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1b2      	bne.n	8003588 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2220      	movs	r2, #32
 8003626:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800362a:	2300      	movs	r3, #0
 800362c:	e000      	b.n	8003630 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800362e:	2302      	movs	r3, #2
  }
}
 8003630:	4618      	mov	r0, r3
 8003632:	3720      	adds	r7, #32
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	603b      	str	r3, [r7, #0]
 8003644:	4613      	mov	r3, r2
 8003646:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003648:	e03b      	b.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364a:	6a3b      	ldr	r3, [r7, #32]
 800364c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003650:	d037      	beq.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003652:	f7fe fdd3 	bl	80021fc <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	6a3a      	ldr	r2, [r7, #32]
 800365e:	429a      	cmp	r2, r3
 8003660:	d302      	bcc.n	8003668 <UART_WaitOnFlagUntilTimeout+0x30>
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e03a      	b.n	80036e2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	2b00      	cmp	r3, #0
 8003678:	d023      	beq.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	2b80      	cmp	r3, #128	@ 0x80
 800367e:	d020      	beq.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	2b40      	cmp	r3, #64	@ 0x40
 8003684:	d01d      	beq.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b08      	cmp	r3, #8
 8003692:	d116      	bne.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003694:	2300      	movs	r3, #0
 8003696:	617b      	str	r3, [r7, #20]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	617b      	str	r3, [r7, #20]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 f81d 	bl	80036ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2208      	movs	r2, #8
 80036b4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e00f      	b.n	80036e2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	4013      	ands	r3, r2
 80036cc:	68ba      	ldr	r2, [r7, #8]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	bf0c      	ite	eq
 80036d2:	2301      	moveq	r3, #1
 80036d4:	2300      	movne	r3, #0
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	461a      	mov	r2, r3
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d0b4      	beq.n	800364a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036ea:	b480      	push	{r7}
 80036ec:	b095      	sub	sp, #84	@ 0x54
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	330c      	adds	r3, #12
 80036f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036fc:	e853 3f00 	ldrex	r3, [r3]
 8003700:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003704:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003708:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	330c      	adds	r3, #12
 8003710:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003712:	643a      	str	r2, [r7, #64]	@ 0x40
 8003714:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003716:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003718:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800371a:	e841 2300 	strex	r3, r2, [r1]
 800371e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1e5      	bne.n	80036f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	3314      	adds	r3, #20
 800372c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372e:	6a3b      	ldr	r3, [r7, #32]
 8003730:	e853 3f00 	ldrex	r3, [r3]
 8003734:	61fb      	str	r3, [r7, #28]
   return(result);
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	f023 0301 	bic.w	r3, r3, #1
 800373c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	3314      	adds	r3, #20
 8003744:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003746:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003748:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800374c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800374e:	e841 2300 	strex	r3, r2, [r1]
 8003752:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1e5      	bne.n	8003726 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	2b01      	cmp	r3, #1
 8003760:	d119      	bne.n	8003796 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	330c      	adds	r3, #12
 8003768:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	e853 3f00 	ldrex	r3, [r3]
 8003770:	60bb      	str	r3, [r7, #8]
   return(result);
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	f023 0310 	bic.w	r3, r3, #16
 8003778:	647b      	str	r3, [r7, #68]	@ 0x44
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	330c      	adds	r3, #12
 8003780:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003782:	61ba      	str	r2, [r7, #24]
 8003784:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003786:	6979      	ldr	r1, [r7, #20]
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	e841 2300 	strex	r3, r2, [r1]
 800378e:	613b      	str	r3, [r7, #16]
   return(result);
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1e5      	bne.n	8003762 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2220      	movs	r2, #32
 800379a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80037a4:	bf00      	nop
 80037a6:	3754      	adds	r7, #84	@ 0x54
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037b4:	b0c0      	sub	sp, #256	@ 0x100
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80037c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037cc:	68d9      	ldr	r1, [r3, #12]
 80037ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	ea40 0301 	orr.w	r3, r0, r1
 80037d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	431a      	orrs	r2, r3
 80037e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	431a      	orrs	r2, r3
 80037f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80037fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003808:	f021 010c 	bic.w	r1, r1, #12
 800380c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003816:	430b      	orrs	r3, r1
 8003818:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800381a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800382a:	6999      	ldr	r1, [r3, #24]
 800382c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	ea40 0301 	orr.w	r3, r0, r1
 8003836:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	4b8f      	ldr	r3, [pc, #572]	@ (8003a7c <UART_SetConfig+0x2cc>)
 8003840:	429a      	cmp	r2, r3
 8003842:	d005      	beq.n	8003850 <UART_SetConfig+0xa0>
 8003844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	4b8d      	ldr	r3, [pc, #564]	@ (8003a80 <UART_SetConfig+0x2d0>)
 800384c:	429a      	cmp	r2, r3
 800384e:	d104      	bne.n	800385a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003850:	f7ff f89e 	bl	8002990 <HAL_RCC_GetPCLK2Freq>
 8003854:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003858:	e003      	b.n	8003862 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800385a:	f7ff f885 	bl	8002968 <HAL_RCC_GetPCLK1Freq>
 800385e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800386c:	f040 810c 	bne.w	8003a88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003870:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003874:	2200      	movs	r2, #0
 8003876:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800387a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800387e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003882:	4622      	mov	r2, r4
 8003884:	462b      	mov	r3, r5
 8003886:	1891      	adds	r1, r2, r2
 8003888:	65b9      	str	r1, [r7, #88]	@ 0x58
 800388a:	415b      	adcs	r3, r3
 800388c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800388e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003892:	4621      	mov	r1, r4
 8003894:	eb12 0801 	adds.w	r8, r2, r1
 8003898:	4629      	mov	r1, r5
 800389a:	eb43 0901 	adc.w	r9, r3, r1
 800389e:	f04f 0200 	mov.w	r2, #0
 80038a2:	f04f 0300 	mov.w	r3, #0
 80038a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038b2:	4690      	mov	r8, r2
 80038b4:	4699      	mov	r9, r3
 80038b6:	4623      	mov	r3, r4
 80038b8:	eb18 0303 	adds.w	r3, r8, r3
 80038bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80038c0:	462b      	mov	r3, r5
 80038c2:	eb49 0303 	adc.w	r3, r9, r3
 80038c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80038ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80038d6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80038da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80038de:	460b      	mov	r3, r1
 80038e0:	18db      	adds	r3, r3, r3
 80038e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80038e4:	4613      	mov	r3, r2
 80038e6:	eb42 0303 	adc.w	r3, r2, r3
 80038ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80038ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80038f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80038f4:	f7fd f8dc 	bl	8000ab0 <__aeabi_uldivmod>
 80038f8:	4602      	mov	r2, r0
 80038fa:	460b      	mov	r3, r1
 80038fc:	4b61      	ldr	r3, [pc, #388]	@ (8003a84 <UART_SetConfig+0x2d4>)
 80038fe:	fba3 2302 	umull	r2, r3, r3, r2
 8003902:	095b      	lsrs	r3, r3, #5
 8003904:	011c      	lsls	r4, r3, #4
 8003906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800390a:	2200      	movs	r2, #0
 800390c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003910:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003914:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003918:	4642      	mov	r2, r8
 800391a:	464b      	mov	r3, r9
 800391c:	1891      	adds	r1, r2, r2
 800391e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003920:	415b      	adcs	r3, r3
 8003922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003924:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003928:	4641      	mov	r1, r8
 800392a:	eb12 0a01 	adds.w	sl, r2, r1
 800392e:	4649      	mov	r1, r9
 8003930:	eb43 0b01 	adc.w	fp, r3, r1
 8003934:	f04f 0200 	mov.w	r2, #0
 8003938:	f04f 0300 	mov.w	r3, #0
 800393c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003940:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003944:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003948:	4692      	mov	sl, r2
 800394a:	469b      	mov	fp, r3
 800394c:	4643      	mov	r3, r8
 800394e:	eb1a 0303 	adds.w	r3, sl, r3
 8003952:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003956:	464b      	mov	r3, r9
 8003958:	eb4b 0303 	adc.w	r3, fp, r3
 800395c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800396c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003970:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003974:	460b      	mov	r3, r1
 8003976:	18db      	adds	r3, r3, r3
 8003978:	643b      	str	r3, [r7, #64]	@ 0x40
 800397a:	4613      	mov	r3, r2
 800397c:	eb42 0303 	adc.w	r3, r2, r3
 8003980:	647b      	str	r3, [r7, #68]	@ 0x44
 8003982:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003986:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800398a:	f7fd f891 	bl	8000ab0 <__aeabi_uldivmod>
 800398e:	4602      	mov	r2, r0
 8003990:	460b      	mov	r3, r1
 8003992:	4611      	mov	r1, r2
 8003994:	4b3b      	ldr	r3, [pc, #236]	@ (8003a84 <UART_SetConfig+0x2d4>)
 8003996:	fba3 2301 	umull	r2, r3, r3, r1
 800399a:	095b      	lsrs	r3, r3, #5
 800399c:	2264      	movs	r2, #100	@ 0x64
 800399e:	fb02 f303 	mul.w	r3, r2, r3
 80039a2:	1acb      	subs	r3, r1, r3
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80039aa:	4b36      	ldr	r3, [pc, #216]	@ (8003a84 <UART_SetConfig+0x2d4>)
 80039ac:	fba3 2302 	umull	r2, r3, r3, r2
 80039b0:	095b      	lsrs	r3, r3, #5
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80039b8:	441c      	add	r4, r3
 80039ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039be:	2200      	movs	r2, #0
 80039c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039c4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80039c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80039cc:	4642      	mov	r2, r8
 80039ce:	464b      	mov	r3, r9
 80039d0:	1891      	adds	r1, r2, r2
 80039d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80039d4:	415b      	adcs	r3, r3
 80039d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80039dc:	4641      	mov	r1, r8
 80039de:	1851      	adds	r1, r2, r1
 80039e0:	6339      	str	r1, [r7, #48]	@ 0x30
 80039e2:	4649      	mov	r1, r9
 80039e4:	414b      	adcs	r3, r1
 80039e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80039e8:	f04f 0200 	mov.w	r2, #0
 80039ec:	f04f 0300 	mov.w	r3, #0
 80039f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80039f4:	4659      	mov	r1, fp
 80039f6:	00cb      	lsls	r3, r1, #3
 80039f8:	4651      	mov	r1, sl
 80039fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039fe:	4651      	mov	r1, sl
 8003a00:	00ca      	lsls	r2, r1, #3
 8003a02:	4610      	mov	r0, r2
 8003a04:	4619      	mov	r1, r3
 8003a06:	4603      	mov	r3, r0
 8003a08:	4642      	mov	r2, r8
 8003a0a:	189b      	adds	r3, r3, r2
 8003a0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a10:	464b      	mov	r3, r9
 8003a12:	460a      	mov	r2, r1
 8003a14:	eb42 0303 	adc.w	r3, r2, r3
 8003a18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a28:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003a30:	460b      	mov	r3, r1
 8003a32:	18db      	adds	r3, r3, r3
 8003a34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a36:	4613      	mov	r3, r2
 8003a38:	eb42 0303 	adc.w	r3, r2, r3
 8003a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003a46:	f7fd f833 	bl	8000ab0 <__aeabi_uldivmod>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a84 <UART_SetConfig+0x2d4>)
 8003a50:	fba3 1302 	umull	r1, r3, r3, r2
 8003a54:	095b      	lsrs	r3, r3, #5
 8003a56:	2164      	movs	r1, #100	@ 0x64
 8003a58:	fb01 f303 	mul.w	r3, r1, r3
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	3332      	adds	r3, #50	@ 0x32
 8003a62:	4a08      	ldr	r2, [pc, #32]	@ (8003a84 <UART_SetConfig+0x2d4>)
 8003a64:	fba2 2303 	umull	r2, r3, r2, r3
 8003a68:	095b      	lsrs	r3, r3, #5
 8003a6a:	f003 0207 	and.w	r2, r3, #7
 8003a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4422      	add	r2, r4
 8003a76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a78:	e106      	b.n	8003c88 <UART_SetConfig+0x4d8>
 8003a7a:	bf00      	nop
 8003a7c:	40011000 	.word	0x40011000
 8003a80:	40011400 	.word	0x40011400
 8003a84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a92:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a9a:	4642      	mov	r2, r8
 8003a9c:	464b      	mov	r3, r9
 8003a9e:	1891      	adds	r1, r2, r2
 8003aa0:	6239      	str	r1, [r7, #32]
 8003aa2:	415b      	adcs	r3, r3
 8003aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aa6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003aaa:	4641      	mov	r1, r8
 8003aac:	1854      	adds	r4, r2, r1
 8003aae:	4649      	mov	r1, r9
 8003ab0:	eb43 0501 	adc.w	r5, r3, r1
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	00eb      	lsls	r3, r5, #3
 8003abe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ac2:	00e2      	lsls	r2, r4, #3
 8003ac4:	4614      	mov	r4, r2
 8003ac6:	461d      	mov	r5, r3
 8003ac8:	4643      	mov	r3, r8
 8003aca:	18e3      	adds	r3, r4, r3
 8003acc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ad0:	464b      	mov	r3, r9
 8003ad2:	eb45 0303 	adc.w	r3, r5, r3
 8003ad6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ae6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003aea:	f04f 0200 	mov.w	r2, #0
 8003aee:	f04f 0300 	mov.w	r3, #0
 8003af2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003af6:	4629      	mov	r1, r5
 8003af8:	008b      	lsls	r3, r1, #2
 8003afa:	4621      	mov	r1, r4
 8003afc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b00:	4621      	mov	r1, r4
 8003b02:	008a      	lsls	r2, r1, #2
 8003b04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003b08:	f7fc ffd2 	bl	8000ab0 <__aeabi_uldivmod>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4b60      	ldr	r3, [pc, #384]	@ (8003c94 <UART_SetConfig+0x4e4>)
 8003b12:	fba3 2302 	umull	r2, r3, r3, r2
 8003b16:	095b      	lsrs	r3, r3, #5
 8003b18:	011c      	lsls	r4, r3, #4
 8003b1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b24:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003b2c:	4642      	mov	r2, r8
 8003b2e:	464b      	mov	r3, r9
 8003b30:	1891      	adds	r1, r2, r2
 8003b32:	61b9      	str	r1, [r7, #24]
 8003b34:	415b      	adcs	r3, r3
 8003b36:	61fb      	str	r3, [r7, #28]
 8003b38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b3c:	4641      	mov	r1, r8
 8003b3e:	1851      	adds	r1, r2, r1
 8003b40:	6139      	str	r1, [r7, #16]
 8003b42:	4649      	mov	r1, r9
 8003b44:	414b      	adcs	r3, r1
 8003b46:	617b      	str	r3, [r7, #20]
 8003b48:	f04f 0200 	mov.w	r2, #0
 8003b4c:	f04f 0300 	mov.w	r3, #0
 8003b50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b54:	4659      	mov	r1, fp
 8003b56:	00cb      	lsls	r3, r1, #3
 8003b58:	4651      	mov	r1, sl
 8003b5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b5e:	4651      	mov	r1, sl
 8003b60:	00ca      	lsls	r2, r1, #3
 8003b62:	4610      	mov	r0, r2
 8003b64:	4619      	mov	r1, r3
 8003b66:	4603      	mov	r3, r0
 8003b68:	4642      	mov	r2, r8
 8003b6a:	189b      	adds	r3, r3, r2
 8003b6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b70:	464b      	mov	r3, r9
 8003b72:	460a      	mov	r2, r1
 8003b74:	eb42 0303 	adc.w	r3, r2, r3
 8003b78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b86:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b88:	f04f 0200 	mov.w	r2, #0
 8003b8c:	f04f 0300 	mov.w	r3, #0
 8003b90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b94:	4649      	mov	r1, r9
 8003b96:	008b      	lsls	r3, r1, #2
 8003b98:	4641      	mov	r1, r8
 8003b9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b9e:	4641      	mov	r1, r8
 8003ba0:	008a      	lsls	r2, r1, #2
 8003ba2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003ba6:	f7fc ff83 	bl	8000ab0 <__aeabi_uldivmod>
 8003baa:	4602      	mov	r2, r0
 8003bac:	460b      	mov	r3, r1
 8003bae:	4611      	mov	r1, r2
 8003bb0:	4b38      	ldr	r3, [pc, #224]	@ (8003c94 <UART_SetConfig+0x4e4>)
 8003bb2:	fba3 2301 	umull	r2, r3, r3, r1
 8003bb6:	095b      	lsrs	r3, r3, #5
 8003bb8:	2264      	movs	r2, #100	@ 0x64
 8003bba:	fb02 f303 	mul.w	r3, r2, r3
 8003bbe:	1acb      	subs	r3, r1, r3
 8003bc0:	011b      	lsls	r3, r3, #4
 8003bc2:	3332      	adds	r3, #50	@ 0x32
 8003bc4:	4a33      	ldr	r2, [pc, #204]	@ (8003c94 <UART_SetConfig+0x4e4>)
 8003bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bca:	095b      	lsrs	r3, r3, #5
 8003bcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bd0:	441c      	add	r4, r3
 8003bd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	673b      	str	r3, [r7, #112]	@ 0x70
 8003bda:	677a      	str	r2, [r7, #116]	@ 0x74
 8003bdc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003be0:	4642      	mov	r2, r8
 8003be2:	464b      	mov	r3, r9
 8003be4:	1891      	adds	r1, r2, r2
 8003be6:	60b9      	str	r1, [r7, #8]
 8003be8:	415b      	adcs	r3, r3
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bf0:	4641      	mov	r1, r8
 8003bf2:	1851      	adds	r1, r2, r1
 8003bf4:	6039      	str	r1, [r7, #0]
 8003bf6:	4649      	mov	r1, r9
 8003bf8:	414b      	adcs	r3, r1
 8003bfa:	607b      	str	r3, [r7, #4]
 8003bfc:	f04f 0200 	mov.w	r2, #0
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003c08:	4659      	mov	r1, fp
 8003c0a:	00cb      	lsls	r3, r1, #3
 8003c0c:	4651      	mov	r1, sl
 8003c0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c12:	4651      	mov	r1, sl
 8003c14:	00ca      	lsls	r2, r1, #3
 8003c16:	4610      	mov	r0, r2
 8003c18:	4619      	mov	r1, r3
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	4642      	mov	r2, r8
 8003c1e:	189b      	adds	r3, r3, r2
 8003c20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c22:	464b      	mov	r3, r9
 8003c24:	460a      	mov	r2, r1
 8003c26:	eb42 0303 	adc.w	r3, r2, r3
 8003c2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c36:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c38:	f04f 0200 	mov.w	r2, #0
 8003c3c:	f04f 0300 	mov.w	r3, #0
 8003c40:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003c44:	4649      	mov	r1, r9
 8003c46:	008b      	lsls	r3, r1, #2
 8003c48:	4641      	mov	r1, r8
 8003c4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c4e:	4641      	mov	r1, r8
 8003c50:	008a      	lsls	r2, r1, #2
 8003c52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c56:	f7fc ff2b 	bl	8000ab0 <__aeabi_uldivmod>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c94 <UART_SetConfig+0x4e4>)
 8003c60:	fba3 1302 	umull	r1, r3, r3, r2
 8003c64:	095b      	lsrs	r3, r3, #5
 8003c66:	2164      	movs	r1, #100	@ 0x64
 8003c68:	fb01 f303 	mul.w	r3, r1, r3
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	3332      	adds	r3, #50	@ 0x32
 8003c72:	4a08      	ldr	r2, [pc, #32]	@ (8003c94 <UART_SetConfig+0x4e4>)
 8003c74:	fba2 2303 	umull	r2, r3, r2, r3
 8003c78:	095b      	lsrs	r3, r3, #5
 8003c7a:	f003 020f 	and.w	r2, r3, #15
 8003c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4422      	add	r2, r4
 8003c86:	609a      	str	r2, [r3, #8]
}
 8003c88:	bf00      	nop
 8003c8a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c94:	51eb851f 	.word	0x51eb851f

08003c98 <memset>:
 8003c98:	4402      	add	r2, r0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d100      	bne.n	8003ca2 <memset+0xa>
 8003ca0:	4770      	bx	lr
 8003ca2:	f803 1b01 	strb.w	r1, [r3], #1
 8003ca6:	e7f9      	b.n	8003c9c <memset+0x4>

08003ca8 <__libc_init_array>:
 8003ca8:	b570      	push	{r4, r5, r6, lr}
 8003caa:	4d0d      	ldr	r5, [pc, #52]	@ (8003ce0 <__libc_init_array+0x38>)
 8003cac:	4c0d      	ldr	r4, [pc, #52]	@ (8003ce4 <__libc_init_array+0x3c>)
 8003cae:	1b64      	subs	r4, r4, r5
 8003cb0:	10a4      	asrs	r4, r4, #2
 8003cb2:	2600      	movs	r6, #0
 8003cb4:	42a6      	cmp	r6, r4
 8003cb6:	d109      	bne.n	8003ccc <__libc_init_array+0x24>
 8003cb8:	4d0b      	ldr	r5, [pc, #44]	@ (8003ce8 <__libc_init_array+0x40>)
 8003cba:	4c0c      	ldr	r4, [pc, #48]	@ (8003cec <__libc_init_array+0x44>)
 8003cbc:	f000 f818 	bl	8003cf0 <_init>
 8003cc0:	1b64      	subs	r4, r4, r5
 8003cc2:	10a4      	asrs	r4, r4, #2
 8003cc4:	2600      	movs	r6, #0
 8003cc6:	42a6      	cmp	r6, r4
 8003cc8:	d105      	bne.n	8003cd6 <__libc_init_array+0x2e>
 8003cca:	bd70      	pop	{r4, r5, r6, pc}
 8003ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cd0:	4798      	blx	r3
 8003cd2:	3601      	adds	r6, #1
 8003cd4:	e7ee      	b.n	8003cb4 <__libc_init_array+0xc>
 8003cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cda:	4798      	blx	r3
 8003cdc:	3601      	adds	r6, #1
 8003cde:	e7f2      	b.n	8003cc6 <__libc_init_array+0x1e>
 8003ce0:	08003d34 	.word	0x08003d34
 8003ce4:	08003d34 	.word	0x08003d34
 8003ce8:	08003d34 	.word	0x08003d34
 8003cec:	08003d38 	.word	0x08003d38

08003cf0 <_init>:
 8003cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cf2:	bf00      	nop
 8003cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cf6:	bc08      	pop	{r3}
 8003cf8:	469e      	mov	lr, r3
 8003cfa:	4770      	bx	lr

08003cfc <_fini>:
 8003cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cfe:	bf00      	nop
 8003d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d02:	bc08      	pop	{r3}
 8003d04:	469e      	mov	lr, r3
 8003d06:	4770      	bx	lr
