|eecs301_lab6
ADC_CONVST <= <GND>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
CLOCK_50 => CLOCK_50.IN10
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
KEY[0] => timer_reset.IN1
KEY[1] => _.IN1
KEY[2] => down.IN1
KEY[3] => up.IN1
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
SW[0] => count_set.IN2
SW[1] => min_hr.IN1
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => video_en.IN1
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_BLANK_N <= <GND>
VGA_CLK <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_SYNC_N <= <GND>
VGA_VS <= <GND>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> sync_clk:sync_a.in
GPIO_0[7] <> sync_clk:sync_b.in
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> <GND>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> <UNC>
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> <UNC>
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> <UNC>
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|eecs301_lab6|pll:freq_gen
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0
outclk_1 <= pll_0002:pll_inst.outclk_1
locked <= pll_0002:pll_inst.locked


|eecs301_lab6|pll:freq_gen|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|eecs301_lab6|pll:freq_gen|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|eecs301_lab6|second_clock_gen:second_gen
clk1mhz => second_clock~reg0.CLK
clk1mhz => count[0].CLK
clk1mhz => count[1].CLK
clk1mhz => count[2].CLK
clk1mhz => count[3].CLK
clk1mhz => count[4].CLK
clk1mhz => count[5].CLK
clk1mhz => count[6].CLK
clk1mhz => count[7].CLK
clk1mhz => count[8].CLK
clk1mhz => count[9].CLK
clk1mhz => count[10].CLK
clk1mhz => count[11].CLK
clk1mhz => count[12].CLK
clk1mhz => count[13].CLK
clk1mhz => count[14].CLK
clk1mhz => count[15].CLK
clk1mhz => count[16].CLK
clk1mhz => count[17].CLK
clk1mhz => count[18].CLK
clk1mhz => count[19].CLK
second_clock <= second_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|video_position_sync:sync_display
disp_clk => v_counter[0].CLK
disp_clk => v_counter[1].CLK
disp_clk => v_counter[2].CLK
disp_clk => v_counter[3].CLK
disp_clk => v_counter[4].CLK
disp_clk => v_counter[5].CLK
disp_clk => v_counter[6].CLK
disp_clk => v_counter[7].CLK
disp_clk => v_counter[8].CLK
disp_clk => v_counter[9].CLK
disp_clk => h_counter[0].CLK
disp_clk => h_counter[1].CLK
disp_clk => h_counter[2].CLK
disp_clk => h_counter[3].CLK
disp_clk => h_counter[4].CLK
disp_clk => h_counter[5].CLK
disp_clk => h_counter[6].CLK
disp_clk => h_counter[7].CLK
disp_clk => h_counter[8].CLK
disp_clk => h_counter[9].CLK
disp_clk => v_pos[0]~reg0.CLK
disp_clk => v_pos[1]~reg0.CLK
disp_clk => v_pos[2]~reg0.CLK
disp_clk => v_pos[3]~reg0.CLK
disp_clk => v_pos[4]~reg0.CLK
disp_clk => v_pos[5]~reg0.CLK
disp_clk => v_pos[6]~reg0.CLK
disp_clk => v_pos[7]~reg0.CLK
disp_clk => v_pos[8]~reg0.CLK
disp_clk => v_pos[9]~reg0.CLK
disp_clk => h_pos[0]~reg0.CLK
disp_clk => h_pos[1]~reg0.CLK
disp_clk => h_pos[2]~reg0.CLK
disp_clk => h_pos[3]~reg0.CLK
disp_clk => h_pos[4]~reg0.CLK
disp_clk => h_pos[5]~reg0.CLK
disp_clk => h_pos[6]~reg0.CLK
disp_clk => h_pos[7]~reg0.CLK
disp_clk => h_pos[8]~reg0.CLK
disp_clk => h_pos[9]~reg0.CLK
disp_clk => v_blank~reg0.CLK
disp_clk => valid_draw~reg0.CLK
disp_clk => disp_vsync~reg0.CLK
disp_clk => disp_hsync~reg0.CLK
en => disp_hsync.OUTPUTSELECT
en => disp_vsync.OUTPUTSELECT
en => valid_draw.OUTPUTSELECT
en => v_blank.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => h_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => v_pos.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => h_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
en => v_counter.OUTPUTSELECT
valid_draw <= valid_draw~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_blank <= v_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[0] <= h_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[1] <= h_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[2] <= h_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[3] <= h_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[4] <= h_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[5] <= h_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[6] <= h_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[7] <= h_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[8] <= h_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_pos[9] <= h_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[0] <= v_pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[1] <= v_pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[2] <= v_pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[3] <= v_pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[4] <= v_pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[5] <= v_pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[6] <= v_pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[7] <= v_pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[8] <= v_pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_pos[9] <= v_pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_hsync <= disp_hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_vsync <= disp_vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|timer:timer_main
second_clock => alarm~reg0.CLK
second_clock => hr1[0].CLK
second_clock => hr1[1].CLK
second_clock => hr1[2].CLK
second_clock => hr1[3].CLK
second_clock => hr0[0].CLK
second_clock => hr0[1].CLK
second_clock => hr0[2].CLK
second_clock => hr0[3].CLK
second_clock => min1[0].CLK
second_clock => min1[1].CLK
second_clock => min1[2].CLK
second_clock => min1[3].CLK
second_clock => min0[0].CLK
second_clock => min0[1].CLK
second_clock => min0[2].CLK
second_clock => min0[3].CLK
second_clock => sec1[0].CLK
second_clock => sec1[1].CLK
second_clock => sec1[2].CLK
second_clock => sec1[3].CLK
second_clock => sec0[0].CLK
second_clock => sec0[1].CLK
second_clock => sec0[2].CLK
second_clock => sec0[3].CLK
count_set => has_reset.ACLR
count_set => sec0.OUTPUTSELECT
count_set => sec0.OUTPUTSELECT
count_set => sec0.OUTPUTSELECT
count_set => sec0.OUTPUTSELECT
count_set => sec1.OUTPUTSELECT
count_set => sec1.OUTPUTSELECT
count_set => sec1.OUTPUTSELECT
count_set => sec1.OUTPUTSELECT
count_set => min0.OUTPUTSELECT
count_set => min0.OUTPUTSELECT
count_set => min0.OUTPUTSELECT
count_set => min0.OUTPUTSELECT
count_set => min1.OUTPUTSELECT
count_set => min1.OUTPUTSELECT
count_set => min1.OUTPUTSELECT
count_set => min1.OUTPUTSELECT
count_set => hr0.OUTPUTSELECT
count_set => hr0.OUTPUTSELECT
count_set => hr0.OUTPUTSELECT
count_set => hr0.OUTPUTSELECT
count_set => hr1.OUTPUTSELECT
count_set => hr1.OUTPUTSELECT
count_set => hr1.OUTPUTSELECT
count_set => hr1.OUTPUTSELECT
count_set => alarm.OUTPUTSELECT
min_hr => always0.IN0
min_hr => always0.IN0
min_hr => always0.IN0
min_hr => always0.IN0
reset => has_reset.CLK
up => always0.IN1
up => always0.IN1
down => always0.IN1
down => always0.IN1
bcd_digits[0] <= sec0[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[1] <= sec0[1].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[2] <= sec0[2].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[3] <= sec0[3].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[4] <= sec1[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[5] <= sec1[1].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[6] <= sec1[2].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[7] <= sec1[3].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[8] <= min0[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[9] <= min0[1].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[10] <= min0[2].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[11] <= min0[3].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[12] <= min1[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[13] <= min1[1].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[14] <= min1[2].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[15] <= min1[3].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[16] <= hr0[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[17] <= hr0[1].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[18] <= hr0[2].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[19] <= hr0[3].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[20] <= hr1[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[21] <= hr1[1].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[22] <= hr1[2].DB_MAX_OUTPUT_PORT_TYPE
bcd_digits[23] <= hr1[3].DB_MAX_OUTPUT_PORT_TYPE
alarm <= alarm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|video_controller:controller
disp_clock => disp_clock.IN2
en => always0.IN0
count_set => ~NO_FANOUT~
bcd_digits[0] => bcd_digits[0].IN1
bcd_digits[1] => bcd_digits[1].IN1
bcd_digits[2] => bcd_digits[2].IN1
bcd_digits[3] => bcd_digits[3].IN1
bcd_digits[4] => bcd_digits[4].IN1
bcd_digits[5] => bcd_digits[5].IN1
bcd_digits[6] => bcd_digits[6].IN1
bcd_digits[7] => bcd_digits[7].IN1
bcd_digits[8] => bcd_digits[8].IN1
bcd_digits[9] => bcd_digits[9].IN1
bcd_digits[10] => bcd_digits[10].IN1
bcd_digits[11] => bcd_digits[11].IN1
bcd_digits[12] => bcd_digits[12].IN1
bcd_digits[13] => bcd_digits[13].IN1
bcd_digits[14] => bcd_digits[14].IN1
bcd_digits[15] => bcd_digits[15].IN1
bcd_digits[16] => bcd_digits[16].IN1
bcd_digits[17] => bcd_digits[17].IN1
bcd_digits[18] => bcd_digits[18].IN1
bcd_digits[19] => bcd_digits[19].IN1
bcd_digits[20] => bcd_digits[20].IN1
bcd_digits[21] => bcd_digits[21].IN1
bcd_digits[22] => bcd_digits[22].IN1
bcd_digits[23] => bcd_digits[23].IN1
alarm => disp_green.OUTPUTSELECT
alarm => disp_red.OUTPUTSELECT
valid_draw => always0.IN1
v_blank => _.IN1
h_pos[0] => h_pos[0].IN1
h_pos[1] => h_pos[1].IN1
h_pos[2] => h_pos[2].IN1
h_pos[3] => h_pos[3].IN1
h_pos[4] => h_pos[4].IN1
h_pos[5] => h_pos[5].IN1
h_pos[6] => h_pos[6].IN1
h_pos[7] => h_pos[7].IN1
h_pos[8] => h_pos[8].IN1
h_pos[9] => h_pos[9].IN1
v_pos[0] => v_pos[0].IN1
v_pos[1] => v_pos[1].IN1
v_pos[2] => v_pos[2].IN1
v_pos[3] => v_pos[3].IN1
v_pos[4] => v_pos[4].IN1
v_pos[5] => v_pos[5].IN1
v_pos[6] => v_pos[6].IN1
v_pos[7] => v_pos[7].IN1
v_pos[8] => v_pos[8].IN1
v_pos[9] => v_pos[9].IN1
disp_red[0] <= disp_red[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
disp_red[1] <= disp_red[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
disp_red[2] <= disp_red[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
disp_red[3] <= disp_red[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
disp_red[4] <= disp_red[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
disp_red[5] <= disp_red[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
disp_red[6] <= <GND>
disp_red[7] <= disp_red[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
disp_green[0] <= disp_green.DB_MAX_OUTPUT_PORT_TYPE
disp_green[1] <= disp_green.DB_MAX_OUTPUT_PORT_TYPE
disp_green[2] <= disp_green.DB_MAX_OUTPUT_PORT_TYPE
disp_green[3] <= disp_green.DB_MAX_OUTPUT_PORT_TYPE
disp_green[4] <= disp_green.DB_MAX_OUTPUT_PORT_TYPE
disp_green[5] <= disp_green.DB_MAX_OUTPUT_PORT_TYPE
disp_green[6] <= <GND>
disp_green[7] <= disp_green.DB_MAX_OUTPUT_PORT_TYPE
disp_blue[0] <= <GND>
disp_blue[1] <= <GND>
disp_blue[2] <= <GND>
disp_blue[3] <= <GND>
disp_blue[4] <= <GND>
disp_blue[5] <= <GND>
disp_blue[6] <= <GND>
disp_blue[7] <= <GND>


|eecs301_lab6|video_controller:controller|font_rom:font
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => addr_reg[8].CLK
clk => addr_reg[9].CLK
clk => addr_reg[10].CLK
addr[0] => addr_reg[0].DATAIN
addr[1] => addr_reg[1].DATAIN
addr[2] => addr_reg[2].DATAIN
addr[3] => addr_reg[3].DATAIN
addr[4] => addr_reg[4].DATAIN
addr[5] => addr_reg[5].DATAIN
addr[6] => addr_reg[6].DATAIN
addr[7] => addr_reg[7].DATAIN
addr[8] => addr_reg[8].DATAIN
addr[9] => addr_reg[9].DATAIN
addr[10] => addr_reg[10].DATAIN
data[0] <= Ram0.DATAOUT
data[1] <= Ram0.DATAOUT1
data[2] <= Ram0.DATAOUT2
data[3] <= Ram0.DATAOUT3
data[4] <= Ram0.DATAOUT4
data[5] <= Ram0.DATAOUT5
data[6] <= Ram0.DATAOUT6
data[7] <= Ram0.DATAOUT7


|eecs301_lab6|video_controller:controller|char_displayer:comb_3
clock => h_pos_prev_3[0].CLK
clock => h_pos_prev_3[1].CLK
clock => h_pos_prev_3[2].CLK
clock => h_pos_prev_2[0].CLK
clock => h_pos_prev_2[1].CLK
clock => h_pos_prev_2[2].CLK
clock => h_pos_prev[0].CLK
clock => h_pos_prev[1].CLK
clock => h_pos_prev[2].CLK
clock => h_pos_adjusted[0].CLK
clock => h_pos_adjusted[1].CLK
clock => h_pos_adjusted[2].CLK
clock => h_pos_adjusted[3].CLK
clock => h_pos_adjusted[4].CLK
clock => h_pos_adjusted[5].CLK
clock => h_pos_adjusted[6].CLK
clock => h_pos_adjusted[7].CLK
clock => h_pos_adjusted[8].CLK
clock => h_pos_adjusted[9].CLK
en => ~NO_FANOUT~
h_pos[0] => Add0.IN20
h_pos[1] => Add0.IN19
h_pos[2] => Add0.IN18
h_pos[3] => Add0.IN17
h_pos[4] => Add0.IN16
h_pos[5] => Add0.IN15
h_pos[6] => Add0.IN14
h_pos[7] => Add0.IN13
h_pos[8] => Add0.IN12
h_pos[9] => Add0.IN11
v_pos[0] => rom_addr[0].DATAIN
v_pos[1] => rom_addr[1].DATAIN
v_pos[2] => rom_addr[2].DATAIN
v_pos[3] => rom_addr[3].DATAIN
v_pos[4] => Equal0.IN32
v_pos[5] => Equal0.IN31
v_pos[6] => Equal0.IN30
v_pos[7] => Equal0.IN29
v_pos[8] => Equal0.IN28
v_pos[9] => Equal0.IN27
bcd_digits[0] => selected_addr.DATAB
bcd_digits[1] => selected_addr.DATAB
bcd_digits[2] => selected_addr.DATAB
bcd_digits[3] => selected_addr.DATAB
bcd_digits[4] => selected_addr.DATAB
bcd_digits[5] => selected_addr.DATAB
bcd_digits[6] => selected_addr.DATAB
bcd_digits[7] => selected_addr.DATAB
bcd_digits[8] => selected_addr.DATAB
bcd_digits[9] => selected_addr.DATAB
bcd_digits[10] => selected_addr.DATAB
bcd_digits[11] => selected_addr.DATAB
bcd_digits[12] => selected_addr.DATAB
bcd_digits[13] => selected_addr.DATAB
bcd_digits[14] => selected_addr.DATAB
bcd_digits[15] => selected_addr.DATAB
bcd_digits[16] => selected_addr.DATAB
bcd_digits[17] => selected_addr.DATAB
bcd_digits[18] => selected_addr.DATAB
bcd_digits[19] => selected_addr.DATAB
bcd_digits[20] => selected_addr.DATAB
bcd_digits[21] => selected_addr.DATAB
bcd_digits[22] => selected_addr.DATAB
bcd_digits[23] => selected_addr.DATAB
rom_data[0] => Mux0.IN0
rom_data[1] => Mux0.IN1
rom_data[2] => Mux0.IN2
rom_data[3] => Mux0.IN3
rom_data[4] => Mux0.IN4
rom_data[5] => Mux0.IN5
rom_data[6] => Mux0.IN6
rom_data[7] => Mux0.IN7
rom_addr[0] <= v_pos[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= v_pos[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= v_pos[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= v_pos[3].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= selected_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= selected_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= selected_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= selected_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= selected_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[9] <= selected_addr.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[10] <= <GND>
char_area <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|sync_clk:sync_enable
clk => temp.CLK
in => temp.DATAIN
out <= temp.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|sync_clk:sync_change
clk => temp.CLK
in => temp.DATAIN
out <= temp.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|sync_clk:sync_a
clk => temp.CLK
in => temp.DATAIN
out <= temp.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|sync_clk:sync_b
clk => temp.CLK
in => temp.DATAIN
out <= temp.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|values:set_v
clk => temp_freq[0].CLK
clk => temp_freq[1].CLK
clk => temp_freq[2].CLK
clk => temp_freq[3].CLK
clk => temp_freq[4].CLK
clk => temp_freq[5].CLK
clk => temp_freq[6].CLK
clk => temp_freq[7].CLK
clk => temp_freq[8].CLK
clk => temp_freq[9].CLK
clk => temp_freq[10].CLK
clk => temp_freq[11].CLK
clk => temp_freq[12].CLK
clk => temp_freq[13].CLK
clk => temp_freq[14].CLK
clk => temp_freq[15].CLK
clk => temp_freq[16].CLK
clk => temp_freq[17].CLK
clk => temp_freq[18].CLK
clk => temp_freq[19].CLK
clk => temp_freq[20].CLK
clk => temp_freq[21].CLK
clk => temp_freq[22].CLK
clk => temp_freq[23].CLK
clk => temp_freq[24].CLK
clk => temp_freq[25].CLK
clk => temp_freq[26].CLK
clk => temp_freq[27].CLK
clk => temp_freq[28].CLK
clk => temp_freq[29].CLK
clk => temp_freq[30].CLK
clk => temp_freq[31].CLK
clk => temp_amp[0].CLK
clk => temp_amp[1].CLK
clk => temp_amp[2].CLK
clk => temp_amp[3].CLK
clk => temp_amp[4].CLK
clk => temp_amp[5].CLK
clk => temp_amp[6].CLK
clk => temp_amp[7].CLK
clk => temp_amp[8].CLK
clk => last_a.CLK
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_amp.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
reset_button => temp_freq.OUTPUTSELECT
A => always0.IN1
A => last_a.DATAIN
B => always0.IN1
B => always0.IN1
B => always0.IN1
B => always0.IN1
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_amp.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
change_switch => temp_freq.OUTPUTSELECT
amp_out[0] <= temp_amp[0].DB_MAX_OUTPUT_PORT_TYPE
amp_out[1] <= temp_amp[1].DB_MAX_OUTPUT_PORT_TYPE
amp_out[2] <= temp_amp[2].DB_MAX_OUTPUT_PORT_TYPE
amp_out[3] <= temp_amp[3].DB_MAX_OUTPUT_PORT_TYPE
amp_out[4] <= temp_amp[4].DB_MAX_OUTPUT_PORT_TYPE
amp_out[5] <= temp_amp[5].DB_MAX_OUTPUT_PORT_TYPE
amp_out[6] <= temp_amp[6].DB_MAX_OUTPUT_PORT_TYPE
amp_out[7] <= temp_amp[7].DB_MAX_OUTPUT_PORT_TYPE
amp_out[8] <= temp_amp[8].DB_MAX_OUTPUT_PORT_TYPE
freq_out[0] <= temp_freq[0].DB_MAX_OUTPUT_PORT_TYPE
freq_out[1] <= temp_freq[1].DB_MAX_OUTPUT_PORT_TYPE
freq_out[2] <= temp_freq[2].DB_MAX_OUTPUT_PORT_TYPE
freq_out[3] <= temp_freq[3].DB_MAX_OUTPUT_PORT_TYPE
freq_out[4] <= temp_freq[4].DB_MAX_OUTPUT_PORT_TYPE
freq_out[5] <= temp_freq[5].DB_MAX_OUTPUT_PORT_TYPE
freq_out[6] <= temp_freq[6].DB_MAX_OUTPUT_PORT_TYPE
freq_out[7] <= temp_freq[7].DB_MAX_OUTPUT_PORT_TYPE
freq_out[8] <= temp_freq[8].DB_MAX_OUTPUT_PORT_TYPE
freq_out[9] <= temp_freq[9].DB_MAX_OUTPUT_PORT_TYPE
freq_out[10] <= temp_freq[10].DB_MAX_OUTPUT_PORT_TYPE
freq_out[11] <= temp_freq[11].DB_MAX_OUTPUT_PORT_TYPE
freq_out[12] <= temp_freq[12].DB_MAX_OUTPUT_PORT_TYPE
freq_out[13] <= temp_freq[13].DB_MAX_OUTPUT_PORT_TYPE
freq_out[14] <= temp_freq[14].DB_MAX_OUTPUT_PORT_TYPE
freq_out[15] <= temp_freq[15].DB_MAX_OUTPUT_PORT_TYPE
freq_out[16] <= temp_freq[16].DB_MAX_OUTPUT_PORT_TYPE
freq_out[17] <= temp_freq[17].DB_MAX_OUTPUT_PORT_TYPE
freq_out[18] <= temp_freq[18].DB_MAX_OUTPUT_PORT_TYPE
freq_out[19] <= temp_freq[19].DB_MAX_OUTPUT_PORT_TYPE
freq_out[20] <= temp_freq[20].DB_MAX_OUTPUT_PORT_TYPE
freq_out[21] <= temp_freq[21].DB_MAX_OUTPUT_PORT_TYPE
freq_out[22] <= temp_freq[22].DB_MAX_OUTPUT_PORT_TYPE
freq_out[23] <= temp_freq[23].DB_MAX_OUTPUT_PORT_TYPE
freq_out[24] <= temp_freq[24].DB_MAX_OUTPUT_PORT_TYPE
freq_out[25] <= temp_freq[25].DB_MAX_OUTPUT_PORT_TYPE
freq_out[26] <= temp_freq[26].DB_MAX_OUTPUT_PORT_TYPE
freq_out[27] <= temp_freq[27].DB_MAX_OUTPUT_PORT_TYPE
freq_out[28] <= temp_freq[28].DB_MAX_OUTPUT_PORT_TYPE
freq_out[29] <= temp_freq[29].DB_MAX_OUTPUT_PORT_TYPE
freq_out[30] <= temp_freq[30].DB_MAX_OUTPUT_PORT_TYPE
freq_out[31] <= temp_freq[31].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|slow_down:cs
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => out~reg0.CLK
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter_internal_byte[0] <= <GND>
counter_internal_byte[1] <= <GND>
counter_internal_byte[2] <= <GND>
counter_internal_byte[3] <= <GND>
counter_internal_byte[4] <= <GND>
counter_internal_byte[5] <= <GND>
counter_internal_byte[6] <= <GND>
counter_internal_byte[7] <= <GND>


|eecs301_lab6|NCO_Lab3:u0
clk => clk.IN1
clken => clken.IN1
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
fsin_o[0] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[1] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[2] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[3] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[4] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[5] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[6] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[7] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[8] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[9] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[10] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
fsin_o[11] <= NCO_Lab3_nco_ii_0:nco_ii_0.fsin_o
out_valid <= NCO_Lab3_nco_ii_0:nco_ii_0.out_valid
reset_n => reset_n.IN1


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0
clk => clk.IN43
reset_n => reset.IN43
clken => clken.IN43
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
phi_inc_i[20] => phi_inc_i_w[20].IN1
phi_inc_i[21] => phi_inc_i_w[21].IN1
phi_inc_i[22] => phi_inc_i_w[22].IN1
phi_inc_i[23] => phi_inc_i_w[23].IN1
phi_inc_i[24] => phi_inc_i_w[24].IN1
phi_inc_i[25] => phi_inc_i_w[25].IN1
phi_inc_i[26] => phi_inc_i_w[26].IN1
phi_inc_i[27] => phi_inc_i_w[27].IN1
phi_inc_i[28] => phi_inc_i_w[28].IN1
phi_inc_i[29] => phi_inc_i_w[29].IN1
phi_inc_i[30] => phi_inc_i_w[30].IN1
phi_inc_i[31] => phi_inc_i_w[31].IN1
fsin_o[0] <= sop_reg:sop.sin_o
fsin_o[1] <= sop_reg:sop.sin_o
fsin_o[2] <= sop_reg:sop.sin_o
fsin_o[3] <= sop_reg:sop.sin_o
fsin_o[4] <= sop_reg:sop.sin_o
fsin_o[5] <= sop_reg:sop.sin_o
fsin_o[6] <= sop_reg:sop.sin_o
fsin_o[7] <= sop_reg:sop.sin_o
fsin_o[8] <= sop_reg:sop.sin_o
fsin_o[9] <= sop_reg:sop.sin_o
fsin_o[10] <= sop_reg:sop.sin_o
fsin_o[11] <= sop_reg:sop.sin_o
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cord_init:ci
clk => corz[0]~reg0.CLK
clk => corz[1]~reg0.CLK
clk => corz[2]~reg0.CLK
clk => corz[3]~reg0.CLK
clk => corz[4]~reg0.CLK
clk => corz[5]~reg0.CLK
clk => corz[6]~reg0.CLK
clk => corz[7]~reg0.CLK
clk => corz[8]~reg0.CLK
clk => corz[9]~reg0.CLK
clk => corz[10]~reg0.CLK
clk => corz[11]~reg0.CLK
clk => corz[12]~reg0.CLK
clk => corz[13]~reg0.CLK
clk => corz[14]~reg0.CLK
clk => corz[15]~reg0.CLK
clk => cory[0]~reg0.CLK
clk => cory[1]~reg0.CLK
clk => cory[2]~reg0.CLK
clk => cory[3]~reg0.CLK
clk => cory[4]~reg0.CLK
clk => cory[5]~reg0.CLK
clk => cory[6]~reg0.CLK
clk => cory[7]~reg0.CLK
clk => cory[8]~reg0.CLK
clk => cory[9]~reg0.CLK
clk => cory[10]~reg0.CLK
clk => cory[11]~reg0.CLK
clk => corx[0]~reg0.CLK
clk => corx[1]~reg0.CLK
clk => corx[2]~reg0.CLK
clk => corx[3]~reg0.CLK
clk => corx[4]~reg0.CLK
clk => corx[5]~reg0.CLK
clk => corx[6]~reg0.CLK
clk => corx[7]~reg0.CLK
clk => corx[8]~reg0.CLK
clk => corx[9]~reg0.CLK
clk => corx[10]~reg0.CLK
clk => corx[11]~reg0.CLK
clken => corz[0]~reg0.ENA
clken => corx[11]~reg0.ENA
clken => corx[10]~reg0.ENA
clken => corx[9]~reg0.ENA
clken => corx[8]~reg0.ENA
clken => corx[7]~reg0.ENA
clken => corx[6]~reg0.ENA
clken => corx[5]~reg0.ENA
clken => corx[4]~reg0.ENA
clken => corx[3]~reg0.ENA
clken => corx[2]~reg0.ENA
clken => corx[1]~reg0.ENA
clken => corx[0]~reg0.ENA
clken => cory[11]~reg0.ENA
clken => cory[10]~reg0.ENA
clken => cory[9]~reg0.ENA
clken => cory[8]~reg0.ENA
clken => cory[7]~reg0.ENA
clken => cory[6]~reg0.ENA
clken => cory[5]~reg0.ENA
clken => cory[4]~reg0.ENA
clken => cory[3]~reg0.ENA
clken => cory[2]~reg0.ENA
clken => cory[1]~reg0.ENA
clken => cory[0]~reg0.ENA
clken => corz[15]~reg0.ENA
clken => corz[14]~reg0.ENA
clken => corz[13]~reg0.ENA
clken => corz[12]~reg0.ENA
clken => corz[11]~reg0.ENA
clken => corz[10]~reg0.ENA
clken => corz[9]~reg0.ENA
clken => corz[8]~reg0.ENA
clken => corz[7]~reg0.ENA
clken => corz[6]~reg0.ENA
clken => corz[5]~reg0.ENA
clken => corz[4]~reg0.ENA
clken => corz[3]~reg0.ENA
clken => corz[2]~reg0.ENA
clken => corz[1]~reg0.ENA
reset => corz[0]~reg0.ACLR
reset => corz[1]~reg0.ACLR
reset => corz[2]~reg0.ACLR
reset => corz[3]~reg0.ACLR
reset => corz[4]~reg0.ACLR
reset => corz[5]~reg0.ACLR
reset => corz[6]~reg0.ACLR
reset => corz[7]~reg0.ACLR
reset => corz[8]~reg0.ACLR
reset => corz[9]~reg0.ACLR
reset => corz[10]~reg0.ACLR
reset => corz[11]~reg0.ACLR
reset => corz[12]~reg0.ACLR
reset => corz[13]~reg0.ACLR
reset => corz[14]~reg0.ACLR
reset => corz[15]~reg0.ACLR
reset => cory[0]~reg0.ACLR
reset => cory[1]~reg0.ACLR
reset => cory[2]~reg0.ACLR
reset => cory[3]~reg0.ACLR
reset => cory[4]~reg0.ACLR
reset => cory[5]~reg0.ACLR
reset => cory[6]~reg0.ACLR
reset => cory[7]~reg0.ACLR
reset => cory[8]~reg0.ACLR
reset => cory[9]~reg0.ACLR
reset => cory[10]~reg0.ACLR
reset => cory[11]~reg0.ACLR
reset => corx[0]~reg0.ACLR
reset => corx[1]~reg0.ACLR
reset => corx[2]~reg0.ACLR
reset => corx[3]~reg0.ACLR
reset => corx[4]~reg0.ACLR
reset => corx[5]~reg0.ACLR
reset => corx[6]~reg0.ACLR
reset => corx[7]~reg0.ACLR
reset => corx[8]~reg0.ACLR
reset => corx[9]~reg0.ACLR
reset => corx[10]~reg0.ACLR
reset => corx[11]~reg0.ACLR
phi_acc_w[0] => ~NO_FANOUT~
phi_acc_w[1] => ~NO_FANOUT~
phi_acc_w[2] => ~NO_FANOUT~
phi_acc_w[3] => ~NO_FANOUT~
phi_acc_w[4] => corz[0]~reg0.DATAIN
phi_acc_w[5] => corz[1]~reg0.DATAIN
phi_acc_w[6] => corz[2]~reg0.DATAIN
phi_acc_w[7] => corz[3]~reg0.DATAIN
phi_acc_w[8] => corz[4]~reg0.DATAIN
phi_acc_w[9] => corz[5]~reg0.DATAIN
phi_acc_w[10] => corz[6]~reg0.DATAIN
phi_acc_w[11] => corz[7]~reg0.DATAIN
phi_acc_w[12] => corz[8]~reg0.DATAIN
phi_acc_w[13] => corz[9]~reg0.DATAIN
phi_acc_w[14] => corz[10]~reg0.DATAIN
phi_acc_w[15] => corz[11]~reg0.DATAIN
phi_acc_w[16] => corz[12]~reg0.DATAIN
phi_acc_w[17] => corz[13]~reg0.DATAIN
phi_acc_w[18] => corz[14]~reg0.DATAIN
phi_acc_w[19] => ~NO_FANOUT~
phi_acc_w[20] => ~NO_FANOUT~
corx[0] <= corx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[1] <= corx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[2] <= corx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[3] <= corx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[4] <= corx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[5] <= corx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[6] <= corx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[7] <= corx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[8] <= corx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[9] <= corx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[10] <= corx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corx[11] <= corx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[0] <= cory[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[1] <= cory[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[2] <= cory[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[3] <= cory[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[4] <= cory[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[5] <= cory[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[6] <= cory[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[7] <= cory[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[8] <= cory[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[9] <= cory[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[10] <= cory[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cory[11] <= cory[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[0] <= corz[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[1] <= corz[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[2] <= corz[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[3] <= corz[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[4] <= corz[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[5] <= corz[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[6] <= corz[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[7] <= corz[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[8] <= corz[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[9] <= corz[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[10] <= corz[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[11] <= corz[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[12] <= corz[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[13] <= corz[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[14] <= corz[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corz[15] <= corz[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cord_fs:cfs
clk => cor1y[0]~reg0.CLK
clk => cor1y[1]~reg0.CLK
clk => cor1y[2]~reg0.CLK
clk => cor1y[3]~reg0.CLK
clk => cor1y[4]~reg0.CLK
clk => cor1y[5]~reg0.CLK
clk => cor1y[6]~reg0.CLK
clk => cor1y[7]~reg0.CLK
clk => cor1y[8]~reg0.CLK
clk => cor1y[9]~reg0.CLK
clk => cor1y[10]~reg0.CLK
clk => cor1y[11]~reg0.CLK
clk => cor1x[0]~reg0.CLK
clk => cor1x[1]~reg0.CLK
clk => cor1x[2]~reg0.CLK
clk => cor1x[3]~reg0.CLK
clk => cor1x[4]~reg0.CLK
clk => cor1x[5]~reg0.CLK
clk => cor1x[6]~reg0.CLK
clk => cor1x[7]~reg0.CLK
clk => cor1x[8]~reg0.CLK
clk => cor1x[9]~reg0.CLK
clk => cor1x[10]~reg0.CLK
clk => cor1x[11]~reg0.CLK
reset => cor1y[0]~reg0.ACLR
reset => cor1y[1]~reg0.ACLR
reset => cor1y[2]~reg0.ACLR
reset => cor1y[3]~reg0.ACLR
reset => cor1y[4]~reg0.ACLR
reset => cor1y[5]~reg0.ACLR
reset => cor1y[6]~reg0.ACLR
reset => cor1y[7]~reg0.ACLR
reset => cor1y[8]~reg0.ACLR
reset => cor1y[9]~reg0.ACLR
reset => cor1y[10]~reg0.ACLR
reset => cor1y[11]~reg0.ACLR
reset => cor1x[0]~reg0.ACLR
reset => cor1x[1]~reg0.ACLR
reset => cor1x[2]~reg0.ACLR
reset => cor1x[3]~reg0.ACLR
reset => cor1x[4]~reg0.ACLR
reset => cor1x[5]~reg0.ACLR
reset => cor1x[6]~reg0.ACLR
reset => cor1x[7]~reg0.ACLR
reset => cor1x[8]~reg0.ACLR
reset => cor1x[9]~reg0.ACLR
reset => cor1x[10]~reg0.ACLR
reset => cor1x[11]~reg0.ACLR
clken => cor1y[0]~reg0.ENA
clken => cor1x[11]~reg0.ENA
clken => cor1x[10]~reg0.ENA
clken => cor1x[9]~reg0.ENA
clken => cor1x[8]~reg0.ENA
clken => cor1x[7]~reg0.ENA
clken => cor1x[6]~reg0.ENA
clken => cor1x[5]~reg0.ENA
clken => cor1x[4]~reg0.ENA
clken => cor1x[3]~reg0.ENA
clken => cor1x[2]~reg0.ENA
clken => cor1x[1]~reg0.ENA
clken => cor1x[0]~reg0.ENA
clken => cor1y[11]~reg0.ENA
clken => cor1y[10]~reg0.ENA
clken => cor1y[9]~reg0.ENA
clken => cor1y[8]~reg0.ENA
clken => cor1y[7]~reg0.ENA
clken => cor1y[6]~reg0.ENA
clken => cor1y[5]~reg0.ENA
clken => cor1y[4]~reg0.ENA
clken => cor1y[3]~reg0.ENA
clken => cor1y[2]~reg0.ENA
clken => cor1y[1]~reg0.ENA
cor0x[0] => Add0.IN24
cor0x[0] => cor1y.IN0
cor0x[1] => Add0.IN23
cor0x[1] => cor1y.IN0
cor0x[2] => Add0.IN22
cor0x[2] => cor1y.IN0
cor0x[3] => Add0.IN21
cor0x[3] => cor1y.IN0
cor0x[4] => Add0.IN20
cor0x[4] => cor1y.IN0
cor0x[5] => Add0.IN19
cor0x[5] => cor1y.IN0
cor0x[6] => Add0.IN18
cor0x[6] => cor1y.IN0
cor0x[7] => Add0.IN17
cor0x[7] => cor1y.IN0
cor0x[8] => Add0.IN16
cor0x[8] => cor1y.IN0
cor0x[9] => Add0.IN15
cor0x[9] => cor1y.IN0
cor0x[10] => Add0.IN14
cor0x[10] => cor1y.IN0
cor0x[11] => Add0.IN13
cor0x[11] => cor1y.IN0
cor0x[11] => Add3.IN24
cor0y[0] => cor1x.IN0
cor0y[0] => Add2.IN24
cor0y[1] => cor1x.IN0
cor0y[1] => Add2.IN23
cor0y[2] => cor1x.IN0
cor0y[2] => Add2.IN22
cor0y[3] => cor1x.IN0
cor0y[3] => Add2.IN21
cor0y[4] => cor1x.IN0
cor0y[4] => Add2.IN20
cor0y[5] => cor1x.IN0
cor0y[5] => Add2.IN19
cor0y[6] => cor1x.IN0
cor0y[6] => Add2.IN18
cor0y[7] => cor1x.IN0
cor0y[7] => Add2.IN17
cor0y[8] => cor1x.IN0
cor0y[8] => Add2.IN16
cor0y[9] => cor1x.IN0
cor0y[9] => Add2.IN15
cor0y[10] => cor1x.IN0
cor0y[10] => Add2.IN14
cor0y[11] => cor1x.IN0
cor0y[11] => Add1.IN24
cor0y[11] => Add2.IN13
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1x.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor0zmsb => cor1y.IN1
cor1x[0] <= cor1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[1] <= cor1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[2] <= cor1x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[3] <= cor1x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[4] <= cor1x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[5] <= cor1x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[6] <= cor1x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[7] <= cor1x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[8] <= cor1x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[9] <= cor1x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[10] <= cor1x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1x[11] <= cor1x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[0] <= cor1y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[1] <= cor1y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[2] <= cor1y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[3] <= cor1y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[4] <= cor1y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[5] <= cor1y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[6] <= cor1y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[7] <= cor1y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[8] <= cor1y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[9] <= cor1y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[10] <= cor1y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cor1y[11] <= cor1y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cord_seg_sel:css
clk => seg_rot[0]~reg0.CLK
clk => seg_rot[1]~reg0.CLK
clk => zheld[0][0].CLK
clk => zheld[0][1].CLK
clk => zheld[1][0].CLK
clk => zheld[1][1].CLK
clk => zheld[2][0].CLK
clk => zheld[2][1].CLK
clk => zheld[3][0].CLK
clk => zheld[3][1].CLK
clk => zheld[4][0].CLK
clk => zheld[4][1].CLK
clk => zheld[5][0].CLK
clk => zheld[5][1].CLK
clk => zheld[6][0].CLK
clk => zheld[6][1].CLK
clk => zheld[7][0].CLK
clk => zheld[7][1].CLK
clk => zheld[8][0].CLK
clk => zheld[8][1].CLK
clk => zheld[9][0].CLK
clk => zheld[9][1].CLK
clk => zheld[10][0].CLK
clk => zheld[10][1].CLK
clk => zheld[11][0].CLK
clk => zheld[11][1].CLK
clk => zheld[12][0].CLK
clk => zheld[12][1].CLK
clk => zheld[13][0].CLK
clk => zheld[13][1].CLK
clk => zheld[14][0].CLK
clk => zheld[14][1].CLK
clk => zheld[15][0].CLK
clk => zheld[15][1].CLK
clk => zheld[16][0].CLK
clk => zheld[16][1].CLK
clk => zheld[17][0].CLK
clk => zheld[17][1].CLK
clk => zheld[18][0].CLK
clk => zheld[18][1].CLK
clk => zheld[19][0].CLK
clk => zheld[19][1].CLK
clk => zheld[20][0].CLK
clk => zheld[20][1].CLK
clk => zheld[21][0].CLK
clk => zheld[21][1].CLK
clk => zheld[22][0].CLK
clk => zheld[22][1].CLK
clk => zheld[23][0].CLK
clk => zheld[23][1].CLK
clk => zheld[24][0].CLK
clk => zheld[24][1].CLK
reset => seg_rot[0]~reg0.ACLR
reset => seg_rot[1]~reg0.ACLR
reset => zheld[0][0].ACLR
reset => zheld[0][1].ACLR
reset => zheld[1][0].ACLR
reset => zheld[1][1].ACLR
reset => zheld[2][0].ACLR
reset => zheld[2][1].ACLR
reset => zheld[3][0].ACLR
reset => zheld[3][1].ACLR
reset => zheld[4][0].ACLR
reset => zheld[4][1].ACLR
reset => zheld[5][0].ACLR
reset => zheld[5][1].ACLR
reset => zheld[6][0].ACLR
reset => zheld[6][1].ACLR
reset => zheld[7][0].ACLR
reset => zheld[7][1].ACLR
reset => zheld[8][0].ACLR
reset => zheld[8][1].ACLR
reset => zheld[9][0].ACLR
reset => zheld[9][1].ACLR
reset => zheld[10][0].ACLR
reset => zheld[10][1].ACLR
reset => zheld[11][0].ACLR
reset => zheld[11][1].ACLR
reset => zheld[12][0].ACLR
reset => zheld[12][1].ACLR
reset => zheld[13][0].ACLR
reset => zheld[13][1].ACLR
reset => zheld[14][0].ACLR
reset => zheld[14][1].ACLR
reset => zheld[15][0].ACLR
reset => zheld[15][1].ACLR
reset => zheld[16][0].ACLR
reset => zheld[16][1].ACLR
reset => zheld[17][0].ACLR
reset => zheld[17][1].ACLR
reset => zheld[18][0].ACLR
reset => zheld[18][1].ACLR
reset => zheld[19][0].ACLR
reset => zheld[19][1].ACLR
reset => zheld[20][0].ACLR
reset => zheld[20][1].ACLR
reset => zheld[21][0].ACLR
reset => zheld[21][1].ACLR
reset => zheld[22][0].ACLR
reset => zheld[22][1].ACLR
reset => zheld[23][0].ACLR
reset => zheld[23][1].ACLR
reset => zheld[24][0].ACLR
reset => zheld[24][1].ACLR
clken => seg_rot[0]~reg0.ENA
clken => zheld[24][1].ENA
clken => zheld[24][0].ENA
clken => zheld[23][1].ENA
clken => zheld[23][0].ENA
clken => zheld[22][1].ENA
clken => zheld[22][0].ENA
clken => zheld[21][1].ENA
clken => zheld[21][0].ENA
clken => zheld[20][1].ENA
clken => zheld[20][0].ENA
clken => zheld[19][1].ENA
clken => zheld[19][0].ENA
clken => zheld[18][1].ENA
clken => zheld[18][0].ENA
clken => zheld[17][1].ENA
clken => zheld[17][0].ENA
clken => zheld[16][1].ENA
clken => zheld[16][0].ENA
clken => zheld[15][1].ENA
clken => zheld[15][0].ENA
clken => zheld[14][1].ENA
clken => zheld[14][0].ENA
clken => zheld[13][1].ENA
clken => zheld[13][0].ENA
clken => zheld[12][1].ENA
clken => zheld[12][0].ENA
clken => zheld[11][1].ENA
clken => zheld[11][0].ENA
clken => zheld[10][1].ENA
clken => zheld[10][0].ENA
clken => zheld[9][1].ENA
clken => zheld[9][0].ENA
clken => zheld[8][1].ENA
clken => zheld[8][0].ENA
clken => zheld[7][1].ENA
clken => zheld[7][0].ENA
clken => zheld[6][1].ENA
clken => zheld[6][0].ENA
clken => zheld[5][1].ENA
clken => zheld[5][0].ENA
clken => zheld[4][1].ENA
clken => zheld[4][0].ENA
clken => zheld[3][1].ENA
clken => zheld[3][0].ENA
clken => zheld[2][1].ENA
clken => zheld[2][0].ENA
clken => zheld[1][1].ENA
clken => zheld[1][0].ENA
clken => zheld[0][1].ENA
clken => zheld[0][0].ENA
clken => seg_rot[1]~reg0.ENA
cur_seg[0] => zheld[0][0].DATAIN
cur_seg[1] => zheld[0][1].DATAIN
seg_rot[0] <= seg_rot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[1] <= seg_rot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
dataa[9] => add_sub_hth:auto_generated.dataa[9]
dataa[10] => add_sub_hth:auto_generated.dataa[10]
dataa[11] => add_sub_hth:auto_generated.dataa[11]
dataa[12] => add_sub_hth:auto_generated.dataa[12]
dataa[13] => add_sub_hth:auto_generated.dataa[13]
dataa[14] => add_sub_hth:auto_generated.dataa[14]
dataa[15] => add_sub_hth:auto_generated.dataa[15]
dataa[16] => add_sub_hth:auto_generated.dataa[16]
dataa[17] => add_sub_hth:auto_generated.dataa[17]
dataa[18] => add_sub_hth:auto_generated.dataa[18]
dataa[19] => add_sub_hth:auto_generated.dataa[19]
dataa[20] => add_sub_hth:auto_generated.dataa[20]
dataa[21] => add_sub_hth:auto_generated.dataa[21]
dataa[22] => add_sub_hth:auto_generated.dataa[22]
dataa[23] => add_sub_hth:auto_generated.dataa[23]
dataa[24] => add_sub_hth:auto_generated.dataa[24]
dataa[25] => add_sub_hth:auto_generated.dataa[25]
dataa[26] => add_sub_hth:auto_generated.dataa[26]
dataa[27] => add_sub_hth:auto_generated.dataa[27]
dataa[28] => add_sub_hth:auto_generated.dataa[28]
dataa[29] => add_sub_hth:auto_generated.dataa[29]
dataa[30] => add_sub_hth:auto_generated.dataa[30]
dataa[31] => add_sub_hth:auto_generated.dataa[31]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
datab[9] => add_sub_hth:auto_generated.datab[9]
datab[10] => add_sub_hth:auto_generated.datab[10]
datab[11] => add_sub_hth:auto_generated.datab[11]
datab[12] => add_sub_hth:auto_generated.datab[12]
datab[13] => add_sub_hth:auto_generated.datab[13]
datab[14] => add_sub_hth:auto_generated.datab[14]
datab[15] => add_sub_hth:auto_generated.datab[15]
datab[16] => add_sub_hth:auto_generated.datab[16]
datab[17] => add_sub_hth:auto_generated.datab[17]
datab[18] => add_sub_hth:auto_generated.datab[18]
datab[19] => add_sub_hth:auto_generated.datab[19]
datab[20] => add_sub_hth:auto_generated.datab[20]
datab[21] => add_sub_hth:auto_generated.datab[21]
datab[22] => add_sub_hth:auto_generated.datab[22]
datab[23] => add_sub_hth:auto_generated.datab[23]
datab[24] => add_sub_hth:auto_generated.datab[24]
datab[25] => add_sub_hth:auto_generated.datab[25]
datab[26] => add_sub_hth:auto_generated.datab[26]
datab[27] => add_sub_hth:auto_generated.datab[27]
datab[28] => add_sub_hth:auto_generated.datab[28]
datab[29] => add_sub_hth:auto_generated.datab[29]
datab[30] => add_sub_hth:auto_generated.datab[30]
datab[31] => add_sub_hth:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken
result[0] <= add_sub_hth:auto_generated.result[0]
result[1] <= add_sub_hth:auto_generated.result[1]
result[2] <= add_sub_hth:auto_generated.result[2]
result[3] <= add_sub_hth:auto_generated.result[3]
result[4] <= add_sub_hth:auto_generated.result[4]
result[5] <= add_sub_hth:auto_generated.result[5]
result[6] <= add_sub_hth:auto_generated.result[6]
result[7] <= add_sub_hth:auto_generated.result[7]
result[8] <= add_sub_hth:auto_generated.result[8]
result[9] <= add_sub_hth:auto_generated.result[9]
result[10] <= add_sub_hth:auto_generated.result[10]
result[11] <= add_sub_hth:auto_generated.result[11]
result[12] <= add_sub_hth:auto_generated.result[12]
result[13] <= add_sub_hth:auto_generated.result[13]
result[14] <= add_sub_hth:auto_generated.result[14]
result[15] <= add_sub_hth:auto_generated.result[15]
result[16] <= add_sub_hth:auto_generated.result[16]
result[17] <= add_sub_hth:auto_generated.result[17]
result[18] <= add_sub_hth:auto_generated.result[18]
result[19] <= add_sub_hth:auto_generated.result[19]
result[20] <= add_sub_hth:auto_generated.result[20]
result[21] <= add_sub_hth:auto_generated.result[21]
result[22] <= add_sub_hth:auto_generated.result[22]
result[23] <= add_sub_hth:auto_generated.result[23]
result[24] <= add_sub_hth:auto_generated.result[24]
result[25] <= add_sub_hth:auto_generated.result[25]
result[26] <= add_sub_hth:auto_generated.result[26]
result[27] <= add_sub_hth:auto_generated.result[27]
result[28] <= add_sub_hth:auto_generated.result[28]
result[29] <= add_sub_hth:auto_generated.result[29]
result[30] <= add_sub_hth:auto_generated.result[30]
result[31] <= add_sub_hth:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
dxxpdi[18] => phi_dither_in_w[18].IN1
dxxpdi[19] => phi_dither_in_w[19].IN1
dxxpdi[20] => phi_dither_in_w[20].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN18
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[20] <= dxxpdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_cmh:auto_generated.dataa[0]
dataa[1] => add_sub_cmh:auto_generated.dataa[1]
dataa[2] => add_sub_cmh:auto_generated.dataa[2]
dataa[3] => add_sub_cmh:auto_generated.dataa[3]
dataa[4] => add_sub_cmh:auto_generated.dataa[4]
dataa[5] => add_sub_cmh:auto_generated.dataa[5]
dataa[6] => add_sub_cmh:auto_generated.dataa[6]
dataa[7] => add_sub_cmh:auto_generated.dataa[7]
dataa[8] => add_sub_cmh:auto_generated.dataa[8]
dataa[9] => add_sub_cmh:auto_generated.dataa[9]
dataa[10] => add_sub_cmh:auto_generated.dataa[10]
dataa[11] => add_sub_cmh:auto_generated.dataa[11]
dataa[12] => add_sub_cmh:auto_generated.dataa[12]
dataa[13] => add_sub_cmh:auto_generated.dataa[13]
dataa[14] => add_sub_cmh:auto_generated.dataa[14]
dataa[15] => add_sub_cmh:auto_generated.dataa[15]
dataa[16] => add_sub_cmh:auto_generated.dataa[16]
dataa[17] => add_sub_cmh:auto_generated.dataa[17]
dataa[18] => add_sub_cmh:auto_generated.dataa[18]
dataa[19] => add_sub_cmh:auto_generated.dataa[19]
dataa[20] => add_sub_cmh:auto_generated.dataa[20]
datab[0] => add_sub_cmh:auto_generated.datab[0]
datab[1] => add_sub_cmh:auto_generated.datab[1]
datab[2] => add_sub_cmh:auto_generated.datab[2]
datab[3] => add_sub_cmh:auto_generated.datab[3]
datab[4] => add_sub_cmh:auto_generated.datab[4]
datab[5] => add_sub_cmh:auto_generated.datab[5]
datab[6] => add_sub_cmh:auto_generated.datab[6]
datab[7] => add_sub_cmh:auto_generated.datab[7]
datab[8] => add_sub_cmh:auto_generated.datab[8]
datab[9] => add_sub_cmh:auto_generated.datab[9]
datab[10] => add_sub_cmh:auto_generated.datab[10]
datab[11] => add_sub_cmh:auto_generated.datab[11]
datab[12] => add_sub_cmh:auto_generated.datab[12]
datab[13] => add_sub_cmh:auto_generated.datab[13]
datab[14] => add_sub_cmh:auto_generated.datab[14]
datab[15] => add_sub_cmh:auto_generated.datab[15]
datab[16] => add_sub_cmh:auto_generated.datab[16]
datab[17] => add_sub_cmh:auto_generated.datab[17]
datab[18] => add_sub_cmh:auto_generated.datab[18]
datab[19] => add_sub_cmh:auto_generated.datab[19]
datab[20] => add_sub_cmh:auto_generated.datab[20]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_cmh:auto_generated.clock
aclr => add_sub_cmh:auto_generated.aclr
clken => add_sub_cmh:auto_generated.clken
result[0] <= add_sub_cmh:auto_generated.result[0]
result[1] <= add_sub_cmh:auto_generated.result[1]
result[2] <= add_sub_cmh:auto_generated.result[2]
result[3] <= add_sub_cmh:auto_generated.result[3]
result[4] <= add_sub_cmh:auto_generated.result[4]
result[5] <= add_sub_cmh:auto_generated.result[5]
result[6] <= add_sub_cmh:auto_generated.result[6]
result[7] <= add_sub_cmh:auto_generated.result[7]
result[8] <= add_sub_cmh:auto_generated.result[8]
result[9] <= add_sub_cmh:auto_generated.result[9]
result[10] <= add_sub_cmh:auto_generated.result[10]
result[11] <= add_sub_cmh:auto_generated.result[11]
result[12] <= add_sub_cmh:auto_generated.result[12]
result[13] <= add_sub_cmh:auto_generated.result[13]
result[14] <= add_sub_cmh:auto_generated.result[14]
result[15] <= add_sub_cmh:auto_generated.result[15]
result[16] <= add_sub_cmh:auto_generated.result[16]
result[17] <= add_sub_cmh:auto_generated.result[17]
result[18] <= add_sub_cmh:auto_generated.result[18]
result[19] <= add_sub_cmh:auto_generated.result[19]
result[20] <= add_sub_cmh:auto_generated.result[20]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated
aclr => pipeline_dffe[20].IN0
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN40
dataa[1] => op_1.IN38
dataa[2] => op_1.IN36
dataa[3] => op_1.IN34
dataa[4] => op_1.IN32
dataa[5] => op_1.IN30
dataa[6] => op_1.IN28
dataa[7] => op_1.IN26
dataa[8] => op_1.IN24
dataa[9] => op_1.IN22
dataa[10] => op_1.IN20
dataa[11] => op_1.IN18
dataa[12] => op_1.IN16
dataa[13] => op_1.IN14
dataa[14] => op_1.IN12
dataa[15] => op_1.IN10
dataa[16] => op_1.IN8
dataa[17] => op_1.IN6
dataa[18] => op_1.IN4
dataa[19] => op_1.IN2
dataa[20] => op_1.IN0
datab[0] => op_1.IN41
datab[1] => op_1.IN39
datab[2] => op_1.IN37
datab[3] => op_1.IN35
datab[4] => op_1.IN33
datab[5] => op_1.IN31
datab[6] => op_1.IN29
datab[7] => op_1.IN27
datab[8] => op_1.IN25
datab[9] => op_1.IN23
datab[10] => op_1.IN21
datab[11] => op_1.IN19
datab[12] => op_1.IN17
datab[13] => op_1.IN15
datab[14] => op_1.IN13
datab[15] => op_1.IN11
datab[16] => op_1.IN9
datab[17] => op_1.IN7
datab[18] => op_1.IN5
datab[19] => op_1.IN3
datab[20] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => pcc_d[0].DATAIN
pcc_w[12] => pcc_d[1].DATAIN
pcc_w[13] => pcc_d[2].DATAIN
pcc_w[14] => pcc_d[3].DATAIN
pcc_w[15] => pcc_d[4].DATAIN
pcc_w[16] => pcc_d[5].DATAIN
pcc_w[17] => pcc_d[6].DATAIN
pcc_w[18] => pcc_d[7].DATAIN
pcc_w[19] => pcc_d[8].DATAIN
pcc_w[20] => pcc_d[9].DATAIN
pcc_w[21] => pcc_d[10].DATAIN
pcc_w[22] => pcc_d[11].DATAIN
pcc_w[23] => pcc_d[12].DATAIN
pcc_w[24] => pcc_d[13].DATAIN
pcc_w[25] => pcc_d[14].DATAIN
pcc_w[26] => pcc_d[15].DATAIN
pcc_w[27] => pcc_d[16].DATAIN
pcc_w[28] => pcc_d[17].DATAIN
pcc_w[29] => pcc_d[18].DATAIN
pcc_w[30] => pcc_d[19].DATAIN
pcc_w[31] => pcc_d[20].DATAIN
pcc_d[0] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u4|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => xordvalue.IN0
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u5|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u7|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => xordvalue.IN0
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u8|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u10|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => xordvalue.IN0
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u11|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u13|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => xordvalue.IN0
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u14|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u16|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => xordvalue.IN0
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u17|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => xordvalue.IN0
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u20|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => xordvalue.IN0
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u23|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u25|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => xordvalue.IN0
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => xordvalue.IN0
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => xordvalue.IN0
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN32
dataa[1] => Add0.IN31
dataa[2] => Add0.IN30
dataa[3] => Add0.IN29
dataa[4] => Add0.IN28
dataa[5] => Add0.IN27
dataa[6] => Add0.IN26
dataa[7] => Add0.IN25
dataa[8] => Add0.IN24
dataa[9] => Add0.IN23
dataa[10] => Add0.IN22
dataa[11] => Add0.IN21
dataa[12] => Add0.IN20
dataa[13] => Add0.IN19
dataa[14] => Add0.IN18
dataa[15] => Add0.IN17
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
zdata => Add0.IN16
zdata => xordvalue.DATAB
zdata => xordvalue.DATAB
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result
result[12] <= lpm_add_sub:u0.result
result[13] <= lpm_add_sub:u0.result
result[14] <= lpm_add_sub:u0.result
result[15] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0
dataa[0] => add_sub_fkg:auto_generated.dataa[0]
dataa[1] => add_sub_fkg:auto_generated.dataa[1]
dataa[2] => add_sub_fkg:auto_generated.dataa[2]
dataa[3] => add_sub_fkg:auto_generated.dataa[3]
dataa[4] => add_sub_fkg:auto_generated.dataa[4]
dataa[5] => add_sub_fkg:auto_generated.dataa[5]
dataa[6] => add_sub_fkg:auto_generated.dataa[6]
dataa[7] => add_sub_fkg:auto_generated.dataa[7]
dataa[8] => add_sub_fkg:auto_generated.dataa[8]
dataa[9] => add_sub_fkg:auto_generated.dataa[9]
dataa[10] => add_sub_fkg:auto_generated.dataa[10]
dataa[11] => add_sub_fkg:auto_generated.dataa[11]
dataa[12] => add_sub_fkg:auto_generated.dataa[12]
dataa[13] => add_sub_fkg:auto_generated.dataa[13]
dataa[14] => add_sub_fkg:auto_generated.dataa[14]
dataa[15] => add_sub_fkg:auto_generated.dataa[15]
datab[0] => add_sub_fkg:auto_generated.datab[0]
datab[1] => add_sub_fkg:auto_generated.datab[1]
datab[2] => add_sub_fkg:auto_generated.datab[2]
datab[3] => add_sub_fkg:auto_generated.datab[3]
datab[4] => add_sub_fkg:auto_generated.datab[4]
datab[5] => add_sub_fkg:auto_generated.datab[5]
datab[6] => add_sub_fkg:auto_generated.datab[6]
datab[7] => add_sub_fkg:auto_generated.datab[7]
datab[8] => add_sub_fkg:auto_generated.datab[8]
datab[9] => add_sub_fkg:auto_generated.datab[9]
datab[10] => add_sub_fkg:auto_generated.datab[10]
datab[11] => add_sub_fkg:auto_generated.datab[11]
datab[12] => add_sub_fkg:auto_generated.datab[12]
datab[13] => add_sub_fkg:auto_generated.datab[13]
datab[14] => add_sub_fkg:auto_generated.datab[14]
datab[15] => add_sub_fkg:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_fkg:auto_generated.add_sub
clock => add_sub_fkg:auto_generated.clock
aclr => add_sub_fkg:auto_generated.aclr
clken => add_sub_fkg:auto_generated.clken
result[0] <= add_sub_fkg:auto_generated.result[0]
result[1] <= add_sub_fkg:auto_generated.result[1]
result[2] <= add_sub_fkg:auto_generated.result[2]
result[3] <= add_sub_fkg:auto_generated.result[3]
result[4] <= add_sub_fkg:auto_generated.result[4]
result[5] <= add_sub_fkg:auto_generated.result[5]
result[6] <= add_sub_fkg:auto_generated.result[6]
result[7] <= add_sub_fkg:auto_generated.result[7]
result[8] <= add_sub_fkg:auto_generated.result[8]
result[9] <= add_sub_fkg:auto_generated.result[9]
result[10] <= add_sub_fkg:auto_generated.result[10]
result[11] <= add_sub_fkg:auto_generated.result[11]
result[12] <= add_sub_fkg:auto_generated.result[12]
result[13] <= add_sub_fkg:auto_generated.result[13]
result[14] <= add_sub_fkg:auto_generated.result[14]
result[15] <= add_sub_fkg:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u33|lpm_add_sub:u0|add_sub_fkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe13.IN0
aclr => dffe14.IN0
aclr => dffe15.IN0
aclr => dffe16.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe13.ENA
clken => dffe14.ENA
clken => dffe15.ENA
clken => dffe16.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
dataa[0] => Add0.IN24
dataa[1] => Add0.IN23
dataa[2] => Add0.IN22
dataa[3] => Add0.IN21
dataa[4] => Add0.IN20
dataa[5] => Add0.IN19
dataa[6] => Add0.IN18
dataa[7] => Add0.IN17
dataa[8] => Add0.IN16
dataa[9] => Add0.IN15
dataa[10] => Add0.IN14
dataa[11] => Add0.IN13
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN12
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0
dataa[0] => add_sub_bkg:auto_generated.dataa[0]
dataa[1] => add_sub_bkg:auto_generated.dataa[1]
dataa[2] => add_sub_bkg:auto_generated.dataa[2]
dataa[3] => add_sub_bkg:auto_generated.dataa[3]
dataa[4] => add_sub_bkg:auto_generated.dataa[4]
dataa[5] => add_sub_bkg:auto_generated.dataa[5]
dataa[6] => add_sub_bkg:auto_generated.dataa[6]
dataa[7] => add_sub_bkg:auto_generated.dataa[7]
dataa[8] => add_sub_bkg:auto_generated.dataa[8]
dataa[9] => add_sub_bkg:auto_generated.dataa[9]
dataa[10] => add_sub_bkg:auto_generated.dataa[10]
dataa[11] => add_sub_bkg:auto_generated.dataa[11]
datab[0] => add_sub_bkg:auto_generated.datab[0]
datab[1] => add_sub_bkg:auto_generated.datab[1]
datab[2] => add_sub_bkg:auto_generated.datab[2]
datab[3] => add_sub_bkg:auto_generated.datab[3]
datab[4] => add_sub_bkg:auto_generated.datab[4]
datab[5] => add_sub_bkg:auto_generated.datab[5]
datab[6] => add_sub_bkg:auto_generated.datab[6]
datab[7] => add_sub_bkg:auto_generated.datab[7]
datab[8] => add_sub_bkg:auto_generated.datab[8]
datab[9] => add_sub_bkg:auto_generated.datab[9]
datab[10] => add_sub_bkg:auto_generated.datab[10]
datab[11] => add_sub_bkg:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_bkg:auto_generated.add_sub
clock => add_sub_bkg:auto_generated.clock
aclr => add_sub_bkg:auto_generated.aclr
clken => add_sub_bkg:auto_generated.clken
result[0] <= add_sub_bkg:auto_generated.result[0]
result[1] <= add_sub_bkg:auto_generated.result[1]
result[2] <= add_sub_bkg:auto_generated.result[2]
result[3] <= add_sub_bkg:auto_generated.result[3]
result[4] <= add_sub_bkg:auto_generated.result[4]
result[5] <= add_sub_bkg:auto_generated.result[5]
result[6] <= add_sub_bkg:auto_generated.result[6]
result[7] <= add_sub_bkg:auto_generated.result[7]
result[8] <= add_sub_bkg:auto_generated.result[8]
result[9] <= add_sub_bkg:auto_generated.result[9]
result[10] <= add_sub_bkg:auto_generated.result[10]
result[11] <= add_sub_bkg:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_bkg:auto_generated
aclr => dffe1.IN0
aclr => dffe10.IN0
aclr => dffe11.IN0
aclr => dffe12.IN0
aclr => dffe2.IN0
aclr => dffe3.IN0
aclr => dffe4.IN0
aclr => dffe5.IN0
aclr => dffe6.IN0
aclr => dffe7.IN0
aclr => dffe8.IN0
aclr => dffe9.IN0
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
clken => dffe1.ENA
clken => dffe10.ENA
clken => dffe11.ENA
clken => dffe12.ENA
clken => dffe2.ENA
clken => dffe3.ENA
clken => dffe4.ENA
clken => dffe5.ENA
clken => dffe6.ENA
clken => dffe7.ENA
clken => dffe8.ENA
clken => dffe9.ENA
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe2.CLK
clock => dffe3.CLK
clock => dffe4.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dataa[0] => Add0.IN23
dataa[1] => Add0.IN22
dataa[2] => Add0.IN21
dataa[3] => Add0.IN20
dataa[4] => Add0.IN19
dataa[5] => Add0.IN18
dataa[6] => Add0.IN17
dataa[7] => Add0.IN16
dataa[8] => Add0.IN15
dataa[9] => Add0.IN14
dataa[10] => Add0.IN13
dataa[11] => Add0.IN12
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => xordvalue.IN0
zdata => xordvalue.IN1
zdata => Add0.IN24
result[0] <= lpm_add_sub:u0.result
result[1] <= lpm_add_sub:u0.result
result[2] <= lpm_add_sub:u0.result
result[3] <= lpm_add_sub:u0.result
result[4] <= lpm_add_sub:u0.result
result[5] <= lpm_add_sub:u0.result
result[6] <= lpm_add_sub:u0.result
result[7] <= lpm_add_sub:u0.result
result[8] <= lpm_add_sub:u0.result
result[9] <= lpm_add_sub:u0.result
result[10] <= lpm_add_sub:u0.result
result[11] <= lpm_add_sub:u0.result


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0
dataa[0] => add_sub_o0h:auto_generated.dataa[0]
dataa[1] => add_sub_o0h:auto_generated.dataa[1]
dataa[2] => add_sub_o0h:auto_generated.dataa[2]
dataa[3] => add_sub_o0h:auto_generated.dataa[3]
dataa[4] => add_sub_o0h:auto_generated.dataa[4]
dataa[5] => add_sub_o0h:auto_generated.dataa[5]
dataa[6] => add_sub_o0h:auto_generated.dataa[6]
dataa[7] => add_sub_o0h:auto_generated.dataa[7]
dataa[8] => add_sub_o0h:auto_generated.dataa[8]
dataa[9] => add_sub_o0h:auto_generated.dataa[9]
dataa[10] => add_sub_o0h:auto_generated.dataa[10]
dataa[11] => add_sub_o0h:auto_generated.dataa[11]
datab[0] => add_sub_o0h:auto_generated.datab[0]
datab[1] => add_sub_o0h:auto_generated.datab[1]
datab[2] => add_sub_o0h:auto_generated.datab[2]
datab[3] => add_sub_o0h:auto_generated.datab[3]
datab[4] => add_sub_o0h:auto_generated.datab[4]
datab[5] => add_sub_o0h:auto_generated.datab[5]
datab[6] => add_sub_o0h:auto_generated.datab[6]
datab[7] => add_sub_o0h:auto_generated.datab[7]
datab[8] => add_sub_o0h:auto_generated.datab[8]
datab[9] => add_sub_o0h:auto_generated.datab[9]
datab[10] => add_sub_o0h:auto_generated.datab[10]
datab[11] => add_sub_o0h:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => add_sub_o0h:auto_generated.add_sub
clock => add_sub_o0h:auto_generated.clock
aclr => add_sub_o0h:auto_generated.aclr
clken => add_sub_o0h:auto_generated.clken
result[0] <= add_sub_o0h:auto_generated.result[0]
result[1] <= add_sub_o0h:auto_generated.result[1]
result[2] <= add_sub_o0h:auto_generated.result[2]
result[3] <= add_sub_o0h:auto_generated.result[3]
result[4] <= add_sub_o0h:auto_generated.result[4]
result[5] <= add_sub_o0h:auto_generated.result[5]
result[6] <= add_sub_o0h:auto_generated.result[6]
result[7] <= add_sub_o0h:auto_generated.result[7]
result[8] <= add_sub_o0h:auto_generated.result[8]
result[9] <= add_sub_o0h:auto_generated.result[9]
result[10] <= add_sub_o0h:auto_generated.result[10]
result[11] <= add_sub_o0h:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_o0h:auto_generated
aclr => pipeline_dffe[11].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|cord_2c:cordinv
clk => cordic_y_res_2c[0]~reg0.CLK
clk => cordic_y_res_2c[1]~reg0.CLK
clk => cordic_y_res_2c[2]~reg0.CLK
clk => cordic_y_res_2c[3]~reg0.CLK
clk => cordic_y_res_2c[4]~reg0.CLK
clk => cordic_y_res_2c[5]~reg0.CLK
clk => cordic_y_res_2c[6]~reg0.CLK
clk => cordic_y_res_2c[7]~reg0.CLK
clk => cordic_y_res_2c[8]~reg0.CLK
clk => cordic_y_res_2c[9]~reg0.CLK
clk => cordic_y_res_2c[10]~reg0.CLK
clk => cordic_y_res_2c[11]~reg0.CLK
clk => cordic_x_res_2c[0]~reg0.CLK
clk => cordic_x_res_2c[1]~reg0.CLK
clk => cordic_x_res_2c[2]~reg0.CLK
clk => cordic_x_res_2c[3]~reg0.CLK
clk => cordic_x_res_2c[4]~reg0.CLK
clk => cordic_x_res_2c[5]~reg0.CLK
clk => cordic_x_res_2c[6]~reg0.CLK
clk => cordic_x_res_2c[7]~reg0.CLK
clk => cordic_x_res_2c[8]~reg0.CLK
clk => cordic_x_res_2c[9]~reg0.CLK
clk => cordic_x_res_2c[10]~reg0.CLK
clk => cordic_x_res_2c[11]~reg0.CLK
clk => cordic_y_res_d[0]~reg0.CLK
clk => cordic_y_res_d[1]~reg0.CLK
clk => cordic_y_res_d[2]~reg0.CLK
clk => cordic_y_res_d[3]~reg0.CLK
clk => cordic_y_res_d[4]~reg0.CLK
clk => cordic_y_res_d[5]~reg0.CLK
clk => cordic_y_res_d[6]~reg0.CLK
clk => cordic_y_res_d[7]~reg0.CLK
clk => cordic_y_res_d[8]~reg0.CLK
clk => cordic_y_res_d[9]~reg0.CLK
clk => cordic_y_res_d[10]~reg0.CLK
clk => cordic_y_res_d[11]~reg0.CLK
clk => cordic_x_res_d[0]~reg0.CLK
clk => cordic_x_res_d[1]~reg0.CLK
clk => cordic_x_res_d[2]~reg0.CLK
clk => cordic_x_res_d[3]~reg0.CLK
clk => cordic_x_res_d[4]~reg0.CLK
clk => cordic_x_res_d[5]~reg0.CLK
clk => cordic_x_res_d[6]~reg0.CLK
clk => cordic_x_res_d[7]~reg0.CLK
clk => cordic_x_res_d[8]~reg0.CLK
clk => cordic_x_res_d[9]~reg0.CLK
clk => cordic_x_res_d[10]~reg0.CLK
clk => cordic_x_res_d[11]~reg0.CLK
reset => cordic_y_res_2c[0]~reg0.ACLR
reset => cordic_y_res_2c[1]~reg0.ACLR
reset => cordic_y_res_2c[2]~reg0.ACLR
reset => cordic_y_res_2c[3]~reg0.ACLR
reset => cordic_y_res_2c[4]~reg0.ACLR
reset => cordic_y_res_2c[5]~reg0.ACLR
reset => cordic_y_res_2c[6]~reg0.ACLR
reset => cordic_y_res_2c[7]~reg0.ACLR
reset => cordic_y_res_2c[8]~reg0.ACLR
reset => cordic_y_res_2c[9]~reg0.ACLR
reset => cordic_y_res_2c[10]~reg0.ACLR
reset => cordic_y_res_2c[11]~reg0.ACLR
reset => cordic_x_res_2c[0]~reg0.ACLR
reset => cordic_x_res_2c[1]~reg0.ACLR
reset => cordic_x_res_2c[2]~reg0.ACLR
reset => cordic_x_res_2c[3]~reg0.ACLR
reset => cordic_x_res_2c[4]~reg0.ACLR
reset => cordic_x_res_2c[5]~reg0.ACLR
reset => cordic_x_res_2c[6]~reg0.ACLR
reset => cordic_x_res_2c[7]~reg0.ACLR
reset => cordic_x_res_2c[8]~reg0.ACLR
reset => cordic_x_res_2c[9]~reg0.ACLR
reset => cordic_x_res_2c[10]~reg0.ACLR
reset => cordic_x_res_2c[11]~reg0.ACLR
reset => cordic_y_res_d[0]~reg0.ACLR
reset => cordic_y_res_d[1]~reg0.ACLR
reset => cordic_y_res_d[2]~reg0.ACLR
reset => cordic_y_res_d[3]~reg0.ACLR
reset => cordic_y_res_d[4]~reg0.ACLR
reset => cordic_y_res_d[5]~reg0.ACLR
reset => cordic_y_res_d[6]~reg0.ACLR
reset => cordic_y_res_d[7]~reg0.ACLR
reset => cordic_y_res_d[8]~reg0.ACLR
reset => cordic_y_res_d[9]~reg0.ACLR
reset => cordic_y_res_d[10]~reg0.ACLR
reset => cordic_y_res_d[11]~reg0.ACLR
reset => cordic_x_res_d[0]~reg0.ACLR
reset => cordic_x_res_d[1]~reg0.ACLR
reset => cordic_x_res_d[2]~reg0.ACLR
reset => cordic_x_res_d[3]~reg0.ACLR
reset => cordic_x_res_d[4]~reg0.ACLR
reset => cordic_x_res_d[5]~reg0.ACLR
reset => cordic_x_res_d[6]~reg0.ACLR
reset => cordic_x_res_d[7]~reg0.ACLR
reset => cordic_x_res_d[8]~reg0.ACLR
reset => cordic_x_res_d[9]~reg0.ACLR
reset => cordic_x_res_d[10]~reg0.ACLR
reset => cordic_x_res_d[11]~reg0.ACLR
clken => cordic_y_res_2c[0]~reg0.ENA
clken => cordic_x_res_d[11]~reg0.ENA
clken => cordic_x_res_d[10]~reg0.ENA
clken => cordic_x_res_d[9]~reg0.ENA
clken => cordic_x_res_d[8]~reg0.ENA
clken => cordic_x_res_d[7]~reg0.ENA
clken => cordic_x_res_d[6]~reg0.ENA
clken => cordic_x_res_d[5]~reg0.ENA
clken => cordic_x_res_d[4]~reg0.ENA
clken => cordic_x_res_d[3]~reg0.ENA
clken => cordic_x_res_d[2]~reg0.ENA
clken => cordic_x_res_d[1]~reg0.ENA
clken => cordic_x_res_d[0]~reg0.ENA
clken => cordic_y_res_d[11]~reg0.ENA
clken => cordic_y_res_d[10]~reg0.ENA
clken => cordic_y_res_d[9]~reg0.ENA
clken => cordic_y_res_d[8]~reg0.ENA
clken => cordic_y_res_d[7]~reg0.ENA
clken => cordic_y_res_d[6]~reg0.ENA
clken => cordic_y_res_d[5]~reg0.ENA
clken => cordic_y_res_d[4]~reg0.ENA
clken => cordic_y_res_d[3]~reg0.ENA
clken => cordic_y_res_d[2]~reg0.ENA
clken => cordic_y_res_d[1]~reg0.ENA
clken => cordic_y_res_d[0]~reg0.ENA
clken => cordic_x_res_2c[11]~reg0.ENA
clken => cordic_x_res_2c[10]~reg0.ENA
clken => cordic_x_res_2c[9]~reg0.ENA
clken => cordic_x_res_2c[8]~reg0.ENA
clken => cordic_x_res_2c[7]~reg0.ENA
clken => cordic_x_res_2c[6]~reg0.ENA
clken => cordic_x_res_2c[5]~reg0.ENA
clken => cordic_x_res_2c[4]~reg0.ENA
clken => cordic_x_res_2c[3]~reg0.ENA
clken => cordic_x_res_2c[2]~reg0.ENA
clken => cordic_x_res_2c[1]~reg0.ENA
clken => cordic_x_res_2c[0]~reg0.ENA
clken => cordic_y_res_2c[11]~reg0.ENA
clken => cordic_y_res_2c[10]~reg0.ENA
clken => cordic_y_res_2c[9]~reg0.ENA
clken => cordic_y_res_2c[8]~reg0.ENA
clken => cordic_y_res_2c[7]~reg0.ENA
clken => cordic_y_res_2c[6]~reg0.ENA
clken => cordic_y_res_2c[5]~reg0.ENA
clken => cordic_y_res_2c[4]~reg0.ENA
clken => cordic_y_res_2c[3]~reg0.ENA
clken => cordic_y_res_2c[2]~reg0.ENA
clken => cordic_y_res_2c[1]~reg0.ENA
cordic_x_res[0] => Add0.IN24
cordic_x_res[0] => cordic_x_res_d[0]~reg0.DATAIN
cordic_x_res[1] => Add0.IN23
cordic_x_res[1] => cordic_x_res_d[1]~reg0.DATAIN
cordic_x_res[2] => Add0.IN22
cordic_x_res[2] => cordic_x_res_d[2]~reg0.DATAIN
cordic_x_res[3] => Add0.IN21
cordic_x_res[3] => cordic_x_res_d[3]~reg0.DATAIN
cordic_x_res[4] => Add0.IN20
cordic_x_res[4] => cordic_x_res_d[4]~reg0.DATAIN
cordic_x_res[5] => Add0.IN19
cordic_x_res[5] => cordic_x_res_d[5]~reg0.DATAIN
cordic_x_res[6] => Add0.IN18
cordic_x_res[6] => cordic_x_res_d[6]~reg0.DATAIN
cordic_x_res[7] => Add0.IN17
cordic_x_res[7] => cordic_x_res_d[7]~reg0.DATAIN
cordic_x_res[8] => Add0.IN16
cordic_x_res[8] => cordic_x_res_d[8]~reg0.DATAIN
cordic_x_res[9] => Add0.IN15
cordic_x_res[9] => cordic_x_res_d[9]~reg0.DATAIN
cordic_x_res[10] => Add0.IN14
cordic_x_res[10] => cordic_x_res_d[10]~reg0.DATAIN
cordic_x_res[11] => Add0.IN13
cordic_x_res[11] => cordic_x_res_d[11]~reg0.DATAIN
cordic_y_res[0] => Add1.IN24
cordic_y_res[0] => cordic_y_res_d[0]~reg0.DATAIN
cordic_y_res[1] => Add1.IN23
cordic_y_res[1] => cordic_y_res_d[1]~reg0.DATAIN
cordic_y_res[2] => Add1.IN22
cordic_y_res[2] => cordic_y_res_d[2]~reg0.DATAIN
cordic_y_res[3] => Add1.IN21
cordic_y_res[3] => cordic_y_res_d[3]~reg0.DATAIN
cordic_y_res[4] => Add1.IN20
cordic_y_res[4] => cordic_y_res_d[4]~reg0.DATAIN
cordic_y_res[5] => Add1.IN19
cordic_y_res[5] => cordic_y_res_d[5]~reg0.DATAIN
cordic_y_res[6] => Add1.IN18
cordic_y_res[6] => cordic_y_res_d[6]~reg0.DATAIN
cordic_y_res[7] => Add1.IN17
cordic_y_res[7] => cordic_y_res_d[7]~reg0.DATAIN
cordic_y_res[8] => Add1.IN16
cordic_y_res[8] => cordic_y_res_d[8]~reg0.DATAIN
cordic_y_res[9] => Add1.IN15
cordic_y_res[9] => cordic_y_res_d[9]~reg0.DATAIN
cordic_y_res[10] => Add1.IN14
cordic_y_res[10] => cordic_y_res_d[10]~reg0.DATAIN
cordic_y_res[11] => Add1.IN13
cordic_y_res[11] => cordic_y_res_d[11]~reg0.DATAIN
cordic_x_res_d[0] <= cordic_x_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[1] <= cordic_x_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[2] <= cordic_x_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[3] <= cordic_x_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[4] <= cordic_x_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[5] <= cordic_x_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[6] <= cordic_x_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[7] <= cordic_x_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[8] <= cordic_x_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[9] <= cordic_x_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[10] <= cordic_x_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_d[11] <= cordic_x_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[0] <= cordic_y_res_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[1] <= cordic_y_res_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[2] <= cordic_y_res_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[3] <= cordic_y_res_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[4] <= cordic_y_res_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[5] <= cordic_y_res_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[6] <= cordic_y_res_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[7] <= cordic_y_res_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[8] <= cordic_y_res_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[9] <= cordic_y_res_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[10] <= cordic_y_res_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_d[11] <= cordic_y_res_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[0] <= cordic_x_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[1] <= cordic_x_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[2] <= cordic_x_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[3] <= cordic_x_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[4] <= cordic_x_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[5] <= cordic_x_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[6] <= cordic_x_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[7] <= cordic_x_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[8] <= cordic_x_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[9] <= cordic_x_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[10] <= cordic_x_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_x_res_2c[11] <= cordic_x_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[0] <= cordic_y_res_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[1] <= cordic_y_res_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[2] <= cordic_y_res_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[3] <= cordic_y_res_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[4] <= cordic_y_res_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[5] <= cordic_y_res_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[6] <= cordic_y_res_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[7] <= cordic_y_res_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[8] <= cordic_y_res_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[9] <= cordic_y_res_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[10] <= cordic_y_res_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cordic_y_res_2c[11] <= cordic_y_res_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_crs_par:ux006
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
clken => sin_o[0]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
qd[0] => Mux0.IN1
qd[0] => Mux1.IN1
qd[0] => Mux2.IN1
qd[0] => Mux3.IN1
qd[0] => Mux4.IN1
qd[0] => Mux5.IN1
qd[0] => Mux6.IN1
qd[0] => Mux7.IN1
qd[0] => Mux8.IN1
qd[0] => Mux9.IN1
qd[0] => Mux10.IN1
qd[0] => Mux11.IN1
qd[1] => Mux0.IN0
qd[1] => Mux1.IN0
qd[1] => Mux2.IN0
qd[1] => Mux3.IN0
qd[1] => Mux4.IN0
qd[1] => Mux5.IN0
qd[1] => Mux6.IN0
qd[1] => Mux7.IN0
qd[1] => Mux8.IN0
qd[1] => Mux9.IN0
qd[1] => Mux10.IN0
qd[1] => Mux11.IN0
cordic_x_res_d[0] => Mux11.IN2
cordic_x_res_d[1] => Mux10.IN2
cordic_x_res_d[2] => Mux9.IN2
cordic_x_res_d[3] => Mux8.IN2
cordic_x_res_d[4] => Mux7.IN2
cordic_x_res_d[5] => Mux6.IN2
cordic_x_res_d[6] => Mux5.IN2
cordic_x_res_d[7] => Mux4.IN2
cordic_x_res_d[8] => Mux3.IN2
cordic_x_res_d[9] => Mux2.IN2
cordic_x_res_d[10] => Mux1.IN2
cordic_x_res_d[11] => Mux0.IN2
cordic_y_res_d[0] => Mux11.IN3
cordic_y_res_d[1] => Mux10.IN3
cordic_y_res_d[2] => Mux9.IN3
cordic_y_res_d[3] => Mux8.IN3
cordic_y_res_d[4] => Mux7.IN3
cordic_y_res_d[5] => Mux6.IN3
cordic_y_res_d[6] => Mux5.IN3
cordic_y_res_d[7] => Mux4.IN3
cordic_y_res_d[8] => Mux3.IN3
cordic_y_res_d[9] => Mux2.IN3
cordic_y_res_d[10] => Mux1.IN3
cordic_y_res_d[11] => Mux0.IN3
cordic_x_res_2c[0] => Mux11.IN4
cordic_x_res_2c[1] => Mux10.IN4
cordic_x_res_2c[2] => Mux9.IN4
cordic_x_res_2c[3] => Mux8.IN4
cordic_x_res_2c[4] => Mux7.IN4
cordic_x_res_2c[5] => Mux6.IN4
cordic_x_res_2c[6] => Mux5.IN4
cordic_x_res_2c[7] => Mux4.IN4
cordic_x_res_2c[8] => Mux3.IN4
cordic_x_res_2c[9] => Mux2.IN4
cordic_x_res_2c[10] => Mux1.IN4
cordic_x_res_2c[11] => Mux0.IN4
cordic_y_res_2c[0] => Mux11.IN5
cordic_y_res_2c[1] => Mux10.IN5
cordic_y_res_2c[2] => Mux9.IN5
cordic_y_res_2c[3] => Mux8.IN5
cordic_y_res_2c[4] => Mux7.IN5
cordic_y_res_2c[5] => Mux6.IN5
cordic_y_res_2c[6] => Mux5.IN5
cordic_y_res_2c[7] => Mux4.IN5
cordic_y_res_2c[8] => Mux3.IN5
cordic_y_res_2c[9] => Mux2.IN5
cordic_y_res_2c[10] => Mux1.IN5
cordic_y_res_2c[11] => Mux0.IN5
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|sop_reg:sop
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clken => sin_o[0]~reg0.ENA
clken => sin_o[11]~reg0.ENA
clken => sin_o[10]~reg0.ENA
clken => sin_o[9]~reg0.ENA
clken => sin_o[8]~reg0.ENA
clken => sin_o[7]~reg0.ENA
clken => sin_o[6]~reg0.ENA
clken => sin_o[5]~reg0.ENA
clken => sin_o[4]~reg0.ENA
clken => sin_o[3]~reg0.ENA
clken => sin_o[2]~reg0.ENA
clken => sin_o[1]~reg0.ENA
reset => sin_o[0]~reg0.ACLR
reset => sin_o[1]~reg0.ACLR
reset => sin_o[2]~reg0.ACLR
reset => sin_o[3]~reg0.ACLR
reset => sin_o[4]~reg0.ACLR
reset => sin_o[5]~reg0.ACLR
reset => sin_o[6]~reg0.ACLR
reset => sin_o[7]~reg0.ACLR
reset => sin_o[8]~reg0.ACLR
reset => sin_o[9]~reg0.ACLR
reset => sin_o[10]~reg0.ACLR
reset => sin_o[11]~reg0.ACLR
sin_i[0] => sin_o[0]~reg0.DATAIN
sin_i[1] => sin_o[1]~reg0.DATAIN
sin_i[2] => sin_o[2]~reg0.DATAIN
sin_i[3] => sin_o[3]~reg0.DATAIN
sin_i[4] => sin_o[4]~reg0.DATAIN
sin_i[5] => sin_o[5]~reg0.DATAIN
sin_i[6] => sin_o[6]~reg0.DATAIN
sin_i[7] => sin_o[7]~reg0.DATAIN
sin_i[8] => sin_o[8]~reg0.DATAIN
sin_i[9] => sin_o[9]~reg0.DATAIN
sin_i[10] => sin_o[10]~reg0.DATAIN
sin_i[11] => sin_o[11]~reg0.DATAIN
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_bki:auto_generated.clock
clk_en => cntr_bki:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_bki:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_bki:auto_generated.q[0]
q[1] <= cntr_bki:auto_generated.q[1]
q[2] <= cntr_bki:auto_generated.q[2]
q[3] <= cntr_bki:auto_generated.q[3]
q[4] <= cntr_bki:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|eecs301_lab6|NCO_Lab3:u0|NCO_Lab3_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_bki:auto_generated
aclr => counter_reg_bit[4].IN0
clk_en => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|mult:gm
clk => out_mult[0].CLK
clk => out_mult[1].CLK
clk => out_mult[2].CLK
clk => out_mult[3].CLK
clk => out_mult[4].CLK
clk => out_mult[5].CLK
clk => out_mult[6].CLK
clk => out_mult[7].CLK
clk => out_mult[8].CLK
clk => out_mult[9].CLK
clk => out_mult[10].CLK
clk => out_mult[11].CLK
clk => gain_reg[0].CLK
clk => gain_reg[1].CLK
clk => gain_reg[2].CLK
clk => gain_reg[3].CLK
clk => gain_reg[4].CLK
clk => gain_reg[5].CLK
clk => gain_reg[6].CLK
clk => gain_reg[7].CLK
clk => gain_reg[8].CLK
clk => sine_reg[0].CLK
clk => sine_reg[1].CLK
clk => sine_reg[2].CLK
clk => sine_reg[3].CLK
clk => sine_reg[4].CLK
clk => sine_reg[5].CLK
clk => sine_reg[6].CLK
clk => sine_reg[7].CLK
clk => sine_reg[8].CLK
clk => sine_reg[9].CLK
clk => sine_reg[10].CLK
clk => sine_reg[11].CLK
sine[0] => sine_reg[0].DATAIN
sine[1] => sine_reg[1].DATAIN
sine[2] => sine_reg[2].DATAIN
sine[3] => sine_reg[3].DATAIN
sine[4] => sine_reg[4].DATAIN
sine[5] => sine_reg[5].DATAIN
sine[6] => sine_reg[6].DATAIN
sine[7] => sine_reg[7].DATAIN
sine[8] => sine_reg[8].DATAIN
sine[9] => sine_reg[9].DATAIN
sine[10] => sine_reg[10].DATAIN
sine[11] => sine_reg[11].DATAIN
gain[0] => gain_reg[0].DATAIN
gain[1] => gain_reg[1].DATAIN
gain[2] => gain_reg[2].DATAIN
gain[3] => gain_reg[3].DATAIN
gain[4] => gain_reg[4].DATAIN
gain[5] => gain_reg[5].DATAIN
gain[6] => gain_reg[6].DATAIN
gain[7] => gain_reg[7].DATAIN
gain[8] => gain_reg[8].DATAIN
gain_sine[0] <= out_mult[0].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[1] <= out_mult[1].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[2] <= out_mult[2].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[3] <= out_mult[3].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[4] <= out_mult[4].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[5] <= out_mult[5].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[6] <= out_mult[6].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[7] <= out_mult[7].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[8] <= out_mult[8].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[9] <= out_mult[9].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[10] <= out_mult[10].DB_MAX_OUTPUT_PORT_TYPE
gain_sine[11] <= out_mult[11].DB_MAX_OUTPUT_PORT_TYPE


|eecs301_lab6|shiftreg:dd
clk => temp_dac_out[0].CLK
clk => temp_dac_out[1].CLK
clk => temp_dac_out[2].CLK
clk => temp_dac_out[3].CLK
clk => temp_dac_out[4].CLK
clk => temp_dac_out[5].CLK
clk => temp_dac_out[6].CLK
clk => temp_dac_out[7].CLK
clk => temp_dac_out[8].CLK
clk => temp_dac_out[9].CLK
clk => temp_dac_out[10].CLK
clk => temp_dac_out[11].CLK
clk => temp_dac_out[12].CLK
clk => temp_dac_out[13].CLK
clk => temp_dac_out[14].CLK
clk => temp_dac_out[15].CLK
clk => temp_dac_out[16].CLK
clk => temp_dac_out[17].CLK
clk => temp_dac_out[18].CLK
clk => temp_dac_out[19].CLK
clk => temp_dac_out[20].CLK
clk => temp_dac_out[21].CLK
clk => temp_dac_out[22].CLK
clk => temp_dac_out[23].CLK
clk => temp_dac_out[24].CLK
clk => temp_dac_out[25].CLK
clk => temp_dac_out[26].CLK
clk => temp_dac_out[27].CLK
clk => temp_dac_out[28].CLK
clk => temp_dac_out[29].CLK
clk => temp_dac_out[30].CLK
clk => temp_dac_out[31].CLK
clk => temp_sync.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
sine_data[0] => temp_dac_out.DATAB
sine_data[1] => temp_dac_out.DATAB
sine_data[2] => temp_dac_out.DATAB
sine_data[3] => temp_dac_out.DATAB
sine_data[4] => temp_dac_out.DATAB
sine_data[5] => temp_dac_out.DATAB
sine_data[6] => temp_dac_out.DATAB
sine_data[7] => temp_dac_out.DATAB
sine_data[8] => temp_dac_out.DATAB
sine_data[9] => temp_dac_out.DATAB
sine_data[10] => temp_dac_out.DATAB
sine_data[11] => temp_dac_out.DATAB
dac_out <= temp_dac_out[31].DB_MAX_OUTPUT_PORT_TYPE
sync <= temp_sync.DB_MAX_OUTPUT_PORT_TYPE


