Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1_AR70908 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Aug 12 21:41:20 2018
| Host         : ANDREWPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file aes_encryption_wrapper_timing_summary_routed.rpt -pb aes_encryption_wrapper_timing_summary_routed.pb -rpx aes_encryption_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : aes_encryption_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.618        0.000                      0                    9        0.225        0.000                      0                    9        3.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.618        0.000                      0                    9        0.225        0.000                      0                    9        3.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/current_round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/o_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.996ns (31.923%)  route 2.124ns (68.078%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 13.045 - 8.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.055     5.614    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.518     6.132 r  aes_encryption_implementation_1/current_round_reg[1]/Q
                         net (fo=9, routed)           1.103     7.235    aes_encryption_implementation_1/current_round_reg_n_0_[1]
    SLICE_X113Y109       LUT5 (Prop_lut5_I3_O)        0.152     7.387 r  aes_encryption_implementation_1/o_valid_i_2/O
                         net (fo=1, routed)           0.433     7.820    aes_encryption_implementation_1/o_valid_i_2_n_0
    SLICE_X113Y109       LUT4 (Prop_lut4_I3_O)        0.326     8.146 r  aes_encryption_implementation_1/o_valid_i_1/O
                         net (fo=1, routed)           0.587     8.734    aes_encryption_implementation_1/o_valid_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  aes_encryption_implementation_1/o_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.858    13.045    aes_encryption_implementation_1/CLK
    SLICE_X113Y109       FDRE                                         r  aes_encryption_implementation_1/o_valid_reg/C
                         clock pessimism              0.547    13.592    
                         clock uncertainty           -0.035    13.556    
    SLICE_X113Y109       FDRE (Setup_fdre_C_CE)      -0.205    13.351    aes_encryption_implementation_1/o_valid_reg
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/state_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/current_round_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.704ns (27.688%)  route 1.839ns (72.312%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 13.045 - 8.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.056     5.615    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.456     6.071 r  aes_encryption_implementation_1/state_counter_reg[0]/Q
                         net (fo=6, routed)           1.032     7.102    aes_encryption_implementation_1/state_counter_reg_n_0_[0]
    SLICE_X113Y109       LUT3 (Prop_lut3_I1_O)        0.124     7.226 f  aes_encryption_implementation_1/current_round[3]_i_2/O
                         net (fo=3, routed)           0.807     8.033    aes_encryption_implementation_1/current_round[3]_i_2_n_0
    SLICE_X112Y109       LUT5 (Prop_lut5_I0_O)        0.124     8.157 r  aes_encryption_implementation_1/current_round[3]_i_1/O
                         net (fo=1, routed)           0.000     8.157    aes_encryption_implementation_1/current_round[3]
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.858    13.045    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[3]/C
                         clock pessimism              0.544    13.589    
                         clock uncertainty           -0.035    13.553    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.079    13.632    aes_encryption_implementation_1/current_round_reg[3]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/state_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/current_round_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.704ns (30.070%)  route 1.637ns (69.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 13.045 - 8.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.056     5.615    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.456     6.071 f  aes_encryption_implementation_1/state_counter_reg[1]/Q
                         net (fo=5, routed)           0.842     6.913    aes_encryption_implementation_1/state_counter_reg_n_0_[1]
    SLICE_X113Y109       LUT2 (Prop_lut2_I1_O)        0.124     7.037 r  aes_encryption_implementation_1/current_round[0]_i_2/O
                         net (fo=1, routed)           0.795     7.832    aes_encryption_implementation_1/current_round[0]_i_2_n_0
    SLICE_X112Y109       LUT6 (Prop_lut6_I1_O)        0.124     7.956 r  aes_encryption_implementation_1/current_round[0]_i_1/O
                         net (fo=1, routed)           0.000     7.956    aes_encryption_implementation_1/current_round[0]
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.858    13.045    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[0]/C
                         clock pessimism              0.544    13.589    
                         clock uncertainty           -0.035    13.553    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.081    13.634    aes_encryption_implementation_1/current_round_reg[0]
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/state_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/current_round_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.704ns (31.048%)  route 1.563ns (68.952%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 13.045 - 8.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.056     5.615    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.456     6.071 f  aes_encryption_implementation_1/state_counter_reg[0]/Q
                         net (fo=6, routed)           1.032     7.102    aes_encryption_implementation_1/state_counter_reg_n_0_[0]
    SLICE_X113Y109       LUT3 (Prop_lut3_I1_O)        0.124     7.226 r  aes_encryption_implementation_1/current_round[3]_i_2/O
                         net (fo=3, routed)           0.532     7.758    aes_encryption_implementation_1/current_round[3]_i_2_n_0
    SLICE_X112Y109       LUT5 (Prop_lut5_I1_O)        0.124     7.882 r  aes_encryption_implementation_1/current_round[1]_i_1/O
                         net (fo=1, routed)           0.000     7.882    aes_encryption_implementation_1/current_round[1]
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.858    13.045    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[1]/C
                         clock pessimism              0.544    13.589    
                         clock uncertainty           -0.035    13.553    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.077    13.630    aes_encryption_implementation_1/current_round_reg[1]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/state_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/current_round_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.728ns (31.770%)  route 1.563ns (68.230%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 13.045 - 8.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.056     5.615    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.456     6.071 f  aes_encryption_implementation_1/state_counter_reg[0]/Q
                         net (fo=6, routed)           1.032     7.102    aes_encryption_implementation_1/state_counter_reg_n_0_[0]
    SLICE_X113Y109       LUT3 (Prop_lut3_I1_O)        0.124     7.226 r  aes_encryption_implementation_1/current_round[3]_i_2/O
                         net (fo=3, routed)           0.532     7.758    aes_encryption_implementation_1/current_round[3]_i_2_n_0
    SLICE_X112Y109       LUT5 (Prop_lut5_I2_O)        0.148     7.906 r  aes_encryption_implementation_1/current_round[2]_i_1/O
                         net (fo=1, routed)           0.000     7.906    aes_encryption_implementation_1/current_round[2]
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.858    13.045    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/C
                         clock pessimism              0.544    13.589    
                         clock uncertainty           -0.035    13.553    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.118    13.671    aes_encryption_implementation_1/current_round_reg[2]
  -------------------------------------------------------------------
                         required time                         13.671    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/current_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/state_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.897ns (42.005%)  route 1.238ns (57.995%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.055     5.614    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.478     6.092 f  aes_encryption_implementation_1/current_round_reg[2]/Q
                         net (fo=6, routed)           0.914     7.005    aes_encryption_implementation_1/current_round_reg_n_0_[2]
    SLICE_X113Y109       LUT5 (Prop_lut5_I0_O)        0.295     7.300 r  aes_encryption_implementation_1/state_counter[2]_i_2/O
                         net (fo=3, routed)           0.325     7.625    aes_encryption_implementation_1/state_counter
    SLICE_X113Y108       LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  aes_encryption_implementation_1/state_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.749    aes_encryption_implementation_1/state_counter[2]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.859    13.046    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[2]/C
                         clock pessimism              0.544    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.029    13.583    aes_encryption_implementation_1/state_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/current_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/state_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.897ns (42.064%)  route 1.235ns (57.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.055     5.614    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.478     6.092 f  aes_encryption_implementation_1/current_round_reg[2]/Q
                         net (fo=6, routed)           0.914     7.005    aes_encryption_implementation_1/current_round_reg_n_0_[2]
    SLICE_X113Y109       LUT5 (Prop_lut5_I0_O)        0.295     7.300 r  aes_encryption_implementation_1/state_counter[2]_i_2/O
                         net (fo=3, routed)           0.322     7.622    aes_encryption_implementation_1/state_counter
    SLICE_X113Y108       LUT5 (Prop_lut5_I3_O)        0.124     7.746 r  aes_encryption_implementation_1/state_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.746    aes_encryption_implementation_1/state_counter[0]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.859    13.046    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[0]/C
                         clock pessimism              0.544    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.031    13.585    aes_encryption_implementation_1/state_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/current_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/state_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.897ns (42.463%)  route 1.215ns (57.537%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.055     5.614    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.478     6.092 f  aes_encryption_implementation_1/current_round_reg[2]/Q
                         net (fo=6, routed)           0.914     7.005    aes_encryption_implementation_1/current_round_reg_n_0_[2]
    SLICE_X113Y109       LUT5 (Prop_lut5_I0_O)        0.295     7.300 r  aes_encryption_implementation_1/state_counter[2]_i_2/O
                         net (fo=3, routed)           0.302     7.602    aes_encryption_implementation_1/state_counter
    SLICE_X113Y108       LUT6 (Prop_lut6_I4_O)        0.124     7.726 r  aes_encryption_implementation_1/state_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.726    aes_encryption_implementation_1/state_counter[1]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.859    13.046    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[1]/C
                         clock pessimism              0.544    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.031    13.585    aes_encryption_implementation_1/state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 aes_encryption_implementation_1/current_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/o_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.840%)  route 0.637ns (55.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 13.045 - 8.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.458    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.559 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.055     5.614    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.518     6.132 r  aes_encryption_implementation_1/current_round_reg[3]/Q
                         net (fo=10, routed)          0.637     6.769    aes_encryption_implementation_1/current_round_reg_n_0_[3]
    SLICE_X113Y109       FDRE                                         r  aes_encryption_implementation_1/o_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.802     8.802 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.095    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.186 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.858    13.045    aes_encryption_implementation_1/CLK
    SLICE_X113Y109       FDRE                                         r  aes_encryption_implementation_1/o_valid_reg/C
                         clock pessimism              0.547    13.592    
                         clock uncertainty           -0.035    13.556    
    SLICE_X113Y109       FDRE (Setup_fdre_C_D)       -0.067    13.489    aes_encryption_implementation_1/o_valid_reg
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  6.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/current_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/current_round_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.148     1.898 f  aes_encryption_implementation_1/current_round_reg[2]/Q
                         net (fo=6, routed)           0.100     1.997    aes_encryption_implementation_1/current_round_reg_n_0_[2]
    SLICE_X112Y109       LUT6 (Prop_lut6_I3_O)        0.098     2.095 r  aes_encryption_implementation_1/current_round[0]_i_1/O
                         net (fo=1, routed)           0.000     2.095    aes_encryption_implementation_1/current_round[0]
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[0]/C
                         clock pessimism             -0.533     1.750    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.121     1.871    aes_encryption_implementation_1/current_round_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/state_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/state_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.765%)  route 0.180ns (49.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.891 f  aes_encryption_implementation_1/state_counter_reg[2]/Q
                         net (fo=6, routed)           0.180     2.071    aes_encryption_implementation_1/state_counter_reg_n_0_[2]
    SLICE_X113Y108       LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  aes_encryption_implementation_1/state_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.116    aes_encryption_implementation_1/state_counter[1]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[1]/C
                         clock pessimism             -0.533     1.750    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.092     1.842    aes_encryption_implementation_1/state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/current_round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/state_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.961%)  route 0.178ns (46.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.914 f  aes_encryption_implementation_1/current_round_reg[1]/Q
                         net (fo=9, routed)           0.178     2.092    aes_encryption_implementation_1/current_round_reg_n_0_[1]
    SLICE_X113Y108       LUT6 (Prop_lut6_I0_O)        0.045     2.137 r  aes_encryption_implementation_1/state_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.137    aes_encryption_implementation_1/state_counter[2]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[2]/C
                         clock pessimism             -0.517     1.766    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.091     1.857    aes_encryption_implementation_1/state_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/current_round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/state_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.822%)  route 0.179ns (46.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.914 f  aes_encryption_implementation_1/current_round_reg[1]/Q
                         net (fo=9, routed)           0.179     2.093    aes_encryption_implementation_1/current_round_reg_n_0_[1]
    SLICE_X113Y108       LUT5 (Prop_lut5_I0_O)        0.045     2.138 r  aes_encryption_implementation_1/state_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.138    aes_encryption_implementation_1/state_counter[0]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X113Y108       FDRE                                         r  aes_encryption_implementation_1/state_counter_reg[0]/C
                         clock pessimism             -0.517     1.766    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.092     1.858    aes_encryption_implementation_1/state_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/current_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/current_round_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.241%)  route 0.184ns (42.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.148     1.898 r  aes_encryption_implementation_1/current_round_reg[2]/Q
                         net (fo=6, routed)           0.184     2.081    aes_encryption_implementation_1/current_round_reg_n_0_[2]
    SLICE_X112Y109       LUT5 (Prop_lut5_I3_O)        0.098     2.179 r  aes_encryption_implementation_1/current_round[3]_i_1/O
                         net (fo=1, routed)           0.000     2.179    aes_encryption_implementation_1/current_round[3]
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[3]/C
                         clock pessimism             -0.533     1.750    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.121     1.871    aes_encryption_implementation_1/current_round_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/current_round_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/o_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.076%)  route 0.245ns (59.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.914 r  aes_encryption_implementation_1/current_round_reg[3]/Q
                         net (fo=10, routed)          0.245     2.159    aes_encryption_implementation_1/current_round_reg_n_0_[3]
    SLICE_X113Y109       FDRE                                         r  aes_encryption_implementation_1/o_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X113Y109       FDRE                                         r  aes_encryption_implementation_1/o_valid_reg/C
                         clock pessimism             -0.520     1.763    
    SLICE_X113Y109       FDRE (Hold_fdre_C_D)         0.070     1.833    aes_encryption_implementation_1/o_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/current_round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/current_round_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.208ns (44.807%)  route 0.256ns (55.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.914 r  aes_encryption_implementation_1/current_round_reg[0]/Q
                         net (fo=6, routed)           0.256     2.170    aes_encryption_implementation_1/current_round_reg_n_0_[0]
    SLICE_X112Y109       LUT5 (Prop_lut5_I3_O)        0.044     2.214 r  aes_encryption_implementation_1/current_round[2]_i_1/O
                         net (fo=1, routed)           0.000     2.214    aes_encryption_implementation_1/current_round[2]
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[2]/C
                         clock pessimism             -0.533     1.750    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.131     1.881    aes_encryption_implementation_1/current_round_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/current_round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/current_round_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.926%)  route 0.256ns (55.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.914 r  aes_encryption_implementation_1/current_round_reg[0]/Q
                         net (fo=6, routed)           0.256     2.170    aes_encryption_implementation_1/current_round_reg_n_0_[0]
    SLICE_X112Y109       LUT5 (Prop_lut5_I2_O)        0.045     2.215 r  aes_encryption_implementation_1/current_round[1]_i_1/O
                         net (fo=1, routed)           0.000     2.215    aes_encryption_implementation_1/current_round[1]
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[1]/C
                         clock pessimism             -0.533     1.750    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.120     1.870    aes_encryption_implementation_1/current_round_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 aes_encryption_implementation_1/current_round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aes_encryption_implementation_1/o_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.594%)  route 0.270ns (56.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.006    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.032 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.717     1.750    aes_encryption_implementation_1/CLK
    SLICE_X112Y109       FDRE                                         r  aes_encryption_implementation_1/current_round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.914 f  aes_encryption_implementation_1/current_round_reg[0]/Q
                         net (fo=6, routed)           0.082     1.996    aes_encryption_implementation_1/current_round_reg_n_0_[0]
    SLICE_X113Y109       LUT4 (Prop_lut4_I1_O)        0.045     2.041 r  aes_encryption_implementation_1/o_valid_i_1/O
                         net (fo=1, routed)           0.188     2.229    aes_encryption_implementation_1/o_valid_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  aes_encryption_implementation_1/o_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.260    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.289 r  clock_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.993     2.282    aes_encryption_implementation_1/CLK
    SLICE_X113Y109       FDRE                                         r  aes_encryption_implementation_1/o_valid_reg/C
                         clock pessimism             -0.520     1.763    
    SLICE_X113Y109       FDRE (Hold_fdre_C_CE)       -0.039     1.724    aes_encryption_implementation_1/o_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.505    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y109  aes_encryption_implementation_1/o_valid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  aes_encryption_implementation_1/o_valid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y109  aes_encryption_implementation_1/current_round_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  aes_encryption_implementation_1/o_valid_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  aes_encryption_implementation_1/state_counter_reg[1]/C



