Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c1c8f67327e6498a93ed45a1267058ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot pattern_test_func_impl xil_defaultlib.pattern_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=25.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pckgen
Compiling module xil_defaultlib.syncgen
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.pattern_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pattern_test_func_impl
