// Seed: 474867071
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output tri id_7,
    input tri0 id_8,
    output uwire id_9
);
  pullup (id_9);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    output tri id_5,
    output wire id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wor id_9,
    output wor id_10,
    output uwire id_11,
    input tri0 id_12
);
  wire id_14;
  ;
  logic [1 : (  (  1  )  )] id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_4,
      id_2,
      id_0,
      id_5,
      id_1,
      id_5
  );
  supply1 id_16 = 1;
endmodule
