data = {
 'file_state'         :
{
 'file_path'        : '/home/eda/Project/risc-v/core/pc_reg.v'
,'last_modify_time' : 1656504180
}
,'code_inf_list'      :
[
{
 'logic_line_range'       : [0, -1]
,'real_line_range'        : [0, -1]
,'file_path'              : '/home/eda/Project/risc-v/core/pc_reg.v'
,'real_code_line_boundry' :
[]
}
]
,'module_inf_list'    :
[
{
 'module_name_sr'    : 
{
 'str'   : 'pc_reg'
,'range' : (14,7,14,12)
}
,'module_line_range' : (14,36)
,'inst_inf_list'     : 
[]
,'parm_inf_list'     : 
[]
,'io_inf_list'       : 
[
{
 'name_sr' : 
{
 'str'   : 'clk'
,'range' : (15,32,15,34)
}
,'type'    : 1
}
,
{
 'name_sr' : 
{
 'str'   : 'rst_n'
,'range' : (16,32,16,36)
}
,'type'    : 1
}
,
{
 'name_sr' : 
{
 'str'   : 'ena_o'
,'range' : (17,32,17,36)
}
,'type'    : 2
}
,
{
 'name_sr' : 
{
 'str'   : 'next_pc_i'
,'range' : (18,32,18,40)
}
,'type'    : 1
}
,
{
 'name_sr' : 
{
 'str'   : 'curr_pc_o'
,'range' : (19,32,19,40)
}
,'type'    : 2
}
]
,'code_inf_list'     : 
[
{
 'logic_line_range'       : [14, 36]
,'real_line_range'        : [14, 36]
,'file_path'              : '/home/eda/Project/risc-v/core/pc_reg.v'
,'real_code_line_boundry' :
[
[14, 3, 1]
,
[17, 2, 2]
,
[25, 2, 1]
,
[27, 3, 1]
,
[32, 2, 1]
]
}
]
}
]
,'macro_inf_list'     :
[]
,'wild_inst_inf_list' :
[]
}
