
WSNDemo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000008e  00800200  0000227e  00002312  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000227e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000066c  0080028e  0080028e  000023a0  2**0
                  ALLOC
  3 .stab         000009d8  00000000  00000000  000023a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000213  00000000  00000000  00002d78  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000005a8  00000000  00000000  00002f90  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005027  00000000  00000000  00003538  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b5f  00000000  00000000  0000855f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000041ce  00000000  00000000  0000a0be  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b48  00000000  00000000  0000e28c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000018fe  00000000  00000000  0000edd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001ef0  00000000  00000000  000106d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 00116cdc  00000000  00000000  000125c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000004d8  00000000  00000000  0012929e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 90 00 	jmp	0x120	; 0x120 <__ctors_end>
       4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      10:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      14:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      18:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      1c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      20:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      24:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      28:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      2c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      30:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      34:	0c 94 00 02 	jmp	0x400	; 0x400 <__vector_13>
      38:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      3c:	0c 94 49 01 	jmp	0x292	; 0x292 <__vector_15>
      40:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      44:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      48:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      4c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      50:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      54:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      58:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      5c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      60:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      64:	0c 94 77 03 	jmp	0x6ee	; 0x6ee <__vector_25>
      68:	0c 94 5b 03 	jmp	0x6b6	; 0x6b6 <__vector_26>
      6c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      70:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      74:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      78:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      7c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      80:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      84:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      88:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      8c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      90:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      94:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      98:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      9c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a8:	0c 94 58 02 	jmp	0x4b0	; 0x4b0 <__vector_42>
      ac:	0c 94 69 02 	jmp	0x4d2	; 0x4d2 <__vector_43>
      b0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      bc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      cc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      dc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      ec:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f0:	0c 94 02 0c 	jmp	0x1804	; 0x1804 <__vector_60>
      f4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      fc:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__vector_63>
     100:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     104:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     108:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     10c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     110:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     114:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     118:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     11c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>

00000120 <__ctors_end>:
     120:	11 24       	eor	r1, r1
     122:	1f be       	out	0x3f, r1	; 63
     124:	cf ef       	ldi	r28, 0xFF	; 255
     126:	d1 e4       	ldi	r29, 0x41	; 65
     128:	de bf       	out	0x3e, r29	; 62
     12a:	cd bf       	out	0x3d, r28	; 61

0000012c <__do_copy_data>:
     12c:	12 e0       	ldi	r17, 0x02	; 2
     12e:	a0 e0       	ldi	r26, 0x00	; 0
     130:	b2 e0       	ldi	r27, 0x02	; 2
     132:	ee e7       	ldi	r30, 0x7E	; 126
     134:	f2 e2       	ldi	r31, 0x22	; 34
     136:	00 e0       	ldi	r16, 0x00	; 0
     138:	0b bf       	out	0x3b, r16	; 59
     13a:	02 c0       	rjmp	.+4      	; 0x140 <__do_copy_data+0x14>
     13c:	07 90       	elpm	r0, Z+
     13e:	0d 92       	st	X+, r0
     140:	ae 38       	cpi	r26, 0x8E	; 142
     142:	b1 07       	cpc	r27, r17
     144:	d9 f7       	brne	.-10     	; 0x13c <__do_copy_data+0x10>

00000146 <__do_clear_bss>:
     146:	18 e0       	ldi	r17, 0x08	; 8
     148:	ae e8       	ldi	r26, 0x8E	; 142
     14a:	b2 e0       	ldi	r27, 0x02	; 2
     14c:	01 c0       	rjmp	.+2      	; 0x150 <.do_clear_bss_start>

0000014e <.do_clear_bss_loop>:
     14e:	1d 92       	st	X+, r1

00000150 <.do_clear_bss_start>:
     150:	aa 3f       	cpi	r26, 0xFA	; 250
     152:	b1 07       	cpc	r27, r17
     154:	e1 f7       	brne	.-8      	; 0x14e <.do_clear_bss_loop>
     156:	0e 94 91 0e 	call	0x1d22	; 0x1d22 <main>
     15a:	0c 94 3d 11 	jmp	0x227a	; 0x227a <_exit>

0000015e <__bad_interrupt>:
     15e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000162 <ADC_Reference>:
void ADC_Reference(uint8_t mode)
{
	// can't actually set the register here because the default setting
	// will connect AVCC and the AREF pin, which would cause a short if
	// there's something connected to AREF.
	analog_reference = mode;
     162:	80 93 8d 02 	sts	0x028D, r24
}
     166:	08 95       	ret

00000168 <ADC_Read>:

unsigned int ADC_Read(uint8_t pin)
{
     168:	90 91 8d 02 	lds	r25, 0x028D
	uint8_t low, high;
	
	// set the analog reference (high two bits of ADMUX) and select the
	// channel (low 4 bits).  this also sets ADLAR (left-adjust result)
	// to 0 (the default).
	if(pin <8)
     16c:	88 30       	cpi	r24, 0x08	; 8
     16e:	40 f4       	brcc	.+16     	; 0x180 <ADC_Read+0x18>
	{
		ADMUX = (analog_reference << 6) | (pin & 0x07);
     170:	92 95       	swap	r25
     172:	99 0f       	add	r25, r25
     174:	99 0f       	add	r25, r25
     176:	90 7c       	andi	r25, 0xC0	; 192
     178:	98 2b       	or	r25, r24
     17a:	90 93 7c 00 	sts	0x007C, r25
     17e:	08 c0       	rjmp	.+16     	; 0x190 <ADC_Read+0x28>
	}else
	{
		ADMUX = (analog_reference << 6) | INTERNAL_TEMP;		
     180:	89 2f       	mov	r24, r25
     182:	82 95       	swap	r24
     184:	88 0f       	add	r24, r24
     186:	88 0f       	add	r24, r24
     188:	80 7c       	andi	r24, 0xC0	; 192
     18a:	89 62       	ori	r24, 0x29	; 41
     18c:	80 93 7c 00 	sts	0x007C, r24
	}
	
	ADCSRA |= _BV(ADEN);
     190:	80 91 7a 00 	lds	r24, 0x007A
     194:	80 68       	ori	r24, 0x80	; 128
     196:	80 93 7a 00 	sts	0x007A, r24

	// without a delay, we seem to read from the wrong channel
	HAL_Delay(20);
     19a:	84 e1       	ldi	r24, 0x14	; 20
     19c:	90 e0       	ldi	r25, 0x00	; 0
     19e:	0e 94 7d 01 	call	0x2fa	; 0x2fa <HAL_Delay>

	// start the conversion
	ADCSRA |= _BV(ADSC) | _BV(ADPS2) | _BV(ADPS1) | _BV(ADPS0); // prescaler = 128;
     1a2:	80 91 7a 00 	lds	r24, 0x007A
     1a6:	87 64       	ori	r24, 0x47	; 71
     1a8:	80 93 7a 00 	sts	0x007A, r24

	// ADSC is cleared when the conversion finishes
	while (bit_is_set(ADCSRA, ADSC));
     1ac:	80 91 7a 00 	lds	r24, 0x007A
     1b0:	86 fd       	sbrc	r24, 6
     1b2:	fc cf       	rjmp	.-8      	; 0x1ac <ADC_Read+0x44>

	// we have to read ADCL first; doing so locks both ADCL
	// and ADCH until ADCH is read.  reading ADCL second would
	// cause the results of each conversion to be discarded,
	// as ADCL and ADCH would be locked when it completed.
	low = ADCL;
     1b4:	80 91 78 00 	lds	r24, 0x0078
	high = ADCH;
     1b8:	90 91 79 00 	lds	r25, 0x0079

	// combine the two bytes
	return (high << 8) | low;
     1bc:	39 2f       	mov	r19, r25
     1be:	20 e0       	ldi	r18, 0x00	; 0
     1c0:	90 e0       	ldi	r25, 0x00	; 0
     1c2:	82 2b       	or	r24, r18
     1c4:	93 2b       	or	r25, r19
	//return ADC;
     1c6:	08 95       	ret

000001c8 <RTC_Init>:
#include "globals.h"
#include <avr/interrupt.h>

void RTC_Init()
{
	TIMSK2 &=~((1<<TOIE2)|(1<<OCIE2B));     //Disable TC2 interrupt
     1c8:	80 91 70 00 	lds	r24, 0x0070
     1cc:	8a 7f       	andi	r24, 0xFA	; 250
     1ce:	80 93 70 00 	sts	0x0070, r24
	ASSR  &=~((1<<EXCLKAMR)|(1<<EXCLK));    // set clock source to external crystal AS2=1, EXCLK=0, EXCKLAMR=0
     1d2:	80 91 b6 00 	lds	r24, 0x00B6
     1d6:	8f 73       	andi	r24, 0x3F	; 63
     1d8:	80 93 b6 00 	sts	0x00B6, r24
	ASSR |= (1<<AS2);              // alternate clock source
     1dc:	80 91 b6 00 	lds	r24, 0x00B6
     1e0:	80 62       	ori	r24, 0x20	; 32
     1e2:	80 93 b6 00 	sts	0x00B6, r24
	
	TCNT2 = 0x00;
     1e6:	10 92 b2 00 	sts	0x00B2, r1
	TCCR2B = 0x05;
     1ea:	85 e0       	ldi	r24, 0x05	; 5
     1ec:	80 93 b1 00 	sts	0x00B1, r24
	
	while(ASSR&0x07);           //Wait until TC2 is updated
     1f0:	80 91 b6 00 	lds	r24, 0x00B6
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	87 70       	andi	r24, 0x07	; 7
     1f8:	90 70       	andi	r25, 0x00	; 0
     1fa:	00 97       	sbiw	r24, 0x00	; 0
     1fc:	c9 f7       	brne	.-14     	; 0x1f0 <RTC_Init+0x28>
	TIMSK2 |= (1<<TOIE2);        //set 8-bit Timer/Counter2 Overflow Interrupt Enable
     1fe:	80 91 70 00 	lds	r24, 0x0070
     202:	81 60       	ori	r24, 0x01	; 1
     204:	80 93 70 00 	sts	0x0070, r24
	sei();                     //set the Global Interrupt Enable Bit
     208:	78 94       	sei
}
     20a:	08 95       	ret

0000020c <numWrite>:

void numWrite(unsigned int num)
{
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	ec 01       	movw	r28, r24
	int aux;
	if(num > 9999)
     212:	87 e2       	ldi	r24, 0x27	; 39
     214:	c0 31       	cpi	r28, 0x10	; 16
     216:	d8 07       	cpc	r29, r24
     218:	50 f0       	brcs	.+20     	; 0x22e <numWrite+0x22>
	{
		aux = num/10000;
     21a:	ce 01       	movw	r24, r28
     21c:	60 e1       	ldi	r22, 0x10	; 16
     21e:	77 e2       	ldi	r23, 0x27	; 39
     220:	0e 94 4d 10 	call	0x209a	; 0x209a <__udivmodhi4>
     224:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     226:	c0 96       	adiw	r24, 0x30	; 48
     228:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
     22c:	04 c0       	rjmp	.+8      	; 0x236 <numWrite+0x2a>
	}
	if(num > 999)
     22e:	83 e0       	ldi	r24, 0x03	; 3
     230:	c8 3e       	cpi	r28, 0xE8	; 232
     232:	d8 07       	cpc	r29, r24
     234:	50 f0       	brcs	.+20     	; 0x24a <numWrite+0x3e>
	{
		aux = num/1000;
     236:	ce 01       	movw	r24, r28
     238:	68 ee       	ldi	r22, 0xE8	; 232
     23a:	73 e0       	ldi	r23, 0x03	; 3
     23c:	0e 94 4d 10 	call	0x209a	; 0x209a <__udivmodhi4>
     240:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     242:	c0 96       	adiw	r24, 0x30	; 48
     244:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
     248:	03 c0       	rjmp	.+6      	; 0x250 <numWrite+0x44>
	}
	if(num > 99)
     24a:	c4 36       	cpi	r28, 0x64	; 100
     24c:	d1 05       	cpc	r29, r1
     24e:	50 f0       	brcs	.+20     	; 0x264 <numWrite+0x58>
	{
		aux = num/100;
     250:	ce 01       	movw	r24, r28
     252:	64 e6       	ldi	r22, 0x64	; 100
     254:	70 e0       	ldi	r23, 0x00	; 0
     256:	0e 94 4d 10 	call	0x209a	; 0x209a <__udivmodhi4>
     25a:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     25c:	c0 96       	adiw	r24, 0x30	; 48
     25e:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
     262:	03 c0       	rjmp	.+6      	; 0x26a <numWrite+0x5e>
	}
	if(num > 9)
     264:	ca 30       	cpi	r28, 0x0A	; 10
     266:	d1 05       	cpc	r29, r1
     268:	48 f0       	brcs	.+18     	; 0x27c <numWrite+0x70>
	{
		aux = num/10;
     26a:	ce 01       	movw	r24, r28
     26c:	6a e0       	ldi	r22, 0x0A	; 10
     26e:	70 e0       	ldi	r23, 0x00	; 0
     270:	0e 94 4d 10 	call	0x209a	; 0x209a <__udivmodhi4>
     274:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     276:	c0 96       	adiw	r24, 0x30	; 48
     278:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	}	 
	HAL_UartWriteByte((num%10)+'0');
     27c:	ce 01       	movw	r24, r28
     27e:	6a e0       	ldi	r22, 0x0A	; 10
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	0e 94 4d 10 	call	0x209a	; 0x209a <__udivmodhi4>
     286:	c0 96       	adiw	r24, 0x30	; 48
     288:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
}
     28c:	df 91       	pop	r29
     28e:	cf 91       	pop	r28
     290:	08 95       	ret

00000292 <__vector_15>:

ISR(TIMER2_OVF_vect)  //overflow interrupt vector
{
     292:	1f 92       	push	r1
     294:	0f 92       	push	r0
     296:	0f b6       	in	r0, 0x3f	; 63
     298:	0f 92       	push	r0
     29a:	11 24       	eor	r1, r1
     29c:	8f 93       	push	r24
	if (++current_Time.second==60)        //keep track of time
     29e:	80 91 f0 08 	lds	r24, 0x08F0
     2a2:	8f 5f       	subi	r24, 0xFF	; 255
     2a4:	80 93 f0 08 	sts	0x08F0, r24
     2a8:	8c 33       	cpi	r24, 0x3C	; 60
     2aa:	a1 f4       	brne	.+40     	; 0x2d4 <__vector_15+0x42>
	{
		current_Time.second=0;
     2ac:	10 92 f0 08 	sts	0x08F0, r1
		if (++current_Time.minute==60)
     2b0:	80 91 f1 08 	lds	r24, 0x08F1
     2b4:	8f 5f       	subi	r24, 0xFF	; 255
     2b6:	80 93 f1 08 	sts	0x08F1, r24
     2ba:	8c 33       	cpi	r24, 0x3C	; 60
     2bc:	59 f4       	brne	.+22     	; 0x2d4 <__vector_15+0x42>
		{
			current_Time.minute=0;
     2be:	10 92 f1 08 	sts	0x08F1, r1
			if (++current_Time.hour==24)
     2c2:	80 91 f2 08 	lds	r24, 0x08F2
     2c6:	8f 5f       	subi	r24, 0xFF	; 255
     2c8:	80 93 f2 08 	sts	0x08F2, r24
     2cc:	88 31       	cpi	r24, 0x18	; 24
     2ce:	11 f4       	brne	.+4      	; 0x2d4 <__vector_15+0x42>
			{
				current_Time.hour=0;
     2d0:	10 92 f2 08 	sts	0x08F2, r1
					//current_Time.year++;
				//}
			}
		}
	}
     2d4:	8f 91       	pop	r24
     2d6:	0f 90       	pop	r0
     2d8:	0f be       	out	0x3f, r0	; 63
     2da:	0f 90       	pop	r0
     2dc:	1f 90       	pop	r1
     2de:	18 95       	reti

000002e0 <HAL_Init>:

/*****************************************************************************
*****************************************************************************/
void HAL_Init(void)
{
  MCUSR = 0;
     2e0:	14 be       	out	0x34, r1	; 52
  wdt_disable();
     2e2:	88 e1       	ldi	r24, 0x18	; 24
     2e4:	0f b6       	in	r0, 0x3f	; 63
     2e6:	f8 94       	cli
     2e8:	80 93 60 00 	sts	0x0060, r24
     2ec:	10 92 60 00 	sts	0x0060, r1
     2f0:	0f be       	out	0x3f, r0	; 63
  SYS_EnableInterrupts();
     2f2:	78 94       	sei

  HAL_TimerInit();
     2f4:	0e 94 0f 02 	call	0x41e	; 0x41e <HAL_TimerInit>
}
     2f8:	08 95       	ret

000002fa <HAL_Delay>:

/*****************************************************************************
*****************************************************************************/
void HAL_Delay(uint8_t us)
{
  HAL_TimerDelay(us);
     2fa:	90 e0       	ldi	r25, 0x00	; 0
     2fc:	0e 94 24 02 	call	0x448	; 0x448 <HAL_TimerDelay>
}
     300:	08 95       	ret

00000302 <HAL_Sleep>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_Sleep(uint32_t interval)
{
     302:	0f 93       	push	r16
     304:	1f 93       	push	r17
  uint32_t ticks;
  uint16_t integer;
  uint8_t fractional;

  ticks = (HAL_SLEEP_TIMER_CLOCK * interval) / (HAL_SLEEP_TIMER_PRESCALER * 1000ul);
     306:	2f e0       	ldi	r18, 0x0F	; 15
     308:	66 0f       	add	r22, r22
     30a:	77 1f       	adc	r23, r23
     30c:	88 1f       	adc	r24, r24
     30e:	99 1f       	adc	r25, r25
     310:	2a 95       	dec	r18
     312:	d1 f7       	brne	.-12     	; 0x308 <HAL_Sleep+0x6>
     314:	20 e0       	ldi	r18, 0x00	; 0
     316:	30 ea       	ldi	r19, 0xA0	; 160
     318:	4f e0       	ldi	r20, 0x0F	; 15
     31a:	50 e0       	ldi	r21, 0x00	; 0
     31c:	0e 94 61 10 	call	0x20c2	; 0x20c2 <__udivmodsi4>
     320:	89 01       	movw	r16, r18
     322:	9a 01       	movw	r18, r20
  if (0 == ticks)
     324:	01 15       	cp	r16, r1
     326:	11 05       	cpc	r17, r1
     328:	21 05       	cpc	r18, r1
     32a:	31 05       	cpc	r19, r1
     32c:	09 f4       	brne	.+2      	; 0x330 <HAL_Sleep+0x2e>
     32e:	65 c0       	rjmp	.+202    	; 0x3fa <HAL_Sleep+0xf8>
    return;

  integer = ticks >> 8;
     330:	bb 27       	eor	r27, r27
     332:	a3 2f       	mov	r26, r19
     334:	92 2f       	mov	r25, r18
     336:	81 2f       	mov	r24, r17
  fractional = ticks & 0xff;

  TIMSK2 = 0;
     338:	10 92 70 00 	sts	0x0070, r1
  ASSR |= (1 << AS2);
     33c:	20 91 b6 00 	lds	r18, 0x00B6
     340:	20 62       	ori	r18, 0x20	; 32
     342:	20 93 b6 00 	sts	0x00B6, r18
  TCCR2A = 0;
     346:	10 92 b0 00 	sts	0x00B0, r1
  TCCR2B = 0;
     34a:	10 92 b1 00 	sts	0x00B1, r1
  TCNT2 = 0;
     34e:	10 92 b2 00 	sts	0x00B2, r1

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     352:	20 91 b6 00 	lds	r18, 0x00B6
     356:	30 e0       	ldi	r19, 0x00	; 0
     358:	2f 71       	andi	r18, 0x1F	; 31
     35a:	30 70       	andi	r19, 0x00	; 0
     35c:	21 15       	cp	r18, r1
     35e:	31 05       	cpc	r19, r1
     360:	c1 f7       	brne	.-16     	; 0x352 <HAL_Sleep+0x50>
  TCCR2A = 0;
  TCCR2B = 0;
  TCNT2 = 0;
  halSleepSynchronize();

  TIFR2 = (1 << OCF2B) | (1 << OCF2A) | (1 << TOV2);
     362:	27 e0       	ldi	r18, 0x07	; 7
     364:	27 bb       	out	0x17, r18	; 23
  TCCR2B = ((1 << CS20) | (1 << CS21) | (1 << CS22));   // clk/1024
     366:	20 93 b1 00 	sts	0x00B1, r18
  while (1)
  {
    halSleepTimerEvent = false;
    
    if (integer > 0)
      OCR2A = 0xff;
     36a:	5f ef       	ldi	r21, 0xFF	; 255

    TIMSK2 |= (1 << OCIE2A);

    halSleepSynchronize();

    SMCR = (1 << SM1) | (1 << SM0) | (1 << SE); // power-save
     36c:	47 e0       	ldi	r20, 0x07	; 7
     36e:	01 c0       	rjmp	.+2      	; 0x372 <HAL_Sleep+0x70>
    if (event)
    {
      if (integer > 0)
        integer--;
      else
        fractional = 0;
     370:	00 e0       	ldi	r16, 0x00	; 0
  TIFR2 = (1 << OCF2B) | (1 << OCF2A) | (1 << TOV2);
  TCCR2B = ((1 << CS20) | (1 << CS21) | (1 << CS22));   // clk/1024

  while (1)
  {
    halSleepTimerEvent = false;
     372:	10 92 8e 02 	sts	0x028E, r1
    
    if (integer > 0)
     376:	00 97       	sbiw	r24, 0x00	; 0
     378:	19 f0       	breq	.+6      	; 0x380 <HAL_Sleep+0x7e>
      OCR2A = 0xff;
     37a:	50 93 b3 00 	sts	0x00B3, r21
     37e:	20 c0       	rjmp	.+64     	; 0x3c0 <HAL_Sleep+0xbe>
    else if (fractional > 0)
     380:	00 23       	and	r16, r16
     382:	19 f0       	breq	.+6      	; 0x38a <HAL_Sleep+0x88>
      OCR2A = fractional;
     384:	00 93 b3 00 	sts	0x00B3, r16
     388:	1b c0       	rjmp	.+54     	; 0x3c0 <HAL_Sleep+0xbe>

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     38a:	80 91 b6 00 	lds	r24, 0x00B6
     38e:	90 e0       	ldi	r25, 0x00	; 0
     390:	8f 71       	andi	r24, 0x1F	; 31
     392:	90 70       	andi	r25, 0x00	; 0
     394:	00 97       	sbiw	r24, 0x00	; 0
     396:	c9 f7       	brne	.-14     	; 0x38a <HAL_Sleep+0x88>
    else if (fractional > 0)
      OCR2A = fractional;
    else
    {
      halSleepSynchronize();
      TIMSK2 = 0;
     398:	10 92 70 00 	sts	0x0070, r1
      TCCR2B = 0;
     39c:	10 92 b1 00 	sts	0x00B1, r1
      GTCCR |= (1 << PSRASY);
     3a0:	83 b5       	in	r24, 0x23	; 35
     3a2:	82 60       	ori	r24, 0x02	; 2
     3a4:	83 bd       	out	0x23, r24	; 35

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     3a6:	80 91 b6 00 	lds	r24, 0x00B6
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	8f 71       	andi	r24, 0x1F	; 31
     3ae:	90 70       	andi	r25, 0x00	; 0
     3b0:	00 97       	sbiw	r24, 0x00	; 0
     3b2:	c9 f7       	brne	.-14     	; 0x3a6 <HAL_Sleep+0xa4>
      halSleepSynchronize();
      TIMSK2 = 0;
      TCCR2B = 0;
      GTCCR |= (1 << PSRASY);
      halSleepSynchronize();
      ASSR &= ~(1 << AS2);
     3b4:	80 91 b6 00 	lds	r24, 0x00B6
     3b8:	8f 7d       	andi	r24, 0xDF	; 223
     3ba:	80 93 b6 00 	sts	0x00B6, r24
      return;
     3be:	1d c0       	rjmp	.+58     	; 0x3fa <HAL_Sleep+0xf8>
    }

    TIMSK2 |= (1 << OCIE2A);
     3c0:	20 91 70 00 	lds	r18, 0x0070
     3c4:	22 60       	ori	r18, 0x02	; 2
     3c6:	20 93 70 00 	sts	0x0070, r18

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     3ca:	20 91 b6 00 	lds	r18, 0x00B6
     3ce:	30 e0       	ldi	r19, 0x00	; 0
     3d0:	2f 71       	andi	r18, 0x1F	; 31
     3d2:	30 70       	andi	r19, 0x00	; 0
     3d4:	21 15       	cp	r18, r1
     3d6:	31 05       	cpc	r19, r1
     3d8:	c1 f7       	brne	.-16     	; 0x3ca <HAL_Sleep+0xc8>

    TIMSK2 |= (1 << OCIE2A);

    halSleepSynchronize();

    SMCR = (1 << SM1) | (1 << SM0) | (1 << SE); // power-save
     3da:	43 bf       	out	0x33, r20	; 51
    asm("sleep");
     3dc:	88 95       	sleep
    SMCR = 0;
     3de:	13 be       	out	0x33, r1	; 51

    bool event;

    ATOMIC_SECTION_ENTER
     3e0:	3f b7       	in	r19, 0x3f	; 63
     3e2:	f8 94       	cli
      event = halSleepTimerEvent;
     3e4:	20 91 8e 02 	lds	r18, 0x028E
    ATOMIC_SECTION_LEAVE
     3e8:	3f bf       	out	0x3f, r19	; 63

    if (event)
     3ea:	22 23       	and	r18, r18
     3ec:	09 f4       	brne	.+2      	; 0x3f0 <HAL_Sleep+0xee>
     3ee:	c1 cf       	rjmp	.-126    	; 0x372 <HAL_Sleep+0x70>
    {
      if (integer > 0)
     3f0:	00 97       	sbiw	r24, 0x00	; 0
     3f2:	09 f4       	brne	.+2      	; 0x3f6 <HAL_Sleep+0xf4>
     3f4:	bd cf       	rjmp	.-134    	; 0x370 <HAL_Sleep+0x6e>
        integer--;
     3f6:	01 97       	sbiw	r24, 0x01	; 1
     3f8:	bc cf       	rjmp	.-136    	; 0x372 <HAL_Sleep+0x70>
    else
    {
      // TODO: wakeup from some other source
    }
  }
}
     3fa:	1f 91       	pop	r17
     3fc:	0f 91       	pop	r16
     3fe:	08 95       	ret

00000400 <__vector_13>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER2_COMPA_vect)
{
     400:	1f 92       	push	r1
     402:	0f 92       	push	r0
     404:	0f b6       	in	r0, 0x3f	; 63
     406:	0f 92       	push	r0
     408:	11 24       	eor	r1, r1
     40a:	8f 93       	push	r24
  halSleepTimerEvent = true;
     40c:	81 e0       	ldi	r24, 0x01	; 1
     40e:	80 93 8e 02 	sts	0x028E, r24
}
     412:	8f 91       	pop	r24
     414:	0f 90       	pop	r0
     416:	0f be       	out	0x3f, r0	; 63
     418:	0f 90       	pop	r0
     41a:	1f 90       	pop	r1
     41c:	18 95       	reti

0000041e <HAL_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void HAL_TimerInit(void)
{
  halTimerIrqCount = 0;
     41e:	10 92 cd 08 	sts	0x08CD, r1

  OCR4A = ((F_CPU / 1000ul) / TIMER_PRESCALER) * HAL_TIMER_INTERVAL;
     422:	80 e1       	ldi	r24, 0x10	; 16
     424:	97 e2       	ldi	r25, 0x27	; 39
     426:	90 93 a9 00 	sts	0x00A9, r25
     42a:	80 93 a8 00 	sts	0x00A8, r24
  TCCR4B = (1 << WGM12);              // CTC mode
     42e:	e1 ea       	ldi	r30, 0xA1	; 161
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	88 e0       	ldi	r24, 0x08	; 8
     434:	80 83       	st	Z, r24
  TCCR4B |= (1 << CS11);              // Prescaler 8
     436:	80 81       	ld	r24, Z
     438:	82 60       	ori	r24, 0x02	; 2
     43a:	80 83       	st	Z, r24
  TIMSK4 |= (1 << OCIE4A);            // Enable TC4 interrupt
     43c:	e2 e7       	ldi	r30, 0x72	; 114
     43e:	f0 e0       	ldi	r31, 0x00	; 0
     440:	80 81       	ld	r24, Z
     442:	82 60       	ori	r24, 0x02	; 2
     444:	80 83       	st	Z, r24
}
     446:	08 95       	ret

00000448 <HAL_TimerDelay>:
*****************************************************************************/
void HAL_TimerDelay(uint16_t us)
{
  PRAGMA(diag_suppress=Pa082);

  OCR4B = TCNT4 + us;
     448:	20 91 a4 00 	lds	r18, 0x00A4
     44c:	30 91 a5 00 	lds	r19, 0x00A5
     450:	28 0f       	add	r18, r24
     452:	39 1f       	adc	r19, r25
     454:	30 93 ab 00 	sts	0x00AB, r19
     458:	20 93 aa 00 	sts	0x00AA, r18
  if (OCR4B > OCR4A)
     45c:	20 91 aa 00 	lds	r18, 0x00AA
     460:	30 91 ab 00 	lds	r19, 0x00AB
     464:	80 91 a8 00 	lds	r24, 0x00A8
     468:	90 91 a9 00 	lds	r25, 0x00A9
     46c:	82 17       	cp	r24, r18
     46e:	93 07       	cpc	r25, r19
     470:	70 f4       	brcc	.+28     	; 0x48e <HAL_TimerDelay+0x46>
    OCR4B -= OCR4A;
     472:	80 91 aa 00 	lds	r24, 0x00AA
     476:	90 91 ab 00 	lds	r25, 0x00AB
     47a:	20 91 a8 00 	lds	r18, 0x00A8
     47e:	30 91 a9 00 	lds	r19, 0x00A9
     482:	82 1b       	sub	r24, r18
     484:	93 0b       	sbc	r25, r19
     486:	90 93 ab 00 	sts	0x00AB, r25
     48a:	80 93 aa 00 	sts	0x00AA, r24

  halTimerDelayInt = 0;
     48e:	10 92 8f 02 	sts	0x028F, r1
  TIMSK4 |= (1 << OCIE4B);
     492:	80 91 72 00 	lds	r24, 0x0072
     496:	84 60       	ori	r24, 0x04	; 4
     498:	80 93 72 00 	sts	0x0072, r24
  while (0 == halTimerDelayInt);
     49c:	80 91 8f 02 	lds	r24, 0x028F
     4a0:	88 23       	and	r24, r24
     4a2:	e1 f3       	breq	.-8      	; 0x49c <HAL_TimerDelay+0x54>
  TIMSK4 &= ~(1 << OCIE4B);
     4a4:	80 91 72 00 	lds	r24, 0x0072
     4a8:	8b 7f       	andi	r24, 0xFB	; 251
     4aa:	80 93 72 00 	sts	0x0072, r24

  PRAGMA(diag_default=Pa082);
}
     4ae:	08 95       	ret

000004b0 <__vector_42>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPA_vect)
{
     4b0:	1f 92       	push	r1
     4b2:	0f 92       	push	r0
     4b4:	0f b6       	in	r0, 0x3f	; 63
     4b6:	0f 92       	push	r0
     4b8:	11 24       	eor	r1, r1
     4ba:	8f 93       	push	r24
  halTimerIrqCount++;
     4bc:	80 91 cd 08 	lds	r24, 0x08CD
     4c0:	8f 5f       	subi	r24, 0xFF	; 255
     4c2:	80 93 cd 08 	sts	0x08CD, r24
}
     4c6:	8f 91       	pop	r24
     4c8:	0f 90       	pop	r0
     4ca:	0f be       	out	0x3f, r0	; 63
     4cc:	0f 90       	pop	r0
     4ce:	1f 90       	pop	r1
     4d0:	18 95       	reti

000004d2 <__vector_43>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPB_vect)
{
     4d2:	1f 92       	push	r1
     4d4:	0f 92       	push	r0
     4d6:	0f b6       	in	r0, 0x3f	; 63
     4d8:	0f 92       	push	r0
     4da:	11 24       	eor	r1, r1
     4dc:	8f 93       	push	r24
  halTimerDelayInt = 1;
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	80 93 8f 02 	sts	0x028F, r24
}
     4e4:	8f 91       	pop	r24
     4e6:	0f 90       	pop	r0
     4e8:	0f be       	out	0x3f, r0	; 63
     4ea:	0f 90       	pop	r0
     4ec:	1f 90       	pop	r1
     4ee:	18 95       	reti

000004f0 <HAL_UartInit>:
static volatile bool newData;

/*****************************************************************************
*****************************************************************************/
void HAL_UartInit(uint32_t baudrate)
{
     4f0:	0f 93       	push	r16
     4f2:	1f 93       	push	r17
     4f4:	9b 01       	movw	r18, r22
     4f6:	ac 01       	movw	r20, r24
  uint32_t brr = ((uint32_t)F_CPU * 2) / (16 * baudrate) - 1;
     4f8:	e4 e0       	ldi	r30, 0x04	; 4
     4fa:	22 0f       	add	r18, r18
     4fc:	33 1f       	adc	r19, r19
     4fe:	44 1f       	adc	r20, r20
     500:	55 1f       	adc	r21, r21
     502:	ea 95       	dec	r30
     504:	d1 f7       	brne	.-12     	; 0x4fa <HAL_UartInit+0xa>
     506:	60 e0       	ldi	r22, 0x00	; 0
     508:	74 e2       	ldi	r23, 0x24	; 36
     50a:	84 ef       	ldi	r24, 0xF4	; 244
     50c:	90 e0       	ldi	r25, 0x00	; 0
     50e:	0e 94 61 10 	call	0x20c2	; 0x20c2 <__udivmodsi4>
     512:	89 01       	movw	r16, r18
     514:	9a 01       	movw	r18, r20
     516:	01 50       	subi	r16, 0x01	; 1
     518:	10 40       	sbci	r17, 0x00	; 0
     51a:	20 40       	sbci	r18, 0x00	; 0
     51c:	30 40       	sbci	r19, 0x00	; 0

  UBRRxH = (brr >> 8) & 0xff;
     51e:	bb 27       	eor	r27, r27
     520:	a3 2f       	mov	r26, r19
     522:	92 2f       	mov	r25, r18
     524:	81 2f       	mov	r24, r17
     526:	80 93 c5 00 	sts	0x00C5, r24
  UBRRxL = (brr & 0xff);
     52a:	00 93 c4 00 	sts	0x00C4, r16
  UCSRxA = (1 << U2X1);
     52e:	82 e0       	ldi	r24, 0x02	; 2
     530:	80 93 c0 00 	sts	0x00C0, r24
  UCSRxB = (1 << TXEN1) | (1 << RXEN1) | (1 << RXCIE1);
     534:	88 e9       	ldi	r24, 0x98	; 152
     536:	80 93 c1 00 	sts	0x00C1, r24
  UCSRxC = (3 << UCSZ10);
     53a:	86 e0       	ldi	r24, 0x06	; 6
     53c:	80 93 c2 00 	sts	0x00C2, r24

  txFifo.data = txData;
     540:	86 ea       	ldi	r24, 0xA6	; 166
     542:	92 e0       	ldi	r25, 0x02	; 2
     544:	90 93 a5 02 	sts	0x02A5, r25
     548:	80 93 a4 02 	sts	0x02A4, r24
  txFifo.size = HAL_UART_TX_FIFO_SIZE;
     54c:	20 e8       	ldi	r18, 0x80	; 128
     54e:	30 e0       	ldi	r19, 0x00	; 0
     550:	30 93 a1 02 	sts	0x02A1, r19
     554:	20 93 a0 02 	sts	0x02A0, r18
  txFifo.bytes = 0;
     558:	10 92 a3 02 	sts	0x02A3, r1
     55c:	10 92 a2 02 	sts	0x02A2, r1
  txFifo.head = 0;
     560:	ec e9       	ldi	r30, 0x9C	; 156
     562:	f2 e0       	ldi	r31, 0x02	; 2
     564:	11 82       	std	Z+1, r1	; 0x01
     566:	10 82       	st	Z, r1
  txFifo.tail = 0;
     568:	13 82       	std	Z+3, r1	; 0x03
     56a:	12 82       	std	Z+2, r1	; 0x02

  rxFifo.data = rxData;
     56c:	8a e9       	ldi	r24, 0x9A	; 154
     56e:	92 e0       	ldi	r25, 0x02	; 2
     570:	47 e2       	ldi	r20, 0x27	; 39
     572:	53 e0       	ldi	r21, 0x03	; 3
     574:	50 93 9b 02 	sts	0x029B, r21
     578:	40 93 9a 02 	sts	0x029A, r20
  rxFifo.size = HAL_UART_RX_FIFO_SIZE;
     57c:	fc 01       	movw	r30, r24
     57e:	34 97       	sbiw	r30, 0x04	; 4
     580:	31 83       	std	Z+1, r19	; 0x01
     582:	20 83       	st	Z, r18
  rxFifo.bytes = 0;
     584:	fc 01       	movw	r30, r24
     586:	32 97       	sbiw	r30, 0x02	; 2
     588:	11 82       	std	Z+1, r1	; 0x01
     58a:	10 82       	st	Z, r1
  rxFifo.head = 0;
     58c:	fc 01       	movw	r30, r24
     58e:	38 97       	sbiw	r30, 0x08	; 8
     590:	11 82       	std	Z+1, r1	; 0x01
     592:	10 82       	st	Z, r1
  rxFifo.tail = 0;
     594:	13 82       	std	Z+3, r1	; 0x03
     596:	12 82       	std	Z+2, r1	; 0x02

  udrEmpty = true;
     598:	81 e0       	ldi	r24, 0x01	; 1
     59a:	80 93 91 02 	sts	0x0291, r24
  newData = false;
     59e:	10 92 90 02 	sts	0x0290, r1
}
     5a2:	1f 91       	pop	r17
     5a4:	0f 91       	pop	r16
     5a6:	08 95       	ret

000005a8 <HAL_UartWriteByte>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartWriteByte(uint8_t byte)
{
  if (txFifo.bytes == txFifo.size)
     5a8:	60 91 a2 02 	lds	r22, 0x02A2
     5ac:	70 91 a3 02 	lds	r23, 0x02A3
     5b0:	40 91 a0 02 	lds	r20, 0x02A0
     5b4:	50 91 a1 02 	lds	r21, 0x02A1
     5b8:	64 17       	cp	r22, r20
     5ba:	75 07       	cpc	r23, r21
     5bc:	f1 f0       	breq	.+60     	; 0x5fa <HAL_UartWriteByte+0x52>
    return;

  txFifo.data[txFifo.tail++] = byte;
     5be:	20 91 9e 02 	lds	r18, 0x029E
     5c2:	30 91 9f 02 	lds	r19, 0x029F
     5c6:	e0 91 a4 02 	lds	r30, 0x02A4
     5ca:	f0 91 a5 02 	lds	r31, 0x02A5
     5ce:	e2 0f       	add	r30, r18
     5d0:	f3 1f       	adc	r31, r19
     5d2:	80 83       	st	Z, r24
     5d4:	2f 5f       	subi	r18, 0xFF	; 255
     5d6:	3f 4f       	sbci	r19, 0xFF	; 255
     5d8:	30 93 9f 02 	sts	0x029F, r19
     5dc:	20 93 9e 02 	sts	0x029E, r18
  if (txFifo.tail == txFifo.size)
     5e0:	24 17       	cp	r18, r20
     5e2:	35 07       	cpc	r19, r21
     5e4:	21 f4       	brne	.+8      	; 0x5ee <HAL_UartWriteByte+0x46>
    txFifo.tail = 0;
     5e6:	10 92 9f 02 	sts	0x029F, r1
     5ea:	10 92 9e 02 	sts	0x029E, r1
  txFifo.bytes++;
     5ee:	6f 5f       	subi	r22, 0xFF	; 255
     5f0:	7f 4f       	sbci	r23, 0xFF	; 255
     5f2:	70 93 a3 02 	sts	0x02A3, r23
     5f6:	60 93 a2 02 	sts	0x02A2, r22
     5fa:	08 95       	ret

000005fc <HAL_UartPrint>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
     5fc:	cf 92       	push	r12
     5fe:	df 92       	push	r13
     600:	ff 92       	push	r15
     602:	0f 93       	push	r16
     604:	1f 93       	push	r17
     606:	cf 93       	push	r28
     608:	df 93       	push	r29
     60a:	0f 92       	push	r0
     60c:	cd b7       	in	r28, 0x3d	; 61
     60e:	de b7       	in	r29, 0x3e	; 62
     610:	f8 2e       	mov	r15, r24
	for (int i = 0; i<strlen(buffer);i++)
     612:	08 2f       	mov	r16, r24
     614:	19 2f       	mov	r17, r25
     616:	cc 24       	eor	r12, r12
     618:	dd 24       	eor	r13, r13
     61a:	0a c0       	rjmp	.+20     	; 0x630 <HAL_UartPrint+0x34>
	{
		HAL_UartWriteByte(buffer[i]);
     61c:	f8 01       	movw	r30, r16
     61e:	81 91       	ld	r24, Z+
     620:	8f 01       	movw	r16, r30
     622:	99 83       	std	Y+1, r25	; 0x01
     624:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
	for (int i = 0; i<strlen(buffer);i++)
     628:	08 94       	sec
     62a:	c1 1c       	adc	r12, r1
     62c:	d1 1c       	adc	r13, r1
     62e:	99 81       	ldd	r25, Y+1	; 0x01
     630:	af 2d       	mov	r26, r15
     632:	b9 2f       	mov	r27, r25
     634:	fd 01       	movw	r30, r26
     636:	01 90       	ld	r0, Z+
     638:	00 20       	and	r0, r0
     63a:	e9 f7       	brne	.-6      	; 0x636 <HAL_UartPrint+0x3a>
     63c:	31 97       	sbiw	r30, 0x01	; 1
     63e:	ea 1b       	sub	r30, r26
     640:	fb 0b       	sbc	r31, r27
     642:	ce 16       	cp	r12, r30
     644:	df 06       	cpc	r13, r31
     646:	50 f3       	brcs	.-44     	; 0x61c <HAL_UartPrint+0x20>
	{
		HAL_UartWriteByte(buffer[i]);
	}
}
     648:	0f 90       	pop	r0
     64a:	df 91       	pop	r29
     64c:	cf 91       	pop	r28
     64e:	1f 91       	pop	r17
     650:	0f 91       	pop	r16
     652:	ff 90       	pop	r15
     654:	df 90       	pop	r13
     656:	cf 90       	pop	r12
     658:	08 95       	ret

0000065a <HAL_UartReadByte>:
uint8_t HAL_UartReadByte(void)
{
  uint8_t byte;

  PRAGMA(diag_suppress=Pa082);
  ATOMIC_SECTION_ENTER
     65a:	9f b7       	in	r25, 0x3f	; 63
     65c:	f8 94       	cli
    byte = rxFifo.data[rxFifo.head++];
     65e:	e0 91 9a 02 	lds	r30, 0x029A
     662:	f0 91 9b 02 	lds	r31, 0x029B
     666:	20 91 92 02 	lds	r18, 0x0292
     66a:	30 91 93 02 	lds	r19, 0x0293
     66e:	e2 0f       	add	r30, r18
     670:	f3 1f       	adc	r31, r19
     672:	80 81       	ld	r24, Z
     674:	2f 5f       	subi	r18, 0xFF	; 255
     676:	3f 4f       	sbci	r19, 0xFF	; 255
     678:	30 93 93 02 	sts	0x0293, r19
     67c:	20 93 92 02 	sts	0x0292, r18
    if (rxFifo.head == rxFifo.size)
     680:	40 91 92 02 	lds	r20, 0x0292
     684:	50 91 93 02 	lds	r21, 0x0293
     688:	20 91 96 02 	lds	r18, 0x0296
     68c:	30 91 97 02 	lds	r19, 0x0297
     690:	42 17       	cp	r20, r18
     692:	53 07       	cpc	r21, r19
     694:	21 f4       	brne	.+8      	; 0x69e <HAL_UartReadByte+0x44>
      rxFifo.head = 0;
     696:	10 92 93 02 	sts	0x0293, r1
     69a:	10 92 92 02 	sts	0x0292, r1
    rxFifo.bytes--;
     69e:	20 91 98 02 	lds	r18, 0x0298
     6a2:	30 91 99 02 	lds	r19, 0x0299
     6a6:	21 50       	subi	r18, 0x01	; 1
     6a8:	30 40       	sbci	r19, 0x00	; 0
     6aa:	30 93 99 02 	sts	0x0299, r19
     6ae:	20 93 98 02 	sts	0x0298, r18
  ATOMIC_SECTION_LEAVE
     6b2:	9f bf       	out	0x3f, r25	; 63
  PRAGMA(diag_default=Pa082);

  return byte;
}
     6b4:	08 95       	ret

000006b6 <__vector_26>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_UDRE_vect)
{
     6b6:	1f 92       	push	r1
     6b8:	0f 92       	push	r0
     6ba:	0f b6       	in	r0, 0x3f	; 63
     6bc:	0f 92       	push	r0
     6be:	0b b6       	in	r0, 0x3b	; 59
     6c0:	0f 92       	push	r0
     6c2:	11 24       	eor	r1, r1
     6c4:	8f 93       	push	r24
     6c6:	ef 93       	push	r30
     6c8:	ff 93       	push	r31
  udrEmpty = true;
     6ca:	81 e0       	ldi	r24, 0x01	; 1
     6cc:	80 93 91 02 	sts	0x0291, r24
  UCSRxB &= ~(1 << UDRIE1);
     6d0:	e1 ec       	ldi	r30, 0xC1	; 193
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	80 81       	ld	r24, Z
     6d6:	8f 7d       	andi	r24, 0xDF	; 223
     6d8:	80 83       	st	Z, r24
}
     6da:	ff 91       	pop	r31
     6dc:	ef 91       	pop	r30
     6de:	8f 91       	pop	r24
     6e0:	0f 90       	pop	r0
     6e2:	0b be       	out	0x3b, r0	; 59
     6e4:	0f 90       	pop	r0
     6e6:	0f be       	out	0x3f, r0	; 63
     6e8:	0f 90       	pop	r0
     6ea:	1f 90       	pop	r1
     6ec:	18 95       	reti

000006ee <__vector_25>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_RX_vect)
{
     6ee:	1f 92       	push	r1
     6f0:	0f 92       	push	r0
     6f2:	0f b6       	in	r0, 0x3f	; 63
     6f4:	0f 92       	push	r0
     6f6:	0b b6       	in	r0, 0x3b	; 59
     6f8:	0f 92       	push	r0
     6fa:	11 24       	eor	r1, r1
     6fc:	2f 93       	push	r18
     6fe:	3f 93       	push	r19
     700:	4f 93       	push	r20
     702:	8f 93       	push	r24
     704:	9f 93       	push	r25
     706:	ef 93       	push	r30
     708:	ff 93       	push	r31
  PRAGMA(diag_suppress=Pa082);

  uint8_t status = UCSRxA;
     70a:	80 91 c0 00 	lds	r24, 0x00C0
  uint8_t byte = UDRx;
     70e:	40 91 c6 00 	lds	r20, 0x00C6

  if (0 == (status & ((1 << FE1) | (1 << DOR1) | (1 << UPE1))))
     712:	8c 71       	andi	r24, 0x1C	; 28
     714:	b1 f5       	brne	.+108    	; 0x782 <__vector_25+0x94>
  {
    if (rxFifo.bytes == rxFifo.size)
     716:	20 91 98 02 	lds	r18, 0x0298
     71a:	30 91 99 02 	lds	r19, 0x0299
     71e:	80 91 96 02 	lds	r24, 0x0296
     722:	90 91 97 02 	lds	r25, 0x0297
     726:	28 17       	cp	r18, r24
     728:	39 07       	cpc	r19, r25
     72a:	59 f1       	breq	.+86     	; 0x782 <__vector_25+0x94>
      return;

    rxFifo.data[rxFifo.tail++] = byte;
     72c:	e0 91 9a 02 	lds	r30, 0x029A
     730:	f0 91 9b 02 	lds	r31, 0x029B
     734:	80 91 94 02 	lds	r24, 0x0294
     738:	90 91 95 02 	lds	r25, 0x0295
     73c:	e8 0f       	add	r30, r24
     73e:	f9 1f       	adc	r31, r25
     740:	40 83       	st	Z, r20
     742:	01 96       	adiw	r24, 0x01	; 1
     744:	90 93 95 02 	sts	0x0295, r25
     748:	80 93 94 02 	sts	0x0294, r24
    if (rxFifo.tail == rxFifo.size)
     74c:	20 91 94 02 	lds	r18, 0x0294
     750:	30 91 95 02 	lds	r19, 0x0295
     754:	80 91 96 02 	lds	r24, 0x0296
     758:	90 91 97 02 	lds	r25, 0x0297
     75c:	28 17       	cp	r18, r24
     75e:	39 07       	cpc	r19, r25
     760:	21 f4       	brne	.+8      	; 0x76a <__vector_25+0x7c>
      rxFifo.tail = 0;
     762:	10 92 95 02 	sts	0x0295, r1
     766:	10 92 94 02 	sts	0x0294, r1
    rxFifo.bytes++;
     76a:	80 91 98 02 	lds	r24, 0x0298
     76e:	90 91 99 02 	lds	r25, 0x0299
     772:	01 96       	adiw	r24, 0x01	; 1
     774:	90 93 99 02 	sts	0x0299, r25
     778:	80 93 98 02 	sts	0x0298, r24

    newData = true;
     77c:	81 e0       	ldi	r24, 0x01	; 1
     77e:	80 93 90 02 	sts	0x0290, r24
  }

  PRAGMA(diag_default=Pa082);
}
     782:	ff 91       	pop	r31
     784:	ef 91       	pop	r30
     786:	9f 91       	pop	r25
     788:	8f 91       	pop	r24
     78a:	4f 91       	pop	r20
     78c:	3f 91       	pop	r19
     78e:	2f 91       	pop	r18
     790:	0f 90       	pop	r0
     792:	0b be       	out	0x3b, r0	; 59
     794:	0f 90       	pop	r0
     796:	0f be       	out	0x3f, r0	; 63
     798:	0f 90       	pop	r0
     79a:	1f 90       	pop	r1
     79c:	18 95       	reti

0000079e <HAL_UartTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartTaskHandler(void)
{
  if (txFifo.bytes && udrEmpty)
     79e:	80 91 a2 02 	lds	r24, 0x02A2
     7a2:	90 91 a3 02 	lds	r25, 0x02A3
     7a6:	00 97       	sbiw	r24, 0x00	; 0
     7a8:	89 f1       	breq	.+98     	; 0x80c <HAL_UartTaskHandler+0x6e>
     7aa:	20 91 91 02 	lds	r18, 0x0291
     7ae:	22 23       	and	r18, r18
     7b0:	69 f1       	breq	.+90     	; 0x80c <HAL_UartTaskHandler+0x6e>
  {
    uint8_t byte;

    byte = txFifo.data[txFifo.head++];
     7b2:	20 91 9c 02 	lds	r18, 0x029C
     7b6:	30 91 9d 02 	lds	r19, 0x029D
     7ba:	e0 91 a4 02 	lds	r30, 0x02A4
     7be:	f0 91 a5 02 	lds	r31, 0x02A5
     7c2:	e2 0f       	add	r30, r18
     7c4:	f3 1f       	adc	r31, r19
     7c6:	60 81       	ld	r22, Z
     7c8:	2f 5f       	subi	r18, 0xFF	; 255
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	30 93 9d 02 	sts	0x029D, r19
     7d0:	20 93 9c 02 	sts	0x029C, r18
    if (txFifo.head == txFifo.size)
     7d4:	40 91 a0 02 	lds	r20, 0x02A0
     7d8:	50 91 a1 02 	lds	r21, 0x02A1
     7dc:	24 17       	cp	r18, r20
     7de:	35 07       	cpc	r19, r21
     7e0:	21 f4       	brne	.+8      	; 0x7ea <HAL_UartTaskHandler+0x4c>
      txFifo.head = 0;
     7e2:	10 92 9d 02 	sts	0x029D, r1
     7e6:	10 92 9c 02 	sts	0x029C, r1
    txFifo.bytes--;
     7ea:	01 97       	sbiw	r24, 0x01	; 1
     7ec:	90 93 a3 02 	sts	0x02A3, r25
     7f0:	80 93 a2 02 	sts	0x02A2, r24

    ATOMIC_SECTION_ENTER
     7f4:	9f b7       	in	r25, 0x3f	; 63
     7f6:	f8 94       	cli
      UDRx = byte;
     7f8:	60 93 c6 00 	sts	0x00C6, r22
      UCSRxB |= (1 << UDRIE1);
     7fc:	80 91 c1 00 	lds	r24, 0x00C1
     800:	80 62       	ori	r24, 0x20	; 32
     802:	80 93 c1 00 	sts	0x00C1, r24
      udrEmpty = false;
     806:	10 92 91 02 	sts	0x0291, r1
    ATOMIC_SECTION_LEAVE
     80a:	9f bf       	out	0x3f, r25	; 63

  {
    uint16_t bytes;
    bool new;

    ATOMIC_SECTION_ENTER
     80c:	3f b7       	in	r19, 0x3f	; 63
     80e:	f8 94       	cli
      new = newData;
     810:	20 91 90 02 	lds	r18, 0x0290
      newData = false;
     814:	10 92 90 02 	sts	0x0290, r1
      bytes = rxFifo.bytes;
     818:	80 91 98 02 	lds	r24, 0x0298
     81c:	90 91 99 02 	lds	r25, 0x0299
    ATOMIC_SECTION_LEAVE
     820:	3f bf       	out	0x3f, r19	; 63

    if (new)
     822:	22 23       	and	r18, r18
     824:	11 f0       	breq	.+4      	; 0x82a <HAL_UartTaskHandler+0x8c>
      HAL_UartBytesReceived(bytes);
     826:	0e 94 77 0e 	call	0x1cee	; 0x1cee <HAL_UartBytesReceived>
     82a:	08 95       	ret

0000082c <NWK_Init>:

/*****************************************************************************
*****************************************************************************/
void NWK_Init(void)
{
  nwkIb.nwkSeqNum = 0;
     82c:	10 92 d2 08 	sts	0x08D2, r1
  nwkIb.macSeqNum = 0;
     830:	10 92 d3 08 	sts	0x08D3, r1
  nwkIb.addr = 0;
     834:	ee ec       	ldi	r30, 0xCE	; 206
     836:	f8 e0       	ldi	r31, 0x08	; 8
     838:	11 82       	std	Z+1, r1	; 0x01
     83a:	10 82       	st	Z, r1

  for (uint8_t i = 0; i < NWK_MAX_ENDPOINTS_AMOUNT; i++)
    nwkIb.endpoint[i] = NULL;
     83c:	17 82       	std	Z+7, r1	; 0x07
     83e:	16 82       	std	Z+6, r1	; 0x06
     840:	11 86       	std	Z+9, r1	; 0x09
     842:	10 86       	std	Z+8, r1	; 0x08
     844:	13 86       	std	Z+11, r1	; 0x0b
     846:	12 86       	std	Z+10, r1	; 0x0a

  nwkTxInit();
     848:	0e 94 85 09 	call	0x130a	; 0x130a <nwkTxInit>
  nwkRxInit();
     84c:	0e 94 1d 07 	call	0xe3a	; 0xe3a <nwkRxInit>
  nwkFrameInit();
     850:	0e 94 38 05 	call	0xa70	; 0xa70 <nwkFrameInit>
  nwkDataReqInit();
     854:	0e 94 87 04 	call	0x90e	; 0x90e <nwkDataReqInit>

#ifdef NWK_ENABLE_ROUTING
  nwkRouteInit();
     858:	0e 94 c2 05 	call	0xb84	; 0xb84 <nwkRouteInit>
#endif

#ifdef NWK_ENABLE_SECURITY
  nwkSecurityInit();
#endif
}
     85c:	08 95       	ret

0000085e <NWK_SetAddr>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
  nwkIb.addr = addr;
     85e:	90 93 cf 08 	sts	0x08CF, r25
     862:	80 93 ce 08 	sts	0x08CE, r24
  PHY_SetShortAddr(addr);
     866:	0e 94 6a 0b 	call	0x16d4	; 0x16d4 <PHY_SetShortAddr>
}
     86a:	08 95       	ret

0000086c <NWK_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
  nwkIb.panId = panId;
     86c:	90 93 d1 08 	sts	0x08D1, r25
     870:	80 93 d0 08 	sts	0x08D0, r24
  PHY_SetPanId(panId);
     874:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <PHY_SetPanId>
}
     878:	08 95       	ret

0000087a <NWK_OpenEndpoint>:

/*****************************************************************************
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
  nwkIb.endpoint[id] = handler;
     87a:	e8 2f       	mov	r30, r24
     87c:	f0 e0       	ldi	r31, 0x00	; 0
     87e:	ee 0f       	add	r30, r30
     880:	ff 1f       	adc	r31, r31
     882:	ec 52       	subi	r30, 0x2C	; 44
     884:	f7 4f       	sbci	r31, 0xF7	; 247
     886:	71 83       	std	Z+1, r23	; 0x01
     888:	60 83       	st	Z, r22
}
     88a:	08 95       	ret

0000088c <NWK_Busy>:

/*****************************************************************************
*****************************************************************************/
bool NWK_Busy(void)
{
  return nwkRxBusy() || nwkTxBusy() || nwkDataReqBusy() || PHY_Busy();
     88c:	0e 94 72 07 	call	0xee4	; 0xee4 <nwkRxBusy>
     890:	88 23       	and	r24, r24
     892:	59 f4       	brne	.+22     	; 0x8aa <NWK_Busy+0x1e>
     894:	0e 94 49 0a 	call	0x1492	; 0x1492 <nwkTxBusy>
     898:	88 23       	and	r24, r24
     89a:	39 f4       	brne	.+14     	; 0x8aa <NWK_Busy+0x1e>
     89c:	0e 94 a1 04 	call	0x942	; 0x942 <nwkDataReqBusy>
     8a0:	88 23       	and	r24, r24
     8a2:	31 f4       	brne	.+12     	; 0x8b0 <NWK_Busy+0x24>
     8a4:	0e 94 74 0b 	call	0x16e8	; 0x16e8 <PHY_Busy>
     8a8:	08 95       	ret
     8aa:	81 e0       	ldi	r24, 0x01	; 1
     8ac:	90 e0       	ldi	r25, 0x00	; 0
     8ae:	08 95       	ret
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
}
     8b4:	08 95       	ret

000008b6 <NWK_SleepReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_SleepReq(void)
{
  PHY_Sleep();
     8b6:	0e 94 84 0b 	call	0x1708	; 0x1708 <PHY_Sleep>
}
     8ba:	08 95       	ret

000008bc <NWK_WakeupReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_WakeupReq(void)
{
  PHY_Wakeup();
     8bc:	0e 94 90 0b 	call	0x1720	; 0x1720 <PHY_Wakeup>
}
     8c0:	08 95       	ret

000008c2 <NWK_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void NWK_TaskHandler(void)
{
  nwkRxTaskHandler();
     8c2:	0e 94 79 07 	call	0xef2	; 0xef2 <nwkRxTaskHandler>
  nwkTxTaskHandler();
     8c6:	0e 94 6c 0a 	call	0x14d8	; 0x14d8 <nwkTxTaskHandler>
  nwkDataReqTaskHandler();
     8ca:	0e 94 ab 04 	call	0x956	; 0x956 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
  nwkSecurityTaskHandler();
#endif
}
     8ce:	08 95       	ret

000008d0 <nwkDataReqTxConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     8d0:	e0 91 a8 03 	lds	r30, 0x03A8
     8d4:	f0 91 a9 03 	lds	r31, 0x03A9
     8d8:	15 c0       	rjmp	.+42     	; 0x904 <nwkDataReqTxConf+0x34>
  {
    if (req->frame == frame)
     8da:	22 81       	ldd	r18, Z+2	; 0x02
     8dc:	33 81       	ldd	r19, Z+3	; 0x03
     8de:	28 17       	cp	r18, r24
     8e0:	39 07       	cpc	r19, r25
     8e2:	69 f4       	brne	.+26     	; 0x8fe <nwkDataReqTxConf+0x2e>
    {
      req->status = frame->tx.status;
     8e4:	dc 01       	movw	r26, r24
     8e6:	a1 58       	subi	r26, 0x81	; 129
     8e8:	bf 4f       	sbci	r27, 0xFF	; 255
     8ea:	2c 91       	ld	r18, X
     8ec:	27 87       	std	Z+15, r18	; 0x0f
      req->control = frame->tx.control;
     8ee:	dc 01       	movw	r26, r24
     8f0:	ae 57       	subi	r26, 0x7E	; 126
     8f2:	bf 4f       	sbci	r27, 0xFF	; 255
     8f4:	2c 91       	ld	r18, X
     8f6:	20 8b       	std	Z+16, r18	; 0x10
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
     8f8:	22 e0       	ldi	r18, 0x02	; 2
     8fa:	24 83       	std	Z+4, r18	; 0x04
      break;
     8fc:	05 c0       	rjmp	.+10     	; 0x908 <nwkDataReqTxConf+0x38>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     8fe:	01 90       	ld	r0, Z+
     900:	f0 81       	ld	r31, Z
     902:	e0 2d       	mov	r30, r0
     904:	30 97       	sbiw	r30, 0x00	; 0
     906:	49 f7       	brne	.-46     	; 0x8da <nwkDataReqTxConf+0xa>
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
      break;
    }
  }

  nwkFrameFree(frame);
     908:	0e 94 65 05 	call	0xaca	; 0xaca <nwkFrameFree>
}
     90c:	08 95       	ret

0000090e <nwkDataReqInit>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqInit(void)
{
  nwkDataReqQueue = NULL;
     90e:	10 92 a9 03 	sts	0x03A9, r1
     912:	10 92 a8 03 	sts	0x03A8, r1
}
     916:	08 95       	ret

00000918 <NWK_DataReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
     918:	fc 01       	movw	r30, r24
  req->state = NWK_DATA_REQ_STATE_INITIAL;
     91a:	14 82       	std	Z+4, r1	; 0x04
  req->status = NWK_SUCCESS_STATUS;
     91c:	17 86       	std	Z+15, r1	; 0x0f
  req->frame = NULL;
     91e:	13 82       	std	Z+3, r1	; 0x03
     920:	12 82       	std	Z+2, r1	; 0x02

  if (NULL == nwkDataReqQueue)
     922:	80 91 a8 03 	lds	r24, 0x03A8
     926:	90 91 a9 03 	lds	r25, 0x03A9
     92a:	00 97       	sbiw	r24, 0x00	; 0
     92c:	19 f4       	brne	.+6      	; 0x934 <NWK_DataReq+0x1c>
  {
    req->next = NULL;
     92e:	11 82       	std	Z+1, r1	; 0x01
     930:	10 82       	st	Z, r1
     932:	02 c0       	rjmp	.+4      	; 0x938 <NWK_DataReq+0x20>
    nwkDataReqQueue = req;
  }
  else
  {
    req->next = nwkDataReqQueue;
     934:	91 83       	std	Z+1, r25	; 0x01
     936:	80 83       	st	Z, r24
    nwkDataReqQueue = req;
     938:	f0 93 a9 03 	sts	0x03A9, r31
     93c:	e0 93 a8 03 	sts	0x03A8, r30
     940:	08 95       	ret

00000942 <nwkDataReqBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkDataReqBusy(void)
{
  return NULL != nwkDataReqQueue;
     942:	81 e0       	ldi	r24, 0x01	; 1
     944:	20 91 a8 03 	lds	r18, 0x03A8
     948:	30 91 a9 03 	lds	r19, 0x03A9
     94c:	21 15       	cp	r18, r1
     94e:	31 05       	cpc	r19, r1
     950:	09 f4       	brne	.+2      	; 0x954 <nwkDataReqBusy+0x12>
     952:	80 e0       	ldi	r24, 0x00	; 0
}
     954:	08 95       	ret

00000956 <nwkDataReqTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
     956:	0f 93       	push	r16
     958:	1f 93       	push	r17
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     95e:	e0 91 a8 03 	lds	r30, 0x03A8
     962:	f0 91 a9 03 	lds	r31, 0x03A9
     966:	ef 01       	movw	r28, r30
     968:	7b c0       	rjmp	.+246    	; 0xa60 <nwkDataReqTaskHandler+0x10a>
  {
    switch (req->state)
     96a:	8c 81       	ldd	r24, Y+4	; 0x04
     96c:	88 23       	and	r24, r24
     96e:	21 f0       	breq	.+8      	; 0x978 <nwkDataReqTaskHandler+0x22>
     970:	82 30       	cpi	r24, 0x02	; 2
     972:	09 f0       	breq	.+2      	; 0x976 <nwkDataReqTaskHandler+0x20>
     974:	72 c0       	rjmp	.+228    	; 0xa5a <nwkDataReqTaskHandler+0x104>
     976:	58 c0       	rjmp	.+176    	; 0xa28 <nwkDataReqTaskHandler+0xd2>
#ifdef NWK_ENABLE_SECURITY
  if (req->options & NWK_OPT_ENABLE_SECURITY)
    size += NWK_SECURITY_MIC_SIZE;
#endif

  if (NULL == (frame = nwkFrameAlloc(size)))
     978:	8c 85       	ldd	r24, Y+12	; 0x0c
     97a:	0e 94 3f 05 	call	0xa7e	; 0xa7e <nwkFrameAlloc>
     97e:	8c 01       	movw	r16, r24
     980:	00 97       	sbiw	r24, 0x00	; 0
     982:	21 f4       	brne	.+8      	; 0x98c <nwkDataReqTaskHandler+0x36>
  {
    req->state = NWK_DATA_REQ_STATE_CONFIRM;
     984:	82 e0       	ldi	r24, 0x02	; 2
     986:	8c 83       	std	Y+4, r24	; 0x04
    req->status = NWK_OUT_OF_MEMORY_STATUS;
     988:	8f 87       	std	Y+15, r24	; 0x0f
     98a:	6d c0       	rjmp	.+218    	; 0xa66 <nwkDataReqTaskHandler+0x110>
    return;
  }

  req->frame = frame;
     98c:	9b 83       	std	Y+3, r25	; 0x03
     98e:	8a 83       	std	Y+2, r24	; 0x02
  req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
     990:	81 e0       	ldi	r24, 0x01	; 1
     992:	8c 83       	std	Y+4, r24	; 0x04

  frame->tx.confirm = nwkDataReqTxConf;
     994:	f8 01       	movw	r30, r16
     996:	ed 57       	subi	r30, 0x7D	; 125
     998:	ff 4f       	sbci	r31, 0xFF	; 255
     99a:	88 e6       	ldi	r24, 0x68	; 104
     99c:	94 e0       	ldi	r25, 0x04	; 4
     99e:	91 83       	std	Z+1, r25	; 0x01
     9a0:	80 83       	st	Z, r24
  frame->tx.control = req->options & NWK_OPT_BROADCAST_PAN_ID ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
     9a2:	f8 01       	movw	r30, r16
     9a4:	ee 57       	subi	r30, 0x7E	; 126
     9a6:	ff 4f       	sbci	r31, 0xFF	; 255
     9a8:	99 85       	ldd	r25, Y+9	; 0x09
     9aa:	81 e0       	ldi	r24, 0x01	; 1
     9ac:	92 ff       	sbrs	r25, 2
     9ae:	80 e0       	ldi	r24, 0x00	; 0
     9b0:	80 83       	st	Z, r24

  frame->data.header.nwkFcf.ackRequest = req->options & NWK_OPT_ACK_REQUEST ? 1 : 0;
     9b2:	99 85       	ldd	r25, Y+9	; 0x09
     9b4:	91 70       	andi	r25, 0x01	; 1
     9b6:	f8 01       	movw	r30, r16
     9b8:	83 85       	ldd	r24, Z+11	; 0x0b
     9ba:	8e 7f       	andi	r24, 0xFE	; 254
     9bc:	89 2b       	or	r24, r25
     9be:	83 87       	std	Z+11, r24	; 0x0b
#ifdef NWK_ENABLE_SECURITY
  frame->data.header.nwkFcf.securityEnabled = req->options & NWK_OPT_ENABLE_SECURITY ? 1 : 0;
#endif
  frame->data.header.nwkFcf.linkLocal = req->options & NWK_OPT_LINK_LOCAL ? 1 : 0;
     9c0:	99 85       	ldd	r25, Y+9	; 0x09
     9c2:	81 e0       	ldi	r24, 0x01	; 1
     9c4:	93 ff       	sbrs	r25, 3
     9c6:	80 e0       	ldi	r24, 0x00	; 0
     9c8:	98 2f       	mov	r25, r24
     9ca:	99 0f       	add	r25, r25
     9cc:	99 0f       	add	r25, r25
     9ce:	f8 01       	movw	r30, r16
     9d0:	83 85       	ldd	r24, Z+11	; 0x0b
     9d2:	83 70       	andi	r24, 0x03	; 3
  frame->data.header.nwkFcf.reserved = 0;
     9d4:	89 2b       	or	r24, r25
     9d6:	83 87       	std	Z+11, r24	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
     9d8:	80 91 d2 08 	lds	r24, 0x08D2
     9dc:	8f 5f       	subi	r24, 0xFF	; 255
     9de:	80 93 d2 08 	sts	0x08D2, r24
     9e2:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
     9e4:	80 91 ce 08 	lds	r24, 0x08CE
     9e8:	90 91 cf 08 	lds	r25, 0x08CF
     9ec:	96 87       	std	Z+14, r25	; 0x0e
     9ee:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = req->dstAddr;
     9f0:	8d 81       	ldd	r24, Y+5	; 0x05
     9f2:	9e 81       	ldd	r25, Y+6	; 0x06
     9f4:	90 8b       	std	Z+16, r25	; 0x10
     9f6:	87 87       	std	Z+15, r24	; 0x0f
  frame->data.header.nwkSrcEndpoint = req->srcEndpoint;
     9f8:	98 85       	ldd	r25, Y+8	; 0x08
     9fa:	9f 70       	andi	r25, 0x0F	; 15
     9fc:	81 89       	ldd	r24, Z+17	; 0x11
     9fe:	80 7f       	andi	r24, 0xF0	; 240
     a00:	89 2b       	or	r24, r25
     a02:	81 8b       	std	Z+17, r24	; 0x11
  frame->data.header.nwkDstEndpoint = req->dstEndpoint;
     a04:	9f 81       	ldd	r25, Y+7	; 0x07
     a06:	92 95       	swap	r25
     a08:	90 7f       	andi	r25, 0xF0	; 240
     a0a:	8f 70       	andi	r24, 0x0F	; 15
     a0c:	89 2b       	or	r24, r25
     a0e:	81 8b       	std	Z+17, r24	; 0x11

  memcpy(frame->data.payload, req->data, req->size);
     a10:	c8 01       	movw	r24, r16
     a12:	42 96       	adiw	r24, 0x12	; 18
     a14:	4c 85       	ldd	r20, Y+12	; 0x0c
     a16:	6a 85       	ldd	r22, Y+10	; 0x0a
     a18:	7b 85       	ldd	r23, Y+11	; 0x0b
     a1a:	50 e0       	ldi	r21, 0x00	; 0
     a1c:	0e 94 e8 10 	call	0x21d0	; 0x21d0 <memcpy>

  nwkTxFrame(frame);
     a20:	c8 01       	movw	r24, r16
     a22:	0e 94 a0 09 	call	0x1340	; 0x1340 <nwkTxFrame>
     a26:	1f c0       	rjmp	.+62     	; 0xa66 <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
  if (nwkDataReqQueue == req)
     a28:	ec 17       	cp	r30, r28
     a2a:	fd 07       	cpc	r31, r29
     a2c:	41 f4       	brne	.+16     	; 0xa3e <nwkDataReqTaskHandler+0xe8>
  {
    nwkDataReqQueue = nwkDataReqQueue->next;
     a2e:	88 81       	ld	r24, Y
     a30:	99 81       	ldd	r25, Y+1	; 0x01
     a32:	90 93 a9 03 	sts	0x03A9, r25
     a36:	80 93 a8 03 	sts	0x03A8, r24
     a3a:	0a c0       	rjmp	.+20     	; 0xa50 <nwkDataReqTaskHandler+0xfa>
  }
  else
  {
    NWK_DataReq_t *prev = nwkDataReqQueue;
    while (prev->next != req)
     a3c:	fc 01       	movw	r30, r24
     a3e:	80 81       	ld	r24, Z
     a40:	91 81       	ldd	r25, Z+1	; 0x01
     a42:	8c 17       	cp	r24, r28
     a44:	9d 07       	cpc	r25, r29
     a46:	d1 f7       	brne	.-12     	; 0xa3c <nwkDataReqTaskHandler+0xe6>
      prev = prev->next;
    prev->next = ((NWK_DataReq_t *)prev->next)->next;
     a48:	88 81       	ld	r24, Y
     a4a:	99 81       	ldd	r25, Y+1	; 0x01
     a4c:	91 83       	std	Z+1, r25	; 0x01
     a4e:	80 83       	st	Z, r24
  }

  req->confirm(req);
     a50:	ed 85       	ldd	r30, Y+13	; 0x0d
     a52:	fe 85       	ldd	r31, Y+14	; 0x0e
     a54:	ce 01       	movw	r24, r28
     a56:	09 95       	icall
     a58:	06 c0       	rjmp	.+12     	; 0xa66 <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     a5a:	09 90       	ld	r0, Y+
     a5c:	d8 81       	ld	r29, Y
     a5e:	c0 2d       	mov	r28, r0
     a60:	20 97       	sbiw	r28, 0x00	; 0
     a62:	09 f0       	breq	.+2      	; 0xa66 <nwkDataReqTaskHandler+0x110>
     a64:	82 cf       	rjmp	.-252    	; 0x96a <nwkDataReqTaskHandler+0x14>

      default:
        break;
    };
  }
}
     a66:	df 91       	pop	r29
     a68:	cf 91       	pop	r28
     a6a:	1f 91       	pop	r17
     a6c:	0f 91       	pop	r16
     a6e:	08 95       	ret

00000a70 <nwkFrameInit>:
/*****************************************************************************
*****************************************************************************/
void nwkFrameInit(void)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
     a70:	10 92 aa 03 	sts	0x03AA, r1
     a74:	10 92 2f 04 	sts	0x042F, r1
     a78:	10 92 b4 04 	sts	0x04B4, r1
}
     a7c:	08 95       	ret

00000a7e <nwkFrameAlloc>:
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
     a7e:	90 91 aa 03 	lds	r25, 0x03AA
     a82:	99 23       	and	r25, r25
     a84:	59 f0       	breq	.+22     	; 0xa9c <nwkFrameAlloc+0x1e>
     a86:	90 91 2f 04 	lds	r25, 0x042F
     a8a:	99 23       	and	r25, r25
     a8c:	51 f0       	breq	.+20     	; 0xaa2 <nwkFrameAlloc+0x24>
     a8e:	90 91 b4 04 	lds	r25, 0x04B4
     a92:	99 23       	and	r25, r25
     a94:	b9 f4       	brne	.+46     	; 0xac4 <nwkFrameAlloc+0x46>

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
     a96:	22 e0       	ldi	r18, 0x02	; 2
     a98:	30 e0       	ldi	r19, 0x00	; 0
     a9a:	05 c0       	rjmp	.+10     	; 0xaa6 <nwkFrameAlloc+0x28>
     a9c:	20 e0       	ldi	r18, 0x00	; 0
     a9e:	30 e0       	ldi	r19, 0x00	; 0
     aa0:	02 c0       	rjmp	.+4      	; 0xaa6 <nwkFrameAlloc+0x28>
     aa2:	21 e0       	ldi	r18, 0x01	; 1
     aa4:	30 e0       	ldi	r19, 0x00	; 0
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
    {
      nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t) + size;
     aa6:	45 e8       	ldi	r20, 0x85	; 133
     aa8:	50 e0       	ldi	r21, 0x00	; 0
     aaa:	24 9f       	mul	r18, r20
     aac:	f0 01       	movw	r30, r0
     aae:	25 9f       	mul	r18, r21
     ab0:	f0 0d       	add	r31, r0
     ab2:	34 9f       	mul	r19, r20
     ab4:	f0 0d       	add	r31, r0
     ab6:	11 24       	eor	r1, r1
     ab8:	e6 55       	subi	r30, 0x56	; 86
     aba:	fc 4f       	sbci	r31, 0xFC	; 252
     abc:	80 5f       	subi	r24, 0xF0	; 240
     abe:	81 83       	std	Z+1, r24	; 0x01
      return &nwkFrameFrames[i];
     ac0:	cf 01       	movw	r24, r30
     ac2:	08 95       	ret
    }
  }
  return NULL;
     ac4:	80 e0       	ldi	r24, 0x00	; 0
     ac6:	90 e0       	ldi	r25, 0x00	; 0
}
     ac8:	08 95       	ret

00000aca <nwkFrameFree>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
  frame->state = NWK_FRAME_STATE_FREE;
     aca:	fc 01       	movw	r30, r24
     acc:	10 82       	st	Z, r1
}
     ace:	08 95       	ret

00000ad0 <nwkFrameByIndex>:

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameByIndex(uint8_t i)
{
  return &nwkFrameFrames[i];
     ad0:	48 2f       	mov	r20, r24
     ad2:	50 e0       	ldi	r21, 0x00	; 0
     ad4:	25 e8       	ldi	r18, 0x85	; 133
     ad6:	30 e0       	ldi	r19, 0x00	; 0
     ad8:	42 9f       	mul	r20, r18
     ada:	c0 01       	movw	r24, r0
     adc:	43 9f       	mul	r20, r19
     ade:	90 0d       	add	r25, r0
     ae0:	52 9f       	mul	r21, r18
     ae2:	90 0d       	add	r25, r0
     ae4:	11 24       	eor	r1, r1
     ae6:	86 55       	subi	r24, 0x56	; 86
     ae8:	9c 4f       	sbci	r25, 0xFC	; 252
}
     aea:	08 95       	ret

00000aec <nwkFrameCommandInit>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
     aec:	fc 01       	movw	r30, r24
  frame->tx.status = NWK_SUCCESS_STATUS;
     aee:	dc 01       	movw	r26, r24
     af0:	a1 58       	subi	r26, 0x81	; 129
     af2:	bf 4f       	sbci	r27, 0xFF	; 255
     af4:	1c 92       	st	X, r1
  frame->tx.timeout = 0;
     af6:	dc 01       	movw	r26, r24
     af8:	a0 58       	subi	r26, 0x80	; 128
     afa:	bf 4f       	sbci	r27, 0xFF	; 255
     afc:	1d 92       	st	X+, r1
     afe:	1c 92       	st	X, r1
  frame->tx.control = 0;
     b00:	dc 01       	movw	r26, r24
     b02:	ae 57       	subi	r26, 0x7E	; 126
     b04:	bf 4f       	sbci	r27, 0xFF	; 255
     b06:	1c 92       	st	X, r1
  frame->tx.confirm = NULL;
     b08:	dc 01       	movw	r26, r24
     b0a:	ad 57       	subi	r26, 0x7D	; 125
     b0c:	bf 4f       	sbci	r27, 0xFF	; 255
     b0e:	11 96       	adiw	r26, 0x01	; 1
     b10:	1c 92       	st	X, r1
     b12:	1e 92       	st	-X, r1

  frame->data.header.nwkFcf.ackRequest = 0;
  frame->data.header.nwkFcf.securityEnabled = 0;
  frame->data.header.nwkFcf.linkLocal = 0;
  frame->data.header.nwkFcf.reserved = 0;
     b14:	13 86       	std	Z+11, r1	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
     b16:	80 91 d2 08 	lds	r24, 0x08D2
     b1a:	8f 5f       	subi	r24, 0xFF	; 255
     b1c:	80 93 d2 08 	sts	0x08D2, r24
     b20:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
     b22:	80 91 ce 08 	lds	r24, 0x08CE
     b26:	90 91 cf 08 	lds	r25, 0x08CF
     b2a:	96 87       	std	Z+14, r25	; 0x0e
     b2c:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = 0;
     b2e:	10 8a       	std	Z+16, r1	; 0x10
     b30:	17 86       	std	Z+15, r1	; 0x0f
  frame->data.header.nwkSrcEndpoint = 0;
  frame->data.header.nwkDstEndpoint = 0;
     b32:	11 8a       	std	Z+17, r1	; 0x11
}
     b34:	08 95       	ret

00000b36 <nwkRouteFindRecord>:
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];

  return NULL;
     b36:	e9 e3       	ldi	r30, 0x39	; 57
     b38:	f5 e0       	ldi	r31, 0x05	; 5

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     b3a:	20 e0       	ldi	r18, 0x00	; 0
    if (nwkRouteTable[i].dst == dst)
     b3c:	40 81       	ld	r20, Z
     b3e:	51 81       	ldd	r21, Z+1	; 0x01
     b40:	48 17       	cp	r20, r24
     b42:	59 07       	cpc	r21, r25
     b44:	59 f4       	brne	.+22     	; 0xb5c <nwkRouteFindRecord+0x26>
      return &nwkRouteTable[i];
     b46:	30 e0       	ldi	r19, 0x00	; 0
     b48:	c9 01       	movw	r24, r18
     b4a:	88 0f       	add	r24, r24
     b4c:	99 1f       	adc	r25, r25
     b4e:	82 0f       	add	r24, r18
     b50:	93 1f       	adc	r25, r19
     b52:	88 0f       	add	r24, r24
     b54:	99 1f       	adc	r25, r25
     b56:	87 5c       	subi	r24, 0xC7	; 199
     b58:	9a 4f       	sbci	r25, 0xFA	; 250
     b5a:	08 95       	ret

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     b5c:	2f 5f       	subi	r18, 0xFF	; 255
     b5e:	36 96       	adiw	r30, 0x06	; 6
     b60:	24 36       	cpi	r18, 0x64	; 100
     b62:	61 f7       	brne	.-40     	; 0xb3c <nwkRouteFindRecord+0x6>
    if (nwkRouteTable[i].dst == dst)
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
     b64:	2f ef       	ldi	r18, 0xFF	; 255
     b66:	8f 3f       	cpi	r24, 0xFF	; 255
     b68:	92 07       	cpc	r25, r18
     b6a:	19 f4       	brne	.+6      	; 0xb72 <nwkRouteFindRecord+0x3c>
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];
     b6c:	8b e8       	ldi	r24, 0x8B	; 139
     b6e:	97 e0       	ldi	r25, 0x07	; 7
     b70:	08 95       	ret

  return NULL;
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	90 e0       	ldi	r25, 0x00	; 0
}
     b76:	08 95       	ret

00000b78 <nwkRouteErrorConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteErrorConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     b78:	0e 94 65 05 	call	0xaca	; 0xaca <nwkFrameFree>
}
     b7c:	08 95       	ret

00000b7e <nwkRouteTxFrameConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteTxFrameConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     b7e:	0e 94 65 05 	call	0xaca	; 0xaca <nwkFrameFree>
}
     b82:	08 95       	ret

00000b84 <nwkRouteInit>:
static NwkRouteTableRecord_t nwkRouteTable[NWK_ROUTE_TABLE_SIZE];

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
     b84:	e9 e3       	ldi	r30, 0x39	; 57
     b86:	f5 e0       	ldi	r31, 0x05	; 5
     b88:	24 e6       	ldi	r18, 0x64	; 100
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
     b8a:	8f ef       	ldi	r24, 0xFF	; 255
     b8c:	9f ef       	ldi	r25, 0xFF	; 255
     b8e:	91 83       	std	Z+1, r25	; 0x01
     b90:	80 83       	st	Z, r24
     b92:	21 50       	subi	r18, 0x01	; 1
     b94:	36 96       	adiw	r30, 0x06	; 6

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     b96:	22 23       	and	r18, r18
     b98:	d1 f7       	brne	.-12     	; 0xb8e <nwkRouteInit+0xa>
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
}
     b9a:	08 95       	ret

00000b9c <nwkRouteRemove>:
*****************************************************************************/
void nwkRouteRemove(uint16_t dst)
{
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(dst);
     b9c:	0e 94 9b 05 	call	0xb36	; 0xb36 <nwkRouteFindRecord>
  if (rec)
     ba0:	00 97       	sbiw	r24, 0x00	; 0
     ba2:	29 f0       	breq	.+10     	; 0xbae <nwkRouteRemove+0x12>
    rec->dst = NWK_ROUTE_UNKNOWN;
     ba4:	2f ef       	ldi	r18, 0xFF	; 255
     ba6:	3f ef       	ldi	r19, 0xFF	; 255
     ba8:	fc 01       	movw	r30, r24
     baa:	31 83       	std	Z+1, r19	; 0x01
     bac:	20 83       	st	Z, r18
     bae:	08 95       	ret

00000bb0 <nwkRouteFrameReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
     bb0:	ef 92       	push	r14
     bb2:	ff 92       	push	r15
     bb4:	0f 93       	push	r16
     bb6:	1f 93       	push	r17
     bb8:	cf 93       	push	r28
     bba:	df 93       	push	r29
     bbc:	ec 01       	movw	r28, r24
  NwkRouteTableRecord_t *rec;
  NwkFrameHeader_t *header = &frame->data.header;

  if ((header->macSrcAddr & NWK_ROUTE_TRANSIT_MASK) &&
     bbe:	09 85       	ldd	r16, Y+9	; 0x09
     bc0:	1a 85       	ldd	r17, Y+10	; 0x0a
     bc2:	17 ff       	sbrs	r17, 7
     bc4:	05 c0       	rjmp	.+10     	; 0xbd0 <nwkRouteFrameReceived+0x20>
     bc6:	8d 85       	ldd	r24, Y+13	; 0x0d
     bc8:	9e 85       	ldd	r25, Y+14	; 0x0e
     bca:	08 17       	cp	r16, r24
     bcc:	19 07       	cpc	r17, r25
     bce:	51 f5       	brne	.+84     	; 0xc24 <nwkRouteFrameReceived+0x74>
      (header->macSrcAddr != header->nwkSrcAddr))
    return;

  if (0xffff == header->macDstPanId)
     bd0:	8d 81       	ldd	r24, Y+5	; 0x05
     bd2:	9e 81       	ldd	r25, Y+6	; 0x06
     bd4:	2f ef       	ldi	r18, 0xFF	; 255
     bd6:	8f 3f       	cpi	r24, 0xFF	; 255
     bd8:	92 07       	cpc	r25, r18
     bda:	21 f1       	breq	.+72     	; 0xc24 <nwkRouteFrameReceived+0x74>
    return;

  rec = nwkRouteFindRecord(header->nwkSrcAddr);
     bdc:	ed 84       	ldd	r14, Y+13	; 0x0d
     bde:	fe 84       	ldd	r15, Y+14	; 0x0e
     be0:	c7 01       	movw	r24, r14
     be2:	0e 94 9b 05 	call	0xb36	; 0xb36 <nwkRouteFindRecord>
     be6:	fc 01       	movw	r30, r24
  if (rec)
     be8:	00 97       	sbiw	r24, 0x00	; 0
     bea:	69 f0       	breq	.+26     	; 0xc06 <nwkRouteFrameReceived+0x56>
  {
    if (rec->nextHop != header->macSrcAddr && frame->rx.lqi > rec->lqi)
     bec:	82 81       	ldd	r24, Z+2	; 0x02
     bee:	93 81       	ldd	r25, Z+3	; 0x03
     bf0:	80 17       	cp	r24, r16
     bf2:	91 07       	cpc	r25, r17
     bf4:	99 f0       	breq	.+38     	; 0xc1c <nwkRouteFrameReceived+0x6c>
     bf6:	de 01       	movw	r26, r28
     bf8:	a1 58       	subi	r26, 0x81	; 129
     bfa:	bf 4f       	sbci	r27, 0xFF	; 255
     bfc:	9c 91       	ld	r25, X
     bfe:	85 81       	ldd	r24, Z+5	; 0x05
     c00:	89 17       	cp	r24, r25
     c02:	60 f4       	brcc	.+24     	; 0xc1c <nwkRouteFrameReceived+0x6c>
     c04:	07 c0       	rjmp	.+14     	; 0xc14 <nwkRouteFrameReceived+0x64>
      rec->score = NWK_ROUTE_DEFAULT_SCORE;
    }
  }
  else
  {
    rec = nwkRouteFindRecord(NWK_ROUTE_UNKNOWN);
     c06:	8f ef       	ldi	r24, 0xFF	; 255
     c08:	9f ef       	ldi	r25, 0xFF	; 255
     c0a:	0e 94 9b 05 	call	0xb36	; 0xb36 <nwkRouteFindRecord>
     c0e:	fc 01       	movw	r30, r24

    rec->dst = header->nwkSrcAddr;
     c10:	f1 82       	std	Z+1, r15	; 0x01
     c12:	e0 82       	st	Z, r14
    rec->nextHop = header->macSrcAddr;
     c14:	13 83       	std	Z+3, r17	; 0x03
     c16:	02 83       	std	Z+2, r16	; 0x02
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
     c18:	83 e0       	ldi	r24, 0x03	; 3
     c1a:	84 83       	std	Z+4, r24	; 0x04
  }

  rec->lqi = frame->rx.lqi;
     c1c:	c1 58       	subi	r28, 0x81	; 129
     c1e:	df 4f       	sbci	r29, 0xFF	; 255
     c20:	88 81       	ld	r24, Y
     c22:	85 83       	std	Z+5, r24	; 0x05
}
     c24:	df 91       	pop	r29
     c26:	cf 91       	pop	r28
     c28:	1f 91       	pop	r17
     c2a:	0f 91       	pop	r16
     c2c:	ff 90       	pop	r15
     c2e:	ef 90       	pop	r14
     c30:	08 95       	ret

00000c32 <nwkRouteFrameSent>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
     c32:	0f 93       	push	r16
     c34:	1f 93       	push	r17
     c36:	cf 93       	push	r28
     c38:	df 93       	push	r29
     c3a:	00 d0       	rcall	.+0      	; 0xc3c <nwkRouteFrameSent+0xa>
     c3c:	00 d0       	rcall	.+0      	; 0xc3e <nwkRouteFrameSent+0xc>
     c3e:	00 d0       	rcall	.+0      	; 0xc40 <nwkRouteFrameSent+0xe>
     c40:	cd b7       	in	r28, 0x3d	; 61
     c42:	de b7       	in	r29, 0x3e	; 62
     c44:	8c 01       	movw	r16, r24
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(frame->data.header.nwkDstAddr);
     c46:	dc 01       	movw	r26, r24
     c48:	1f 96       	adiw	r26, 0x0f	; 15
     c4a:	8d 91       	ld	r24, X+
     c4c:	9c 91       	ld	r25, X
     c4e:	50 97       	sbiw	r26, 0x10	; 16
     c50:	0e 94 9b 05 	call	0xb36	; 0xb36 <nwkRouteFindRecord>
     c54:	fc 01       	movw	r30, r24
  if (NULL == rec)
     c56:	00 97       	sbiw	r24, 0x00	; 0
     c58:	d1 f1       	breq	.+116    	; 0xcce <nwkRouteFrameSent+0x9c>
    return;

  if (NWK_SUCCESS_STATUS == frame->tx.status)
     c5a:	d8 01       	movw	r26, r16
     c5c:	a1 58       	subi	r26, 0x81	; 129
     c5e:	bf 4f       	sbci	r27, 0xFF	; 255
     c60:	8c 91       	ld	r24, X
     c62:	88 23       	and	r24, r24
     c64:	19 f4       	brne	.+6      	; 0xc6c <nwkRouteFrameSent+0x3a>
  {
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
     c66:	83 e0       	ldi	r24, 0x03	; 3
     c68:	84 83       	std	Z+4, r24	; 0x04
     c6a:	0a c0       	rjmp	.+20     	; 0xc80 <nwkRouteFrameSent+0x4e>
  }
  else
  {
    rec->score--;
     c6c:	84 81       	ldd	r24, Z+4	; 0x04
     c6e:	81 50       	subi	r24, 0x01	; 1
     c70:	84 83       	std	Z+4, r24	; 0x04
    if (0 == rec->score)
     c72:	88 23       	and	r24, r24
     c74:	29 f4       	brne	.+10     	; 0xc80 <nwkRouteFrameSent+0x4e>
    {
      rec->dst = NWK_ROUTE_UNKNOWN;
     c76:	8f ef       	ldi	r24, 0xFF	; 255
     c78:	9f ef       	ldi	r25, 0xFF	; 255
     c7a:	91 83       	std	Z+1, r25	; 0x01
     c7c:	80 83       	st	Z, r24
      return;
     c7e:	27 c0       	rjmp	.+78     	; 0xcce <nwkRouteFrameSent+0x9c>
    }
  }

  if ((rec - &nwkRouteTable[0]) > 0)
     c80:	cf 01       	movw	r24, r30
     c82:	89 53       	subi	r24, 0x39	; 57
     c84:	95 40       	sbci	r25, 0x05	; 5
     c86:	86 30       	cpi	r24, 0x06	; 6
     c88:	91 05       	cpc	r25, r1
     c8a:	0c f1       	brlt	.+66     	; 0xcce <nwkRouteFrameSent+0x9c>
  {
    NwkRouteTableRecord_t *prev = rec - 1;
    NwkRouteTableRecord_t tmp;

    tmp = *prev;
     c8c:	ce 01       	movw	r24, r28
     c8e:	01 96       	adiw	r24, 0x01	; 1
     c90:	af 01       	movw	r20, r30
     c92:	46 50       	subi	r20, 0x06	; 6
     c94:	50 40       	sbci	r21, 0x00	; 0
     c96:	26 e0       	ldi	r18, 0x06	; 6
     c98:	da 01       	movw	r26, r20
     c9a:	0d 90       	ld	r0, X+
     c9c:	ad 01       	movw	r20, r26
     c9e:	dc 01       	movw	r26, r24
     ca0:	0d 92       	st	X+, r0
     ca2:	cd 01       	movw	r24, r26
     ca4:	21 50       	subi	r18, 0x01	; 1
     ca6:	c1 f7       	brne	.-16     	; 0xc98 <nwkRouteFrameSent+0x66>
    *prev = *rec;
     ca8:	cf 01       	movw	r24, r30
     caa:	06 97       	sbiw	r24, 0x06	; 6
     cac:	af 01       	movw	r20, r30
     cae:	26 e0       	ldi	r18, 0x06	; 6
     cb0:	da 01       	movw	r26, r20
     cb2:	0d 90       	ld	r0, X+
     cb4:	ad 01       	movw	r20, r26
     cb6:	dc 01       	movw	r26, r24
     cb8:	0d 92       	st	X+, r0
     cba:	cd 01       	movw	r24, r26
     cbc:	21 50       	subi	r18, 0x01	; 1
     cbe:	c1 f7       	brne	.-16     	; 0xcb0 <nwkRouteFrameSent+0x7e>
    *rec = tmp;
     cc0:	de 01       	movw	r26, r28
     cc2:	11 96       	adiw	r26, 0x01	; 1
     cc4:	86 e0       	ldi	r24, 0x06	; 6
     cc6:	0d 90       	ld	r0, X+
     cc8:	01 92       	st	Z+, r0
     cca:	81 50       	subi	r24, 0x01	; 1
     ccc:	e1 f7       	brne	.-8      	; 0xcc6 <nwkRouteFrameSent+0x94>
  }
}
     cce:	26 96       	adiw	r28, 0x06	; 6
     cd0:	0f b6       	in	r0, 0x3f	; 63
     cd2:	f8 94       	cli
     cd4:	de bf       	out	0x3e, r29	; 62
     cd6:	0f be       	out	0x3f, r0	; 63
     cd8:	cd bf       	out	0x3d, r28	; 61
     cda:	df 91       	pop	r29
     cdc:	cf 91       	pop	r28
     cde:	1f 91       	pop	r17
     ce0:	0f 91       	pop	r16
     ce2:	08 95       	ret

00000ce4 <nwkRouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
     ce4:	2f ef       	ldi	r18, 0xFF	; 255
     ce6:	8f 3f       	cpi	r24, 0xFF	; 255
     ce8:	92 07       	cpc	r25, r18
     cea:	f1 f0       	breq	.+60     	; 0xd28 <nwkRouteNextHop+0x44>
     cec:	e9 e3       	ldi	r30, 0x39	; 57
     cee:	f5 e0       	ldi	r31, 0x05	; 5
     cf0:	40 e0       	ldi	r20, 0x00	; 0
     cf2:	50 e0       	ldi	r21, 0x00	; 0
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
     cf4:	20 81       	ld	r18, Z
     cf6:	31 81       	ldd	r19, Z+1	; 0x01
     cf8:	28 17       	cp	r18, r24
     cfa:	39 07       	cpc	r19, r25
     cfc:	61 f4       	brne	.+24     	; 0xd16 <nwkRouteNextHop+0x32>
      return nwkRouteTable[i].nextHop;
     cfe:	fa 01       	movw	r30, r20
     d00:	ee 0f       	add	r30, r30
     d02:	ff 1f       	adc	r31, r31
     d04:	e4 0f       	add	r30, r20
     d06:	f5 1f       	adc	r31, r21
     d08:	ee 0f       	add	r30, r30
     d0a:	ff 1f       	adc	r31, r31
     d0c:	e7 5c       	subi	r30, 0xC7	; 199
     d0e:	fa 4f       	sbci	r31, 0xFA	; 250
     d10:	82 81       	ldd	r24, Z+2	; 0x02
     d12:	93 81       	ldd	r25, Z+3	; 0x03
     d14:	08 95       	ret
     d16:	4f 5f       	subi	r20, 0xFF	; 255
     d18:	5f 4f       	sbci	r21, 0xFF	; 255
     d1a:	36 96       	adiw	r30, 0x06	; 6
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     d1c:	44 36       	cpi	r20, 0x64	; 100
     d1e:	51 05       	cpc	r21, r1
     d20:	49 f7       	brne	.-46     	; 0xcf4 <nwkRouteNextHop+0x10>
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
     d22:	8f ef       	ldi	r24, 0xFF	; 255
     d24:	9f ef       	ldi	r25, 0xFF	; 255
     d26:	08 95       	ret
/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;
     d28:	8f ef       	ldi	r24, 0xFF	; 255
     d2a:	9f ef       	ldi	r25, 0xFF	; 255
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
}
     d2c:	08 95       	ret

00000d2e <nwkRouteFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
     d2e:	cf 92       	push	r12
     d30:	df 92       	push	r13
     d32:	ef 92       	push	r14
     d34:	ff 92       	push	r15
     d36:	0f 93       	push	r16
     d38:	1f 93       	push	r17
     d3a:	cf 93       	push	r28
     d3c:	df 93       	push	r29
     d3e:	8c 01       	movw	r16, r24
  if (NWK_ROUTE_UNKNOWN != nwkRouteNextHop(frame->data.header.nwkDstAddr))
     d40:	fc 01       	movw	r30, r24
     d42:	c7 84       	ldd	r12, Z+15	; 0x0f
     d44:	d0 88       	ldd	r13, Z+16	; 0x10
     d46:	c6 01       	movw	r24, r12
     d48:	0e 94 72 06 	call	0xce4	; 0xce4 <nwkRouteNextHop>
     d4c:	ff ef       	ldi	r31, 0xFF	; 255
     d4e:	8f 3f       	cpi	r24, 0xFF	; 255
     d50:	9f 07       	cpc	r25, r31
     d52:	81 f0       	breq	.+32     	; 0xd74 <nwkRouteFrame+0x46>
  {
    frame->tx.confirm = nwkRouteTxFrameConf;
     d54:	f8 01       	movw	r30, r16
     d56:	ed 57       	subi	r30, 0x7D	; 125
     d58:	ff 4f       	sbci	r31, 0xFF	; 255
     d5a:	8f eb       	ldi	r24, 0xBF	; 191
     d5c:	95 e0       	ldi	r25, 0x05	; 5
     d5e:	91 83       	std	Z+1, r25	; 0x01
     d60:	80 83       	st	Z, r24
    frame->tx.control = NWK_TX_CONTROL_ROUTING;
     d62:	f8 01       	movw	r30, r16
     d64:	ee 57       	subi	r30, 0x7E	; 126
     d66:	ff 4f       	sbci	r31, 0xFF	; 255
     d68:	82 e0       	ldi	r24, 0x02	; 2
     d6a:	80 83       	st	Z, r24
    nwkTxFrame(frame);
     d6c:	c8 01       	movw	r24, r16
     d6e:	0e 94 a0 09 	call	0x1340	; 0x1340 <nwkTxFrame>
     d72:	20 c0       	rjmp	.+64     	; 0xdb4 <nwkRouteFrame+0x86>
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
     d74:	f8 01       	movw	r30, r16
     d76:	e5 84       	ldd	r14, Z+13	; 0x0d
     d78:	f6 84       	ldd	r15, Z+14	; 0x0e
static void nwkRouteSendRouteError(uint16_t src, uint16_t dst)
{
  NwkFrame_t *frame;
  NwkRouteErrorCommand_t *command;

  if (NULL == (frame = nwkFrameAlloc(sizeof(NwkRouteErrorCommand_t))))
     d7a:	85 e0       	ldi	r24, 0x05	; 5
     d7c:	0e 94 3f 05 	call	0xa7e	; 0xa7e <nwkFrameAlloc>
     d80:	ec 01       	movw	r28, r24
     d82:	00 97       	sbiw	r24, 0x00	; 0
     d84:	a1 f0       	breq	.+40     	; 0xdae <nwkRouteFrame+0x80>
    return;

  nwkFrameCommandInit(frame);
     d86:	0e 94 76 05 	call	0xaec	; 0xaec <nwkFrameCommandInit>

  frame->tx.confirm = nwkRouteErrorConf;
     d8a:	fe 01       	movw	r30, r28
     d8c:	ed 57       	subi	r30, 0x7D	; 125
     d8e:	ff 4f       	sbci	r31, 0xFF	; 255
     d90:	8c eb       	ldi	r24, 0xBC	; 188
     d92:	95 e0       	ldi	r25, 0x05	; 5
     d94:	91 83       	std	Z+1, r25	; 0x01
     d96:	80 83       	st	Z, r24

  frame->data.header.nwkDstAddr = src;
     d98:	f8 8a       	std	Y+16, r15	; 0x10
     d9a:	ef 86       	std	Y+15, r14	; 0x0f

  command = (NwkRouteErrorCommand_t *)frame->data.payload;

  command->id = NWK_COMMAND_ROUTE_ERROR;
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	8a 8b       	std	Y+18, r24	; 0x12
  command->srcAddr = src;
     da0:	fc 8a       	std	Y+20, r15	; 0x14
     da2:	eb 8a       	std	Y+19, r14	; 0x13
  command->dstAddr = dst;
     da4:	de 8a       	std	Y+22, r13	; 0x16
     da6:	cd 8a       	std	Y+21, r12	; 0x15

  nwkTxFrame(frame);
     da8:	ce 01       	movw	r24, r28
     daa:	0e 94 a0 09 	call	0x1340	; 0x1340 <nwkTxFrame>
    nwkTxFrame(frame);
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
    nwkFrameFree(frame);
     dae:	c8 01       	movw	r24, r16
     db0:	0e 94 65 05 	call	0xaca	; 0xaca <nwkFrameFree>
  }
}
     db4:	df 91       	pop	r29
     db6:	cf 91       	pop	r28
     db8:	1f 91       	pop	r17
     dba:	0f 91       	pop	r16
     dbc:	ff 90       	pop	r15
     dbe:	ef 90       	pop	r14
     dc0:	df 90       	pop	r13
     dc2:	cf 90       	pop	r12
     dc4:	08 95       	ret

00000dc6 <nwkRouteErrorReceived>:
*****************************************************************************/
void nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
  NwkRouteErrorCommand_t *command = (NwkRouteErrorCommand_t *)ind->data;

  nwkRouteRemove(command->dstAddr);
     dc6:	dc 01       	movw	r26, r24
     dc8:	15 96       	adiw	r26, 0x05	; 5
     dca:	ed 91       	ld	r30, X+
     dcc:	fc 91       	ld	r31, X
     dce:	16 97       	sbiw	r26, 0x06	; 6
     dd0:	83 81       	ldd	r24, Z+3	; 0x03
     dd2:	94 81       	ldd	r25, Z+4	; 0x04
     dd4:	0e 94 ce 05 	call	0xb9c	; 0xb9c <nwkRouteRemove>
}
     dd8:	08 95       	ret

00000dda <NWK_RouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst)
{
  return nwkRouteNextHop(dst);
     dda:	0e 94 72 06 	call	0xce4	; 0xce4 <nwkRouteNextHop>
}
     dde:	08 95       	ret

00000de0 <nwkRxSendAckConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRxSendAckConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     de0:	0e 94 65 05 	call	0xaca	; 0xaca <nwkFrameFree>
}
     de4:	08 95       	ret

00000de6 <nwkRxDuplicateRejectionTimerHandler>:
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
     de6:	e5 e9       	ldi	r30, 0x95	; 149
     de8:	f7 e0       	ldi	r31, 0x07	; 7
#endif

/*****************************************************************************
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
     dea:	4a e0       	ldi	r20, 0x0A	; 10
  bool restart = false;
     dec:	50 e0       	ldi	r21, 0x00	; 0

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
     dee:	20 81       	ld	r18, Z
     df0:	31 81       	ldd	r19, Z+1	; 0x01
     df2:	21 15       	cp	r18, r1
     df4:	31 05       	cpc	r19, r1
     df6:	29 f0       	breq	.+10     	; 0xe02 <nwkRxDuplicateRejectionTimerHandler+0x1c>
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
     df8:	21 50       	subi	r18, 0x01	; 1
     dfa:	30 40       	sbci	r19, 0x00	; 0
     dfc:	31 83       	std	Z+1, r19	; 0x01
     dfe:	20 83       	st	Z, r18
      restart = true;
     e00:	51 e0       	ldi	r21, 0x01	; 1

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
     e02:	41 50       	subi	r20, 0x01	; 1
     e04:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
  bool restart = false;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
     e06:	44 23       	and	r20, r20
     e08:	91 f7       	brne	.-28     	; 0xdee <nwkRxDuplicateRejectionTimerHandler+0x8>
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
    }
  }

  if (restart)
     e0a:	55 23       	and	r21, r21
     e0c:	11 f0       	breq	.+4      	; 0xe12 <nwkRxDuplicateRejectionTimerHandler+0x2c>
    SYS_TimerStart(timer);
     e0e:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <SYS_TimerStart>
     e12:	08 95       	ret

00000e14 <nwkRxSeriveDataInd>:

/*****************************************************************************
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
  uint8_t cmd = ind->data[0];
     e14:	dc 01       	movw	r26, r24
     e16:	15 96       	adiw	r26, 0x05	; 5
     e18:	ed 91       	ld	r30, X+
     e1a:	fc 91       	ld	r31, X
     e1c:	16 97       	sbiw	r26, 0x06	; 6
     e1e:	20 81       	ld	r18, Z

  if (NWK_COMMAND_ACK == cmd)
     e20:	22 23       	and	r18, r18
     e22:	19 f4       	brne	.+6      	; 0xe2a <nwkRxSeriveDataInd+0x16>
    nwkTxAckReceived(ind);
     e24:	0e 94 25 0a 	call	0x144a	; 0x144a <nwkTxAckReceived>
     e28:	04 c0       	rjmp	.+8      	; 0xe32 <nwkRxSeriveDataInd+0x1e>
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
     e2a:	21 30       	cpi	r18, 0x01	; 1
     e2c:	21 f4       	brne	.+8      	; 0xe36 <nwkRxSeriveDataInd+0x22>
    nwkRouteErrorReceived(ind);
     e2e:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <nwkRouteErrorReceived>
#endif
  else
    return false;

  return true;
     e32:	81 e0       	ldi	r24, 0x01	; 1
     e34:	08 95       	ret
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
    nwkRouteErrorReceived(ind);
#endif
  else
    return false;
     e36:	80 e0       	ldi	r24, 0x00	; 0

  return true;
}
     e38:	08 95       	ret

00000e3a <nwkRxInit>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
     e3a:	e5 e9       	ldi	r30, 0x95	; 149
     e3c:	f7 e0       	ldi	r31, 0x07	; 7
     e3e:	8a e0       	ldi	r24, 0x0A	; 10
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    nwkRxDuplicateRejectionTable[i].ttl = 0;
     e40:	11 82       	std	Z+1, r1	; 0x01
     e42:	10 82       	st	Z, r1
     e44:	81 50       	subi	r24, 0x01	; 1
     e46:	35 96       	adiw	r30, 0x05	; 5

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
     e48:	88 23       	and	r24, r24
     e4a:	d1 f7       	brne	.-12     	; 0xe40 <nwkRxInit+0x6>
    nwkRxDuplicateRejectionTable[i].ttl = 0;

  nwkRxActiveFrames = 0;
     e4c:	10 92 c4 07 	sts	0x07C4, r1

  nwkRxDuplicateRejectionTimer.interval = NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
     e50:	84 e1       	ldi	r24, 0x14	; 20
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	a0 e0       	ldi	r26, 0x00	; 0
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	80 93 cb 07 	sts	0x07CB, r24
     e5c:	90 93 cc 07 	sts	0x07CC, r25
     e60:	a0 93 cd 07 	sts	0x07CD, r26
     e64:	b0 93 ce 07 	sts	0x07CE, r27
  nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
     e68:	10 92 cf 07 	sts	0x07CF, r1
  nwkRxDuplicateRejectionTimer.handler = nwkRxDuplicateRejectionTimerHandler;
     e6c:	83 ef       	ldi	r24, 0xF3	; 243
     e6e:	96 e0       	ldi	r25, 0x06	; 6
     e70:	90 93 d1 07 	sts	0x07D1, r25
     e74:	80 93 d0 07 	sts	0x07D0, r24

  NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
     e78:	80 e0       	ldi	r24, 0x00	; 0
     e7a:	6a e0       	ldi	r22, 0x0A	; 10
     e7c:	77 e0       	ldi	r23, 0x07	; 7
     e7e:	0e 94 3d 04 	call	0x87a	; 0x87a <NWK_OpenEndpoint>
}
     e82:	08 95       	ret

00000e84 <PHY_DataInd>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
     e84:	cf 93       	push	r28
     e86:	df 93       	push	r29
     e88:	ec 01       	movw	r28, r24
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
     e8a:	e8 81       	ld	r30, Y
     e8c:	f9 81       	ldd	r31, Y+1	; 0x01
     e8e:	81 81       	ldd	r24, Z+1	; 0x01
     e90:	88 38       	cpi	r24, 0x88	; 136
     e92:	29 f5       	brne	.+74     	; 0xede <PHY_DataInd+0x5a>
     e94:	80 81       	ld	r24, Z
     e96:	81 36       	cpi	r24, 0x61	; 97
     e98:	11 f0       	breq	.+4      	; 0xe9e <PHY_DataInd+0x1a>
     e9a:	81 34       	cpi	r24, 0x41	; 65
     e9c:	01 f5       	brne	.+64     	; 0xede <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
     e9e:	8a 81       	ldd	r24, Y+2	; 0x02
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
     ea0:	80 31       	cpi	r24, 0x10	; 16
     ea2:	e8 f0       	brcs	.+58     	; 0xede <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
    return;

  if (NULL == (frame = nwkFrameAlloc(ind->size - sizeof(NwkFrameHeader_t))))
     ea4:	80 51       	subi	r24, 0x10	; 16
     ea6:	0e 94 3f 05 	call	0xa7e	; 0xa7e <nwkFrameAlloc>
     eaa:	00 97       	sbiw	r24, 0x00	; 0
     eac:	c1 f0       	breq	.+48     	; 0xede <PHY_DataInd+0x5a>
    return;

  frame->state = NWK_RX_STATE_RECEIVED;
     eae:	20 e2       	ldi	r18, 0x20	; 32
     eb0:	fc 01       	movw	r30, r24
     eb2:	20 83       	st	Z, r18
  frame->rx.lqi = ind->lqi;
     eb4:	2b 81       	ldd	r18, Y+3	; 0x03
     eb6:	e1 58       	subi	r30, 0x81	; 129
     eb8:	ff 4f       	sbci	r31, 0xFF	; 255
     eba:	20 83       	st	Z, r18
  frame->rx.rssi = ind->rssi;
     ebc:	2c 81       	ldd	r18, Y+4	; 0x04
     ebe:	fc 01       	movw	r30, r24
     ec0:	e0 58       	subi	r30, 0x80	; 128
     ec2:	ff 4f       	sbci	r31, 0xFF	; 255
     ec4:	20 83       	st	Z, r18

  memcpy((uint8_t *)&frame->data, ind->data, ind->size);
     ec6:	02 96       	adiw	r24, 0x02	; 2
     ec8:	4a 81       	ldd	r20, Y+2	; 0x02
     eca:	68 81       	ld	r22, Y
     ecc:	79 81       	ldd	r23, Y+1	; 0x01
     ece:	50 e0       	ldi	r21, 0x00	; 0
     ed0:	0e 94 e8 10 	call	0x21d0	; 0x21d0 <memcpy>

  ++nwkRxActiveFrames;
     ed4:	80 91 c4 07 	lds	r24, 0x07C4
     ed8:	8f 5f       	subi	r24, 0xFF	; 255
     eda:	80 93 c4 07 	sts	0x07C4, r24
}
     ede:	df 91       	pop	r29
     ee0:	cf 91       	pop	r28
     ee2:	08 95       	ret

00000ee4 <nwkRxBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkRxBusy(void)
{
  return nwkRxActiveFrames > 0;
     ee4:	81 e0       	ldi	r24, 0x01	; 1
     ee6:	90 91 c4 07 	lds	r25, 0x07C4
     eea:	99 23       	and	r25, r25
     eec:	09 f4       	brne	.+2      	; 0xef0 <nwkRxBusy+0xc>
     eee:	80 e0       	ldi	r24, 0x00	; 0
}
     ef0:	08 95       	ret

00000ef2 <nwkRxTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
{
     ef2:	8f 92       	push	r8
     ef4:	9f 92       	push	r9
     ef6:	af 92       	push	r10
     ef8:	bf 92       	push	r11
     efa:	cf 92       	push	r12
     efc:	df 92       	push	r13
     efe:	ef 92       	push	r14
     f00:	ff 92       	push	r15
     f02:	0f 93       	push	r16
     f04:	1f 93       	push	r17
     f06:	cf 93       	push	r28
     f08:	df 93       	push	r29
     f0a:	cd b7       	in	r28, 0x3d	; 61
     f0c:	de b7       	in	r29, 0x3e	; 62
     f0e:	2a 97       	sbiw	r28, 0x0a	; 10
     f10:	0f b6       	in	r0, 0x3f	; 63
     f12:	f8 94       	cli
     f14:	de bf       	out	0x3e, r29	; 62
     f16:	0f be       	out	0x3f, r0	; 63
     f18:	cd bf       	out	0x3d, r28	; 61
  if (0 == nwkRxActiveFrames)
     f1a:	80 91 c4 07 	lds	r24, 0x07C4
     f1e:	88 23       	and	r24, r24
     f20:	09 f4       	brne	.+2      	; 0xf24 <nwkRxTaskHandler+0x32>
     f22:	ad c1       	rjmp	.+858    	; 0x127e <nwkRxTaskHandler+0x38c>
     f24:	dd 24       	eor	r13, r13
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
     f26:	44 e2       	ldi	r20, 0x24	; 36
     f28:	c4 2e       	mov	r12, r20
  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    return;

  nwkFrameCommandInit(ack);

  ack->tx.confirm = nwkRxSendAckConf;
     f2a:	50 ef       	ldi	r21, 0xF0	; 240
     f2c:	85 2e       	mov	r8, r21
     f2e:	56 e0       	ldi	r21, 0x06	; 6
     f30:	95 2e       	mov	r9, r21
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
     f32:	62 e2       	ldi	r22, 0x22	; 34
     f34:	b6 2e       	mov	r11, r22
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
  {
    frame->state = NWK_RX_STATE_ROUTE;
     f36:	73 e2       	ldi	r23, 0x23	; 35
     f38:	a7 2e       	mov	r10, r23
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
     f3a:	8d 2d       	mov	r24, r13
     f3c:	0e 94 68 05 	call	0xad0	; 0xad0 <nwkFrameByIndex>
     f40:	7c 01       	movw	r14, r24

    switch (frame->state)
     f42:	dc 01       	movw	r26, r24
     f44:	8c 91       	ld	r24, X
     f46:	82 32       	cpi	r24, 0x22	; 34
     f48:	09 f4       	brne	.+2      	; 0xf4c <nwkRxTaskHandler+0x5a>
     f4a:	d9 c0       	rjmp	.+434    	; 0x10fe <nwkRxTaskHandler+0x20c>
     f4c:	83 32       	cpi	r24, 0x23	; 35
     f4e:	20 f4       	brcc	.+8      	; 0xf58 <nwkRxTaskHandler+0x66>
     f50:	80 32       	cpi	r24, 0x20	; 32
     f52:	09 f0       	breq	.+2      	; 0xf56 <nwkRxTaskHandler+0x64>
     f54:	8f c1       	rjmp	.+798    	; 0x1274 <nwkRxTaskHandler+0x382>
     f56:	07 c0       	rjmp	.+14     	; 0xf66 <nwkRxTaskHandler+0x74>
     f58:	83 32       	cpi	r24, 0x23	; 35
     f5a:	09 f4       	brne	.+2      	; 0xf5e <nwkRxTaskHandler+0x6c>
     f5c:	7f c1       	rjmp	.+766    	; 0x125c <nwkRxTaskHandler+0x36a>
     f5e:	84 32       	cpi	r24, 0x24	; 36
     f60:	09 f0       	breq	.+2      	; 0xf64 <nwkRxTaskHandler+0x72>
     f62:	88 c1       	rjmp	.+784    	; 0x1274 <nwkRxTaskHandler+0x382>
     f64:	7f c1       	rjmp	.+766    	; 0x1264 <nwkRxTaskHandler+0x372>
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;

  frame->state = NWK_RX_STATE_FINISH;
     f66:	f7 01       	movw	r30, r14
     f68:	c0 82       	st	Z, r12

  if ((0xffff == header->nwkDstAddr && header->nwkFcf.ackRequest) ||
     f6a:	87 85       	ldd	r24, Z+15	; 0x0f
     f6c:	90 89       	ldd	r25, Z+16	; 0x10
     f6e:	ff ef       	ldi	r31, 0xFF	; 255
     f70:	8f 3f       	cpi	r24, 0xFF	; 255
     f72:	9f 07       	cpc	r25, r31
     f74:	31 f4       	brne	.+12     	; 0xf82 <nwkRxTaskHandler+0x90>
     f76:	d7 01       	movw	r26, r14
     f78:	1b 96       	adiw	r26, 0x0b	; 11
     f7a:	8c 91       	ld	r24, X
     f7c:	1b 97       	sbiw	r26, 0x0b	; 11
     f7e:	80 fd       	sbrc	r24, 0
     f80:	79 c1       	rjmp	.+754    	; 0x1274 <nwkRxTaskHandler+0x382>
     f82:	20 91 ce 08 	lds	r18, 0x08CE
     f86:	30 91 cf 08 	lds	r19, 0x08CF
     f8a:	f7 01       	movw	r30, r14
     f8c:	85 85       	ldd	r24, Z+13	; 0x0d
     f8e:	96 85       	ldd	r25, Z+14	; 0x0e
     f90:	28 17       	cp	r18, r24
     f92:	39 07       	cpc	r19, r25
     f94:	09 f4       	brne	.+2      	; 0xf98 <nwkRxTaskHandler+0xa6>
     f96:	6e c1       	rjmp	.+732    	; 0x1274 <nwkRxTaskHandler+0x382>
      (nwkIb.addr == header->nwkSrcAddr))
    return;

#ifndef NWK_ENABLE_SECURITY
  if (header->nwkFcf.securityEnabled)
     f98:	83 85       	ldd	r24, Z+11	; 0x0b
     f9a:	81 fd       	sbrc	r24, 1
     f9c:	6b c1       	rjmp	.+726    	; 0x1274 <nwkRxTaskHandler+0x382>
    return;
#endif

#ifdef NWK_ENABLE_ROUTING
  nwkRouteFrameReceived(frame);
     f9e:	c7 01       	movw	r24, r14
     fa0:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <nwkRouteFrameReceived>
     fa4:	e2 e9       	ldi	r30, 0x92	; 146
     fa6:	f7 e0       	ldi	r31, 0x07	; 7
     fa8:	40 e0       	ldi	r20, 0x00	; 0
     faa:	50 e0       	ldi	r21, 0x00	; 0

/*****************************************************************************
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;
     fac:	6f ef       	ldi	r22, 0xFF	; 255

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
     fae:	23 81       	ldd	r18, Z+3	; 0x03
     fb0:	34 81       	ldd	r19, Z+4	; 0x04
     fb2:	21 15       	cp	r18, r1
     fb4:	31 05       	cpc	r19, r1
     fb6:	81 f1       	breq	.+96     	; 0x1018 <nwkRxTaskHandler+0x126>
    {
      if (header->nwkSrcAddr == nwkRxDuplicateRejectionTable[i].src)
     fb8:	d7 01       	movw	r26, r14
     fba:	1d 96       	adiw	r26, 0x0d	; 13
     fbc:	8d 91       	ld	r24, X+
     fbe:	9c 91       	ld	r25, X
     fc0:	1e 97       	sbiw	r26, 0x0e	; 14
     fc2:	20 81       	ld	r18, Z
     fc4:	31 81       	ldd	r19, Z+1	; 0x01
     fc6:	82 17       	cp	r24, r18
     fc8:	93 07       	cpc	r25, r19
     fca:	39 f5       	brne	.+78     	; 0x101a <nwkRxTaskHandler+0x128>
      {
        int8_t diff = (int8_t)header->nwkSeq - nwkRxDuplicateRejectionTable[i].seq;
     fcc:	1c 96       	adiw	r26, 0x0c	; 12
     fce:	8c 91       	ld	r24, X
     fd0:	fa 01       	movw	r30, r20
     fd2:	ee 0f       	add	r30, r30
     fd4:	ff 1f       	adc	r31, r31
     fd6:	ee 0f       	add	r30, r30
     fd8:	ff 1f       	adc	r31, r31
     fda:	e4 0f       	add	r30, r20
     fdc:	f5 1f       	adc	r31, r21
     fde:	ee 56       	subi	r30, 0x6E	; 110
     fe0:	f8 4f       	sbci	r31, 0xF8	; 248
     fe2:	92 81       	ldd	r25, Z+2	; 0x02
     fe4:	b8 2f       	mov	r27, r24
     fe6:	b9 1b       	sub	r27, r25

        if (diff > 0)
     fe8:	1b 16       	cp	r1, r27
     fea:	34 f4       	brge	.+12     	; 0xff8 <nwkRxTaskHandler+0x106>
        {
          nwkRxDuplicateRejectionTable[i].seq = header->nwkSeq;
     fec:	82 83       	std	Z+2, r24	; 0x02
          nwkRxDuplicateRejectionTable[i].ttl = DUPLICATE_REJECTION_TTL;
     fee:	87 e9       	ldi	r24, 0x97	; 151
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	94 83       	std	Z+4, r25	; 0x04
     ff4:	83 83       	std	Z+3, r24	; 0x03
     ff6:	39 c0       	rjmp	.+114    	; 0x106a <nwkRxTaskHandler+0x178>
          return false;
        }
        else
        {
#ifdef NWK_ENABLE_ROUTING
          if (nwkIb.addr == header->macDstAddr)
     ff8:	20 91 ce 08 	lds	r18, 0x08CE
     ffc:	30 91 cf 08 	lds	r19, 0x08CF
    1000:	f7 01       	movw	r30, r14
    1002:	87 81       	ldd	r24, Z+7	; 0x07
    1004:	90 85       	ldd	r25, Z+8	; 0x08
    1006:	28 17       	cp	r18, r24
    1008:	39 07       	cpc	r19, r25
    100a:	09 f0       	breq	.+2      	; 0x100e <nwkRxTaskHandler+0x11c>
    100c:	33 c1       	rjmp	.+614    	; 0x1274 <nwkRxTaskHandler+0x382>
            nwkRouteRemove(header->nwkDstAddr);
    100e:	87 85       	ldd	r24, Z+15	; 0x0f
    1010:	90 89       	ldd	r25, Z+16	; 0x10
    1012:	0e 94 ce 05 	call	0xb9c	; 0xb9c <nwkRouteRemove>
    1016:	2e c1       	rjmp	.+604    	; 0x1274 <nwkRxTaskHandler+0x382>
        }
      }
    }
    else // ttl == 0
    {
      free = i;
    1018:	64 2f       	mov	r22, r20
    101a:	4f 5f       	subi	r20, 0xFF	; 255
    101c:	5f 4f       	sbci	r21, 0xFF	; 255
    101e:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    1020:	4a 30       	cpi	r20, 0x0A	; 10
    1022:	51 05       	cpc	r21, r1
    1024:	21 f6       	brne	.-120    	; 0xfae <nwkRxTaskHandler+0xbc>
    {
      free = i;
    }
  }

  if (-1 == free)
    1026:	6f 3f       	cpi	r22, 0xFF	; 255
    1028:	09 f4       	brne	.+2      	; 0x102c <nwkRxTaskHandler+0x13a>
    102a:	24 c1       	rjmp	.+584    	; 0x1274 <nwkRxTaskHandler+0x382>
    return true;

  nwkRxDuplicateRejectionTable[free].src = header->nwkSrcAddr;
    102c:	86 2f       	mov	r24, r22
    102e:	99 27       	eor	r25, r25
    1030:	87 fd       	sbrc	r24, 7
    1032:	90 95       	com	r25
    1034:	fc 01       	movw	r30, r24
    1036:	ee 0f       	add	r30, r30
    1038:	ff 1f       	adc	r31, r31
    103a:	ee 0f       	add	r30, r30
    103c:	ff 1f       	adc	r31, r31
    103e:	e8 0f       	add	r30, r24
    1040:	f9 1f       	adc	r31, r25
    1042:	ee 56       	subi	r30, 0x6E	; 110
    1044:	f8 4f       	sbci	r31, 0xF8	; 248
    1046:	d7 01       	movw	r26, r14
    1048:	1d 96       	adiw	r26, 0x0d	; 13
    104a:	8d 91       	ld	r24, X+
    104c:	9c 91       	ld	r25, X
    104e:	1e 97       	sbiw	r26, 0x0e	; 14
    1050:	91 83       	std	Z+1, r25	; 0x01
    1052:	80 83       	st	Z, r24
  nwkRxDuplicateRejectionTable[free].seq = header->nwkSeq;
    1054:	1c 96       	adiw	r26, 0x0c	; 12
    1056:	8c 91       	ld	r24, X
    1058:	82 83       	std	Z+2, r24	; 0x02
  nwkRxDuplicateRejectionTable[free].ttl = DUPLICATE_REJECTION_TTL;
    105a:	87 e9       	ldi	r24, 0x97	; 151
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	94 83       	std	Z+4, r25	; 0x04
    1060:	83 83       	std	Z+3, r24	; 0x03

  SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    1062:	85 ec       	ldi	r24, 0xC5	; 197
    1064:	97 e0       	ldi	r25, 0x07	; 7
    1066:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <SYS_TimerStart>
#endif

  if (nwkRxRejectDuplicate(header))
    return;

  if (0xffff == header->macDstAddr && nwkIb.addr != header->nwkDstAddr &&
    106a:	f7 01       	movw	r30, r14
    106c:	87 81       	ldd	r24, Z+7	; 0x07
    106e:	90 85       	ldd	r25, Z+8	; 0x08
    1070:	ff ef       	ldi	r31, 0xFF	; 255
    1072:	8f 3f       	cpi	r24, 0xFF	; 255
    1074:	9f 07       	cpc	r25, r31
    1076:	d9 f4       	brne	.+54     	; 0x10ae <nwkRxTaskHandler+0x1bc>
    1078:	20 91 ce 08 	lds	r18, 0x08CE
    107c:	30 91 cf 08 	lds	r19, 0x08CF
    1080:	d7 01       	movw	r26, r14
    1082:	1f 96       	adiw	r26, 0x0f	; 15
    1084:	8d 91       	ld	r24, X+
    1086:	9c 91       	ld	r25, X
    1088:	50 97       	sbiw	r26, 0x10	; 16
    108a:	28 17       	cp	r18, r24
    108c:	39 07       	cpc	r19, r25
    108e:	79 f0       	breq	.+30     	; 0x10ae <nwkRxTaskHandler+0x1bc>
    1090:	15 96       	adiw	r26, 0x05	; 5
    1092:	8d 91       	ld	r24, X+
    1094:	9c 91       	ld	r25, X
    1096:	16 97       	sbiw	r26, 0x06	; 6
    1098:	bf ef       	ldi	r27, 0xFF	; 255
    109a:	8f 3f       	cpi	r24, 0xFF	; 255
    109c:	9b 07       	cpc	r25, r27
    109e:	39 f0       	breq	.+14     	; 0x10ae <nwkRxTaskHandler+0x1bc>
      0xffff != header->macDstPanId && 0 == header->nwkFcf.linkLocal)
    10a0:	f7 01       	movw	r30, r14
    10a2:	83 85       	ldd	r24, Z+11	; 0x0b
    10a4:	82 fd       	sbrc	r24, 2
    10a6:	03 c0       	rjmp	.+6      	; 0x10ae <nwkRxTaskHandler+0x1bc>
    nwkTxBroadcastFrame(frame);
    10a8:	c7 01       	movw	r24, r14
    10aa:	0e 94 dd 09 	call	0x13ba	; 0x13ba <nwkTxBroadcastFrame>

  if (nwkIb.addr == header->nwkDstAddr || 0xffff == header->nwkDstAddr)
    10ae:	80 91 ce 08 	lds	r24, 0x08CE
    10b2:	90 91 cf 08 	lds	r25, 0x08CF
    10b6:	d7 01       	movw	r26, r14
    10b8:	1f 96       	adiw	r26, 0x0f	; 15
    10ba:	2d 91       	ld	r18, X+
    10bc:	3c 91       	ld	r19, X
    10be:	50 97       	sbiw	r26, 0x10	; 16
    10c0:	82 17       	cp	r24, r18
    10c2:	93 07       	cpc	r25, r19
    10c4:	21 f0       	breq	.+8      	; 0x10ce <nwkRxTaskHandler+0x1dc>
    10c6:	bf ef       	ldi	r27, 0xFF	; 255
    10c8:	2f 3f       	cpi	r18, 0xFF	; 255
    10ca:	3b 07       	cpc	r19, r27
    10cc:	19 f4       	brne	.+6      	; 0x10d4 <nwkRxTaskHandler+0x1e2>
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    10ce:	f7 01       	movw	r30, r14
    10d0:	b0 82       	st	Z, r11
    10d2:	d0 c0       	rjmp	.+416    	; 0x1274 <nwkRxTaskHandler+0x382>
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
    10d4:	d7 01       	movw	r26, r14
    10d6:	17 96       	adiw	r26, 0x07	; 7
    10d8:	2d 91       	ld	r18, X+
    10da:	3c 91       	ld	r19, X
    10dc:	18 97       	sbiw	r26, 0x08	; 8
    10de:	82 17       	cp	r24, r18
    10e0:	93 07       	cpc	r25, r19
    10e2:	09 f0       	breq	.+2      	; 0x10e6 <nwkRxTaskHandler+0x1f4>
    10e4:	c7 c0       	rjmp	.+398    	; 0x1274 <nwkRxTaskHandler+0x382>
    10e6:	15 96       	adiw	r26, 0x05	; 5
    10e8:	8d 91       	ld	r24, X+
    10ea:	9c 91       	ld	r25, X
    10ec:	16 97       	sbiw	r26, 0x06	; 6
    10ee:	bf ef       	ldi	r27, 0xFF	; 255
    10f0:	8f 3f       	cpi	r24, 0xFF	; 255
    10f2:	9b 07       	cpc	r25, r27
    10f4:	09 f4       	brne	.+2      	; 0x10f8 <nwkRxTaskHandler+0x206>
    10f6:	be c0       	rjmp	.+380    	; 0x1274 <nwkRxTaskHandler+0x382>
  {
    frame->state = NWK_RX_STATE_ROUTE;
    10f8:	f7 01       	movw	r30, r14
    10fa:	a0 82       	st	Z, r10
    10fc:	bb c0       	rjmp	.+374    	; 0x1274 <nwkRxTaskHandler+0x382>
      case NWK_RX_STATE_INDICATE:
      {
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
    10fe:	10 92 91 07 	sts	0x0791, r1
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    1102:	d7 01       	movw	r26, r14
    1104:	51 96       	adiw	r26, 0x11	; 17
    1106:	8c 91       	ld	r24, X
    1108:	51 97       	sbiw	r26, 0x11	; 17
    110a:	82 95       	swap	r24
    110c:	8f 70       	andi	r24, 0x0F	; 15
    110e:	e8 2f       	mov	r30, r24
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	e4 30       	cpi	r30, 0x04	; 4
    1114:	f1 05       	cpc	r31, r1
    1116:	0c f0       	brlt	.+2      	; 0x111a <nwkRxTaskHandler+0x228>
    1118:	5e c0       	rjmp	.+188    	; 0x11d6 <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    111a:	ee 0f       	add	r30, r30
    111c:	ff 1f       	adc	r31, r31
    111e:	ec 52       	subi	r30, 0x2C	; 44
    1120:	f7 4f       	sbci	r31, 0xF7	; 247
    1122:	40 81       	ld	r20, Z
    1124:	51 81       	ldd	r21, Z+1	; 0x01
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    1126:	41 15       	cp	r20, r1
    1128:	51 05       	cpc	r21, r1
    112a:	09 f4       	brne	.+2      	; 0x112e <nwkRxTaskHandler+0x23c>
    112c:	54 c0       	rjmp	.+168    	; 0x11d6 <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;

  ind.srcAddr = header->nwkSrcAddr;
    112e:	1d 96       	adiw	r26, 0x0d	; 13
    1130:	2d 91       	ld	r18, X+
    1132:	3c 91       	ld	r19, X
    1134:	1e 97       	sbiw	r26, 0x0e	; 14
    1136:	3a 83       	std	Y+2, r19	; 0x02
    1138:	29 83       	std	Y+1, r18	; 0x01
  ind.srcEndpoint = header->nwkSrcEndpoint;
    113a:	51 96       	adiw	r26, 0x11	; 17
    113c:	9c 91       	ld	r25, X
    113e:	51 97       	sbiw	r26, 0x11	; 17
    1140:	9f 70       	andi	r25, 0x0F	; 15
    1142:	9b 83       	std	Y+3, r25	; 0x03
  ind.dstEndpoint = header->nwkDstEndpoint;
    1144:	8c 83       	std	Y+4, r24	; 0x04
  ind.data = frame->data.payload;
    1146:	c7 01       	movw	r24, r14
    1148:	42 96       	adiw	r24, 0x12	; 18
    114a:	9f 83       	std	Y+7, r25	; 0x07
    114c:	8e 83       	std	Y+6, r24	; 0x06
  ind.size = frame->size - sizeof(NwkFrameHeader_t);
    114e:	11 96       	adiw	r26, 0x01	; 1
    1150:	8c 91       	ld	r24, X
    1152:	11 97       	sbiw	r26, 0x01	; 1
    1154:	80 51       	subi	r24, 0x10	; 16
    1156:	88 87       	std	Y+8, r24	; 0x08
  ind.lqi = frame->rx.lqi;
    1158:	f7 01       	movw	r30, r14
    115a:	e1 58       	subi	r30, 0x81	; 129
    115c:	ff 4f       	sbci	r31, 0xFF	; 255
    115e:	80 81       	ld	r24, Z
    1160:	89 87       	std	Y+9, r24	; 0x09
  ind.rssi = frame->rx.rssi;
    1162:	f7 01       	movw	r30, r14
    1164:	e0 58       	subi	r30, 0x80	; 128
    1166:	ff 4f       	sbci	r31, 0xFF	; 255
    1168:	80 81       	ld	r24, Z
    116a:	8a 87       	std	Y+10, r24	; 0x0a

  ind.options  = (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    116c:	f7 01       	movw	r30, r14
    116e:	73 85       	ldd	r23, Z+11	; 0x0b
  ind.options |= (header->nwkFcf.securityEnabled) ? NWK_IND_OPT_SECURED : 0;
    1170:	67 2f       	mov	r22, r23
    1172:	63 70       	andi	r22, 0x03	; 3
  ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    1174:	72 ff       	sbrs	r23, 2
    1176:	02 c0       	rjmp	.+4      	; 0x117c <nwkRxTaskHandler+0x28a>
    1178:	80 e2       	ldi	r24, 0x20	; 32
    117a:	01 c0       	rjmp	.+2      	; 0x117e <nwkRxTaskHandler+0x28c>
    117c:	80 e0       	ldi	r24, 0x00	; 0
    117e:	76 2f       	mov	r23, r22
    1180:	78 2b       	or	r23, r24
  ind.options |= (0xffff == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    1182:	d7 01       	movw	r26, r14
    1184:	1f 96       	adiw	r26, 0x0f	; 15
    1186:	8d 91       	ld	r24, X+
    1188:	9c 91       	ld	r25, X
    118a:	50 97       	sbiw	r26, 0x10	; 16
    118c:	bf ef       	ldi	r27, 0xFF	; 255
    118e:	8f 3f       	cpi	r24, 0xFF	; 255
    1190:	9b 07       	cpc	r25, r27
    1192:	11 f4       	brne	.+4      	; 0x1198 <nwkRxTaskHandler+0x2a6>
    1194:	64 e0       	ldi	r22, 0x04	; 4
    1196:	01 c0       	rjmp	.+2      	; 0x119a <nwkRxTaskHandler+0x2a8>
    1198:	60 e0       	ldi	r22, 0x00	; 0
    119a:	67 2b       	or	r22, r23
  ind.options |= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    119c:	f7 01       	movw	r30, r14
    119e:	81 85       	ldd	r24, Z+9	; 0x09
    11a0:	92 85       	ldd	r25, Z+10	; 0x0a
    11a2:	28 17       	cp	r18, r24
    11a4:	39 07       	cpc	r19, r25
    11a6:	11 f4       	brne	.+4      	; 0x11ac <nwkRxTaskHandler+0x2ba>
    11a8:	98 e0       	ldi	r25, 0x08	; 8
    11aa:	01 c0       	rjmp	.+2      	; 0x11ae <nwkRxTaskHandler+0x2bc>
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	69 2b       	or	r22, r25
  ind.options |= (0xffff == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    11b0:	d7 01       	movw	r26, r14
    11b2:	15 96       	adiw	r26, 0x05	; 5
    11b4:	8d 91       	ld	r24, X+
    11b6:	9c 91       	ld	r25, X
    11b8:	16 97       	sbiw	r26, 0x06	; 6
    11ba:	bf ef       	ldi	r27, 0xFF	; 255
    11bc:	8f 3f       	cpi	r24, 0xFF	; 255
    11be:	9b 07       	cpc	r25, r27
    11c0:	11 f4       	brne	.+4      	; 0x11c6 <nwkRxTaskHandler+0x2d4>
    11c2:	80 e1       	ldi	r24, 0x10	; 16
    11c4:	01 c0       	rjmp	.+2      	; 0x11c8 <nwkRxTaskHandler+0x2d6>
    11c6:	80 e0       	ldi	r24, 0x00	; 0
    11c8:	86 2b       	or	r24, r22
    11ca:	8d 83       	std	Y+5, r24	; 0x05

  return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    11cc:	ce 01       	movw	r24, r28
    11ce:	01 96       	adiw	r24, 0x01	; 1
    11d0:	fa 01       	movw	r30, r20
    11d2:	09 95       	icall
    11d4:	01 c0       	rjmp	.+2      	; 0x11d8 <nwkRxTaskHandler+0x2e6>
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;
    11d6:	80 e0       	ldi	r24, 0x00	; 0
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    11d8:	f7 01       	movw	r30, r14
    11da:	27 81       	ldd	r18, Z+7	; 0x07
    11dc:	30 85       	ldd	r19, Z+8	; 0x08
    11de:	ff ef       	ldi	r31, 0xFF	; 255
    11e0:	2f 3f       	cpi	r18, 0xFF	; 255
    11e2:	3f 07       	cpc	r19, r31
    11e4:	71 f4       	brne	.+28     	; 0x1202 <nwkRxTaskHandler+0x310>
#endif
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
    11e6:	61 e0       	ldi	r22, 0x01	; 1
    11e8:	70 e0       	ldi	r23, 0x00	; 0
    11ea:	20 91 ce 08 	lds	r18, 0x08CE
    11ee:	30 91 cf 08 	lds	r19, 0x08CF
    11f2:	d7 01       	movw	r26, r14
    11f4:	1f 96       	adiw	r26, 0x0f	; 15
    11f6:	4d 91       	ld	r20, X+
    11f8:	5c 91       	ld	r21, X
    11fa:	50 97       	sbiw	r26, 0x10	; 16
    11fc:	24 17       	cp	r18, r20
    11fe:	35 07       	cpc	r19, r21
    1200:	11 f0       	breq	.+4      	; 0x1206 <nwkRxTaskHandler+0x314>
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    1202:	60 e0       	ldi	r22, 0x00	; 0
    1204:	70 e0       	ldi	r23, 0x00	; 0

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
    1206:	f7 01       	movw	r30, r14
    1208:	93 85       	ldd	r25, Z+11	; 0x0b
    120a:	90 ff       	sbrs	r25, 0
    120c:	02 c0       	rjmp	.+4      	; 0x1212 <nwkRxTaskHandler+0x320>
    120e:	88 23       	and	r24, r24
    1210:	19 f4       	brne	.+6      	; 0x1218 <nwkRxTaskHandler+0x326>
    1212:	61 15       	cp	r22, r1
    1214:	71 05       	cpc	r23, r1
    1216:	f9 f0       	breq	.+62     	; 0x1256 <nwkRxTaskHandler+0x364>
static void nwkRxSendAck(NwkFrame_t *frame)
{
  NwkFrame_t *ack;
  NwkAckCommand_t *command;

  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    1218:	83 e0       	ldi	r24, 0x03	; 3
    121a:	0e 94 3f 05 	call	0xa7e	; 0xa7e <nwkFrameAlloc>
    121e:	8c 01       	movw	r16, r24
    1220:	00 97       	sbiw	r24, 0x00	; 0
    1222:	c9 f0       	breq	.+50     	; 0x1256 <nwkRxTaskHandler+0x364>
    return;

  nwkFrameCommandInit(ack);
    1224:	0e 94 76 05 	call	0xaec	; 0xaec <nwkFrameCommandInit>

  ack->tx.confirm = nwkRxSendAckConf;
    1228:	f8 01       	movw	r30, r16
    122a:	ed 57       	subi	r30, 0x7D	; 125
    122c:	ff 4f       	sbci	r31, 0xFF	; 255
    122e:	91 82       	std	Z+1, r9	; 0x01
    1230:	80 82       	st	Z, r8

  ack->data.header.nwkDstAddr = frame->data.header.nwkSrcAddr;
    1232:	d7 01       	movw	r26, r14
    1234:	1d 96       	adiw	r26, 0x0d	; 13
    1236:	8d 91       	ld	r24, X+
    1238:	9c 91       	ld	r25, X
    123a:	1e 97       	sbiw	r26, 0x0e	; 14
    123c:	f8 01       	movw	r30, r16
    123e:	90 8b       	std	Z+16, r25	; 0x10
    1240:	87 87       	std	Z+15, r24	; 0x0f

  command = (NwkAckCommand_t *)ack->data.payload;

  command->id = NWK_COMMAND_ACK;
    1242:	12 8a       	std	Z+18, r1	; 0x12
  command->control = nwkRxAckControl;
    1244:	80 91 91 07 	lds	r24, 0x0791
    1248:	84 8b       	std	Z+20, r24	; 0x14
  command->seq = frame->data.header.nwkSeq;
    124a:	1c 96       	adiw	r26, 0x0c	; 12
    124c:	8c 91       	ld	r24, X
    124e:	83 8b       	std	Z+19, r24	; 0x13

  nwkTxFrame(ack);
    1250:	c8 01       	movw	r24, r16
    1252:	0e 94 a0 09 	call	0x1340	; 0x1340 <nwkTxFrame>
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    1256:	d7 01       	movw	r26, r14
    1258:	cc 92       	st	X, r12
      } break;
    125a:	0c c0       	rjmp	.+24     	; 0x1274 <nwkRxTaskHandler+0x382>

#ifdef NWK_ENABLE_ROUTING
      case NWK_RX_STATE_ROUTE:
      {
        nwkRouteFrame(frame);
    125c:	c7 01       	movw	r24, r14
    125e:	0e 94 97 06 	call	0xd2e	; 0xd2e <nwkRouteFrame>
    1262:	03 c0       	rjmp	.+6      	; 0x126a <nwkRxTaskHandler+0x378>
      } break;
#endif

      case NWK_RX_STATE_FINISH:
      {
        nwkFrameFree(frame);
    1264:	c7 01       	movw	r24, r14
    1266:	0e 94 65 05 	call	0xaca	; 0xaca <nwkFrameFree>
        --nwkRxActiveFrames;
    126a:	80 91 c4 07 	lds	r24, 0x07C4
    126e:	81 50       	subi	r24, 0x01	; 1
    1270:	80 93 c4 07 	sts	0x07C4, r24
      } break;
    1274:	d3 94       	inc	r13
void nwkRxTaskHandler(void)
{
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    1276:	b3 e0       	ldi	r27, 0x03	; 3
    1278:	db 16       	cp	r13, r27
    127a:	09 f0       	breq	.+2      	; 0x127e <nwkRxTaskHandler+0x38c>
    127c:	5e ce       	rjmp	.-836    	; 0xf3a <nwkRxTaskHandler+0x48>
        nwkFrameFree(frame);
        --nwkRxActiveFrames;
      } break;
    }
  }
}
    127e:	2a 96       	adiw	r28, 0x0a	; 10
    1280:	0f b6       	in	r0, 0x3f	; 63
    1282:	f8 94       	cli
    1284:	de bf       	out	0x3e, r29	; 62
    1286:	0f be       	out	0x3f, r0	; 63
    1288:	cd bf       	out	0x3d, r28	; 61
    128a:	df 91       	pop	r29
    128c:	cf 91       	pop	r28
    128e:	1f 91       	pop	r17
    1290:	0f 91       	pop	r16
    1292:	ff 90       	pop	r15
    1294:	ef 90       	pop	r14
    1296:	df 90       	pop	r13
    1298:	cf 90       	pop	r12
    129a:	bf 90       	pop	r11
    129c:	af 90       	pop	r10
    129e:	9f 90       	pop	r9
    12a0:	8f 90       	pop	r8
    12a2:	08 95       	ret

000012a4 <nwkTxBroadcastConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkTxBroadcastConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    12a4:	0e 94 65 05 	call	0xaca	; 0xaca <nwkFrameFree>
}
    12a8:	08 95       	ret

000012aa <nwkTxAckWaitTimerHandler>:
}

/*****************************************************************************
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    12aa:	ef 92       	push	r14
    12ac:	ff 92       	push	r15
    12ae:	1f 93       	push	r17
    12b0:	cf 93       	push	r28
    12b2:	df 93       	push	r29
    12b4:	7c 01       	movw	r14, r24
  if (0 == nwkTxActiveFrames)
    12b6:	80 91 d4 07 	lds	r24, 0x07D4
    12ba:	88 23       	and	r24, r24
    12bc:	01 f1       	breq	.+64     	; 0x12fe <nwkTxAckWaitTimerHandler+0x54>
    12be:	c0 e0       	ldi	r28, 0x00	; 0
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    12c0:	d5 e1       	ldi	r29, 0x15	; 21
      frame->tx.status = NWK_NO_ACK_STATUS;
    12c2:	10 e1       	ldi	r17, 0x10	; 16
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    12c4:	8c 2f       	mov	r24, r28
    12c6:	0e 94 68 05 	call	0xad0	; 0xad0 <nwkFrameByIndex>
    12ca:	dc 01       	movw	r26, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    12cc:	8c 91       	ld	r24, X
    12ce:	84 31       	cpi	r24, 0x14	; 20
    12d0:	81 f4       	brne	.+32     	; 0x12f2 <nwkTxAckWaitTimerHandler+0x48>
    12d2:	fd 01       	movw	r30, r26
    12d4:	e0 58       	subi	r30, 0x80	; 128
    12d6:	ff 4f       	sbci	r31, 0xFF	; 255
    12d8:	20 81       	ld	r18, Z
    12da:	31 81       	ldd	r19, Z+1	; 0x01
    12dc:	21 50       	subi	r18, 0x01	; 1
    12de:	30 40       	sbci	r19, 0x00	; 0
    12e0:	31 83       	std	Z+1, r19	; 0x01
    12e2:	20 83       	st	Z, r18
    12e4:	21 15       	cp	r18, r1
    12e6:	31 05       	cpc	r19, r1
    12e8:	21 f4       	brne	.+8      	; 0x12f2 <nwkTxAckWaitTimerHandler+0x48>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    12ea:	dc 93       	st	X, r29
      frame->tx.status = NWK_NO_ACK_STATUS;
    12ec:	a1 58       	subi	r26, 0x81	; 129
    12ee:	bf 4f       	sbci	r27, 0xFF	; 255
    12f0:	1c 93       	st	X, r17
    12f2:	cf 5f       	subi	r28, 0xFF	; 255
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    12f4:	c3 30       	cpi	r28, 0x03	; 3
    12f6:	31 f7       	brne	.-52     	; 0x12c4 <nwkTxAckWaitTimerHandler+0x1a>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.status = NWK_NO_ACK_STATUS;
    }
  }

  SYS_TimerStart(timer);
    12f8:	c7 01       	movw	r24, r14
    12fa:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <SYS_TimerStart>
}
    12fe:	df 91       	pop	r29
    1300:	cf 91       	pop	r28
    1302:	1f 91       	pop	r17
    1304:	ff 90       	pop	r15
    1306:	ef 90       	pop	r14
    1308:	08 95       	ret

0000130a <nwkTxInit>:

/*****************************************************************************
*****************************************************************************/
void nwkTxInit(void)
{
  nwkTxPhyActiveFrame = NULL;
    130a:	10 92 d3 07 	sts	0x07D3, r1
    130e:	10 92 d2 07 	sts	0x07D2, r1
  nwkTxActiveFrames = 0;
    1312:	10 92 d4 07 	sts	0x07D4, r1

  nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    1316:	82 e3       	ldi	r24, 0x32	; 50
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	a0 e0       	ldi	r26, 0x00	; 0
    131c:	b0 e0       	ldi	r27, 0x00	; 0
    131e:	80 93 db 07 	sts	0x07DB, r24
    1322:	90 93 dc 07 	sts	0x07DC, r25
    1326:	a0 93 dd 07 	sts	0x07DD, r26
    132a:	b0 93 de 07 	sts	0x07DE, r27
  nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    132e:	10 92 df 07 	sts	0x07DF, r1
  nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    1332:	85 e5       	ldi	r24, 0x55	; 85
    1334:	99 e0       	ldi	r25, 0x09	; 9
    1336:	90 93 e1 07 	sts	0x07E1, r25
    133a:	80 93 e0 07 	sts	0x07E0, r24
}
    133e:	08 95       	ret

00001340 <nwkTxFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    1340:	cf 93       	push	r28
    1342:	df 93       	push	r29
    1344:	ec 01       	movw	r28, r24
  NwkFrameHeader_t *header = &frame->data.header;

  if (frame->tx.control & NWK_TX_CONTROL_ROUTING)
    1346:	fc 01       	movw	r30, r24
    1348:	ee 57       	subi	r30, 0x7E	; 126
    134a:	ff 4f       	sbci	r31, 0xFF	; 255
    134c:	80 81       	ld	r24, Z
  {
    frame->state = NWK_TX_STATE_SEND;
    134e:	91 e1       	ldi	r25, 0x11	; 17
    1350:	98 83       	st	Y, r25
    else
#endif
      frame->state = NWK_TX_STATE_SEND;
  }

  frame->tx.status = NWK_SUCCESS_STATUS;
    1352:	fe 01       	movw	r30, r28
    1354:	e1 58       	subi	r30, 0x81	; 129
    1356:	ff 4f       	sbci	r31, 0xFF	; 255
    1358:	10 82       	st	Z, r1

  if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)
    135a:	80 ff       	sbrs	r24, 0
    135c:	03 c0       	rjmp	.+6      	; 0x1364 <nwkTxFrame+0x24>
    frame->data.header.macDstPanId = 0xffff;
    135e:	8f ef       	ldi	r24, 0xFF	; 255
    1360:	9f ef       	ldi	r25, 0xFF	; 255
    1362:	04 c0       	rjmp	.+8      	; 0x136c <nwkTxFrame+0x2c>
  else
    frame->data.header.macDstPanId = nwkIb.panId;
    1364:	80 91 d0 08 	lds	r24, 0x08D0
    1368:	90 91 d1 08 	lds	r25, 0x08D1
    136c:	9e 83       	std	Y+6, r25	; 0x06
    136e:	8d 83       	std	Y+5, r24	; 0x05

#ifdef NWK_ENABLE_ROUTING
  header->macDstAddr = nwkRouteNextHop(header->nwkDstAddr);
    1370:	8f 85       	ldd	r24, Y+15	; 0x0f
    1372:	98 89       	ldd	r25, Y+16	; 0x10
    1374:	0e 94 72 06 	call	0xce4	; 0xce4 <nwkRouteNextHop>
    1378:	98 87       	std	Y+8, r25	; 0x08
    137a:	8f 83       	std	Y+7, r24	; 0x07
#else
  header->macDstAddr = header->nwkDstAddr;
#endif
  header->macSrcAddr = nwkIb.addr;
    137c:	20 91 ce 08 	lds	r18, 0x08CE
    1380:	30 91 cf 08 	lds	r19, 0x08CF
    1384:	3a 87       	std	Y+10, r19	; 0x0a
    1386:	29 87       	std	Y+9, r18	; 0x09
  header->macSeq = ++nwkIb.macSeqNum;
    1388:	20 91 d3 08 	lds	r18, 0x08D3
    138c:	2f 5f       	subi	r18, 0xFF	; 255
    138e:	20 93 d3 08 	sts	0x08D3, r18
    1392:	2c 83       	std	Y+4, r18	; 0x04

  if (0xffff == header->macDstAddr)
    1394:	2f ef       	ldi	r18, 0xFF	; 255
    1396:	8f 3f       	cpi	r24, 0xFF	; 255
    1398:	92 07       	cpc	r25, r18
    139a:	19 f4       	brne	.+6      	; 0x13a2 <nwkTxFrame+0x62>
    header->macFcf = 0x8841;
    139c:	81 e4       	ldi	r24, 0x41	; 65
    139e:	98 e8       	ldi	r25, 0x88	; 136
    13a0:	02 c0       	rjmp	.+4      	; 0x13a6 <nwkTxFrame+0x66>
  else
    header->macFcf = 0x8861;
    13a2:	81 e6       	ldi	r24, 0x61	; 97
    13a4:	98 e8       	ldi	r25, 0x88	; 136
    13a6:	9b 83       	std	Y+3, r25	; 0x03
    13a8:	8a 83       	std	Y+2, r24	; 0x02

  ++nwkTxActiveFrames;
    13aa:	80 91 d4 07 	lds	r24, 0x07D4
    13ae:	8f 5f       	subi	r24, 0xFF	; 255
    13b0:	80 93 d4 07 	sts	0x07D4, r24
}
    13b4:	df 91       	pop	r29
    13b6:	cf 91       	pop	r28
    13b8:	08 95       	ret

000013ba <nwkTxBroadcastFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    13ba:	0f 93       	push	r16
    13bc:	1f 93       	push	r17
    13be:	cf 93       	push	r28
    13c0:	df 93       	push	r29
    13c2:	8c 01       	movw	r16, r24
  NwkFrame_t *newFrame;

  if (NULL == (newFrame = nwkFrameAlloc(frame->size - sizeof(NwkFrameHeader_t))))
    13c4:	fc 01       	movw	r30, r24
    13c6:	81 81       	ldd	r24, Z+1	; 0x01
    13c8:	80 51       	subi	r24, 0x10	; 16
    13ca:	0e 94 3f 05 	call	0xa7e	; 0xa7e <nwkFrameAlloc>
    13ce:	ec 01       	movw	r28, r24
    13d0:	00 97       	sbiw	r24, 0x00	; 0
    13d2:	b1 f1       	breq	.+108    	; 0x1440 <nwkTxBroadcastFrame+0x86>
    return;

  newFrame->tx.confirm = nwkTxBroadcastConf;
    13d4:	fc 01       	movw	r30, r24
    13d6:	ed 57       	subi	r30, 0x7D	; 125
    13d8:	ff 4f       	sbci	r31, 0xFF	; 255
    13da:	82 e5       	ldi	r24, 0x52	; 82
    13dc:	99 e0       	ldi	r25, 0x09	; 9
    13de:	91 83       	std	Z+1, r25	; 0x01
    13e0:	80 83       	st	Z, r24
  memcpy((uint8_t *)&newFrame->data, (uint8_t *)&frame->data, frame->size);
    13e2:	ce 01       	movw	r24, r28
    13e4:	02 96       	adiw	r24, 0x02	; 2
    13e6:	f8 01       	movw	r30, r16
    13e8:	41 81       	ldd	r20, Z+1	; 0x01
    13ea:	b8 01       	movw	r22, r16
    13ec:	6e 5f       	subi	r22, 0xFE	; 254
    13ee:	7f 4f       	sbci	r23, 0xFF	; 255
    13f0:	50 e0       	ldi	r21, 0x00	; 0
    13f2:	0e 94 e8 10 	call	0x21d0	; 0x21d0 <memcpy>

  newFrame->state = NWK_TX_STATE_SEND;
    13f6:	81 e1       	ldi	r24, 0x11	; 17
    13f8:	88 83       	st	Y, r24
  newFrame->tx.status = NWK_SUCCESS_STATUS;
    13fa:	fe 01       	movw	r30, r28
    13fc:	e1 58       	subi	r30, 0x81	; 129
    13fe:	ff 4f       	sbci	r31, 0xFF	; 255
    1400:	10 82       	st	Z, r1

  newFrame->data.header.macFcf = 0x8841;
    1402:	81 e4       	ldi	r24, 0x41	; 65
    1404:	98 e8       	ldi	r25, 0x88	; 136
    1406:	9b 83       	std	Y+3, r25	; 0x03
    1408:	8a 83       	std	Y+2, r24	; 0x02
  newFrame->data.header.macDstAddr = 0xffff;
    140a:	8f ef       	ldi	r24, 0xFF	; 255
    140c:	9f ef       	ldi	r25, 0xFF	; 255
    140e:	98 87       	std	Y+8, r25	; 0x08
    1410:	8f 83       	std	Y+7, r24	; 0x07
  newFrame->data.header.macDstPanId = nwkIb.panId;
    1412:	80 91 d0 08 	lds	r24, 0x08D0
    1416:	90 91 d1 08 	lds	r25, 0x08D1
    141a:	9e 83       	std	Y+6, r25	; 0x06
    141c:	8d 83       	std	Y+5, r24	; 0x05
  newFrame->data.header.macSrcAddr = nwkIb.addr;
    141e:	80 91 ce 08 	lds	r24, 0x08CE
    1422:	90 91 cf 08 	lds	r25, 0x08CF
    1426:	9a 87       	std	Y+10, r25	; 0x0a
    1428:	89 87       	std	Y+9, r24	; 0x09
  newFrame->data.header.macSeq = ++nwkIb.macSeqNum;
    142a:	80 91 d3 08 	lds	r24, 0x08D3
    142e:	8f 5f       	subi	r24, 0xFF	; 255
    1430:	80 93 d3 08 	sts	0x08D3, r24
    1434:	8c 83       	std	Y+4, r24	; 0x04

  ++nwkTxActiveFrames;
    1436:	80 91 d4 07 	lds	r24, 0x07D4
    143a:	8f 5f       	subi	r24, 0xFF	; 255
    143c:	80 93 d4 07 	sts	0x07D4, r24
}
    1440:	df 91       	pop	r29
    1442:	cf 91       	pop	r28
    1444:	1f 91       	pop	r17
    1446:	0f 91       	pop	r16
    1448:	08 95       	ret

0000144a <nwkTxAckReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkTxAckReceived(NWK_DataInd_t *ind)
{
    144a:	1f 93       	push	r17
    144c:	cf 93       	push	r28
    144e:	df 93       	push	r29
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;
    1450:	fc 01       	movw	r30, r24
    1452:	c5 81       	ldd	r28, Z+5	; 0x05
    1454:	d6 81       	ldd	r29, Z+6	; 0x06

  if (0 == nwkTxActiveFrames)
    1456:	80 91 d4 07 	lds	r24, 0x07D4
    145a:	88 23       	and	r24, r24
    145c:	b1 f0       	breq	.+44     	; 0x148a <nwkTxAckReceived+0x40>
    145e:	10 e0       	ldi	r17, 0x00	; 0
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    1460:	81 2f       	mov	r24, r17
    1462:	0e 94 68 05 	call	0xad0	; 0xad0 <nwkFrameByIndex>
    1466:	fc 01       	movw	r30, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && frame->data.header.nwkSeq == command->seq)
    1468:	80 81       	ld	r24, Z
    146a:	84 31       	cpi	r24, 0x14	; 20
    146c:	59 f4       	brne	.+22     	; 0x1484 <nwkTxAckReceived+0x3a>
    146e:	94 85       	ldd	r25, Z+12	; 0x0c
    1470:	89 81       	ldd	r24, Y+1	; 0x01
    1472:	98 17       	cp	r25, r24
    1474:	39 f4       	brne	.+14     	; 0x1484 <nwkTxAckReceived+0x3a>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    1476:	85 e1       	ldi	r24, 0x15	; 21
    1478:	80 83       	st	Z, r24
      frame->tx.control = command->control;
    147a:	8a 81       	ldd	r24, Y+2	; 0x02
    147c:	ee 57       	subi	r30, 0x7E	; 126
    147e:	ff 4f       	sbci	r31, 0xFF	; 255
    1480:	80 83       	st	Z, r24
      return;
    1482:	03 c0       	rjmp	.+6      	; 0x148a <nwkTxAckReceived+0x40>
    1484:	1f 5f       	subi	r17, 0xFF	; 255
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;

  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    1486:	13 30       	cpi	r17, 0x03	; 3
    1488:	59 f7       	brne	.-42     	; 0x1460 <nwkTxAckReceived+0x16>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.control = command->control;
      return;
    }
  }
}
    148a:	df 91       	pop	r29
    148c:	cf 91       	pop	r28
    148e:	1f 91       	pop	r17
    1490:	08 95       	ret

00001492 <nwkTxBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkTxBusy(void)
{
  return nwkTxActiveFrames > 0;
    1492:	81 e0       	ldi	r24, 0x01	; 1
    1494:	90 91 d4 07 	lds	r25, 0x07D4
    1498:	99 23       	and	r25, r25
    149a:	09 f4       	brne	.+2      	; 0x149e <nwkTxBusy+0xc>
    149c:	80 e0       	ldi	r24, 0x00	; 0
}
    149e:	08 95       	ret

000014a0 <PHY_DataConf>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    14a0:	e0 91 d2 07 	lds	r30, 0x07D2
    14a4:	f0 91 d3 07 	lds	r31, 0x07D3

/*****************************************************************************
*****************************************************************************/
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
    14a8:	83 30       	cpi	r24, 0x03	; 3
    14aa:	30 f0       	brcs	.+12     	; 0x14b8 <PHY_DataConf+0x18>
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    14ac:	83 30       	cpi	r24, 0x03	; 3
    14ae:	31 f0       	breq	.+12     	; 0x14bc <PHY_DataConf+0x1c>
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

  else if (TRAC_STATUS_NO_ACK == status)
    14b0:	85 30       	cpi	r24, 0x05	; 5
    14b2:	31 f4       	brne	.+12     	; 0x14c0 <PHY_DataConf+0x20>
    return NWK_PHY_NO_ACK_STATUS;
    14b4:	81 e2       	ldi	r24, 0x21	; 33
    14b6:	05 c0       	rjmp	.+10     	; 0x14c2 <PHY_DataConf+0x22>
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;
    14b8:	80 e0       	ldi	r24, 0x00	; 0
    14ba:	03 c0       	rjmp	.+6      	; 0x14c2 <PHY_DataConf+0x22>

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    14bc:	80 e2       	ldi	r24, 0x20	; 32
    14be:	01 c0       	rjmp	.+2      	; 0x14c2 <PHY_DataConf+0x22>

  else if (TRAC_STATUS_NO_ACK == status)
    return NWK_PHY_NO_ACK_STATUS;

  else
    return NWK_ERROR_STATUS;
    14c0:	81 e0       	ldi	r24, 0x01	; 1

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    14c2:	df 01       	movw	r26, r30
    14c4:	a1 58       	subi	r26, 0x81	; 129
    14c6:	bf 4f       	sbci	r27, 0xFF	; 255
    14c8:	8c 93       	st	X, r24
  nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    14ca:	83 e1       	ldi	r24, 0x13	; 19
    14cc:	80 83       	st	Z, r24
  nwkTxPhyActiveFrame = NULL;
    14ce:	10 92 d3 07 	sts	0x07D3, r1
    14d2:	10 92 d2 07 	sts	0x07D2, r1
}
    14d6:	08 95       	ret

000014d8 <nwkTxTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    14d8:	cf 92       	push	r12
    14da:	df 92       	push	r13
    14dc:	ef 92       	push	r14
    14de:	ff 92       	push	r15
    14e0:	0f 93       	push	r16
    14e2:	1f 93       	push	r17
    14e4:	cf 93       	push	r28
    14e6:	df 93       	push	r29
  if (0 == nwkTxActiveFrames)
    14e8:	80 91 d4 07 	lds	r24, 0x07D4
    14ec:	88 23       	and	r24, r24
    14ee:	09 f4       	brne	.+2      	; 0x14f2 <nwkTxTaskHandler+0x1a>
    14f0:	55 c0       	rjmp	.+170    	; 0x159c <nwkTxTaskHandler+0xc4>
    14f2:	10 e0       	ldi	r17, 0x00	; 0
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    14f4:	05 e1       	ldi	r16, 0x15	; 21
        if (NWK_SUCCESS_STATUS == frame->tx.status)
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    14f6:	84 e1       	ldi	r24, 0x14	; 20
    14f8:	f8 2e       	mov	r15, r24
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    14fa:	95 e1       	ldi	r25, 0x15	; 21
    14fc:	c9 2e       	mov	r12, r25
    14fe:	d1 2c       	mov	r13, r1
      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
        {
          nwkTxPhyActiveFrame = frame;
          frame->state = NWK_TX_STATE_WAIT_CONF;
    1500:	22 e1       	ldi	r18, 0x12	; 18
    1502:	e2 2e       	mov	r14, r18
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    1504:	81 2f       	mov	r24, r17
    1506:	0e 94 68 05 	call	0xad0	; 0xad0 <nwkFrameByIndex>
    150a:	ec 01       	movw	r28, r24

    switch (frame->state)
    150c:	88 81       	ld	r24, Y
    150e:	83 31       	cpi	r24, 0x13	; 19
    1510:	99 f0       	breq	.+38     	; 0x1538 <nwkTxTaskHandler+0x60>
    1512:	85 31       	cpi	r24, 0x15	; 21
    1514:	79 f1       	breq	.+94     	; 0x1574 <nwkTxTaskHandler+0x9c>
    1516:	81 31       	cpi	r24, 0x11	; 17
    1518:	e9 f5       	brne	.+122    	; 0x1594 <nwkTxTaskHandler+0xbc>
      } break;
#endif

      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
    151a:	0e 94 74 0b 	call	0x16e8	; 0x16e8 <PHY_Busy>
    151e:	88 23       	and	r24, r24
    1520:	c9 f5       	brne	.+114    	; 0x1594 <nwkTxTaskHandler+0xbc>
        {
          nwkTxPhyActiveFrame = frame;
    1522:	d0 93 d3 07 	sts	0x07D3, r29
    1526:	c0 93 d2 07 	sts	0x07D2, r28
          frame->state = NWK_TX_STATE_WAIT_CONF;
    152a:	e8 82       	st	Y, r14
          PHY_DataReq((uint8_t *)&frame->data, frame->size);
    152c:	ce 01       	movw	r24, r28
    152e:	02 96       	adiw	r24, 0x02	; 2
    1530:	69 81       	ldd	r22, Y+1	; 0x01
    1532:	0e 94 9b 0b 	call	0x1736	; 0x1736 <PHY_DataReq>
    1536:	2e c0       	rjmp	.+92     	; 0x1594 <nwkTxTaskHandler+0xbc>
      case NWK_TX_STATE_WAIT_CONF:
        break;

      case NWK_TX_STATE_SENT:
      {
        if (NWK_SUCCESS_STATUS == frame->tx.status)
    1538:	fe 01       	movw	r30, r28
    153a:	e1 58       	subi	r30, 0x81	; 129
    153c:	ff 4f       	sbci	r31, 0xFF	; 255
    153e:	80 81       	ld	r24, Z
    1540:	88 23       	and	r24, r24
    1542:	b1 f4       	brne	.+44     	; 0x1570 <nwkTxTaskHandler+0x98>
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
    1544:	2d 85       	ldd	r18, Y+13	; 0x0d
    1546:	3e 85       	ldd	r19, Y+14	; 0x0e
    1548:	80 91 ce 08 	lds	r24, 0x08CE
    154c:	90 91 cf 08 	lds	r25, 0x08CF
    1550:	28 17       	cp	r18, r24
    1552:	39 07       	cpc	r19, r25
    1554:	69 f4       	brne	.+26     	; 0x1570 <nwkTxTaskHandler+0x98>
    1556:	8b 85       	ldd	r24, Y+11	; 0x0b
    1558:	80 ff       	sbrs	r24, 0
    155a:	0a c0       	rjmp	.+20     	; 0x1570 <nwkTxTaskHandler+0x98>
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    155c:	f8 82       	st	Y, r15
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    155e:	c0 58       	subi	r28, 0x80	; 128
    1560:	df 4f       	sbci	r29, 0xFF	; 255
    1562:	d9 82       	std	Y+1, r13	; 0x01
    1564:	c8 82       	st	Y, r12
            SYS_TimerStart(&nwkTxAckWaitTimer);
    1566:	85 ed       	ldi	r24, 0xD5	; 213
    1568:	97 e0       	ldi	r25, 0x07	; 7
    156a:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <SYS_TimerStart>
    156e:	12 c0       	rjmp	.+36     	; 0x1594 <nwkTxTaskHandler+0xbc>
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    1570:	08 83       	st	Y, r16
    1572:	10 c0       	rjmp	.+32     	; 0x1594 <nwkTxTaskHandler+0xbc>
        break;

      case NWK_TX_STATE_CONFIRM:
      {
#ifdef NWK_ENABLE_ROUTING
        nwkRouteFrameSent(frame);
    1574:	ce 01       	movw	r24, r28
    1576:	0e 94 19 06 	call	0xc32	; 0xc32 <nwkRouteFrameSent>
#endif
        frame->tx.confirm(frame);
    157a:	fe 01       	movw	r30, r28
    157c:	ed 57       	subi	r30, 0x7D	; 125
    157e:	ff 4f       	sbci	r31, 0xFF	; 255
    1580:	01 90       	ld	r0, Z+
    1582:	f0 81       	ld	r31, Z
    1584:	e0 2d       	mov	r30, r0
    1586:	ce 01       	movw	r24, r28
    1588:	09 95       	icall
        --nwkTxActiveFrames;
    158a:	80 91 d4 07 	lds	r24, 0x07D4
    158e:	81 50       	subi	r24, 0x01	; 1
    1590:	80 93 d4 07 	sts	0x07D4, r24
      } break;
    1594:	1f 5f       	subi	r17, 0xFF	; 255
void nwkTxTaskHandler(void)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    1596:	13 30       	cpi	r17, 0x03	; 3
    1598:	09 f0       	breq	.+2      	; 0x159c <nwkTxTaskHandler+0xc4>
    159a:	b4 cf       	rjmp	.-152    	; 0x1504 <nwkTxTaskHandler+0x2c>

      default:
        break;
    };
  }
}
    159c:	df 91       	pop	r29
    159e:	cf 91       	pop	r28
    15a0:	1f 91       	pop	r17
    15a2:	0f 91       	pop	r16
    15a4:	ff 90       	pop	r15
    15a6:	ef 90       	pop	r14
    15a8:	df 90       	pop	r13
    15aa:	cf 90       	pop	r12
    15ac:	08 95       	ret

000015ae <phyTrxSetState>:

/*****************************************************************************
*****************************************************************************/
static inline void phyTrxSetState(uint8_t state)
{
  TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    15ae:	93 e0       	ldi	r25, 0x03	; 3
    15b0:	90 93 42 01 	sts	0x0142, r25
  TRX_STATE_REG = state;
    15b4:	80 93 42 01 	sts	0x0142, r24
  while (state != TRX_STATUS_REG_s.trxStatus);
    15b8:	90 91 41 01 	lds	r25, 0x0141
    15bc:	9f 71       	andi	r25, 0x1F	; 31
    15be:	89 17       	cp	r24, r25
    15c0:	d9 f7       	brne	.-10     	; 0x15b8 <phyTrxSetState+0xa>
}
    15c2:	08 95       	ret

000015c4 <phySetRxState>:

/*****************************************************************************
*****************************************************************************/
static void phySetRxState(void)
{
  if (phyIb.rx)
    15c4:	80 91 ec 07 	lds	r24, 0x07EC
    15c8:	88 23       	and	r24, r24
    15ca:	11 f0       	breq	.+4      	; 0x15d0 <phySetRxState+0xc>
    phyTrxSetState(TRX_CMD_RX_AACK_ON);
    15cc:	86 e1       	ldi	r24, 0x16	; 22
    15ce:	01 c0       	rjmp	.+2      	; 0x15d2 <phySetRxState+0xe>
  else
    phyTrxSetState(TRX_CMD_TRX_OFF);
    15d0:	88 e0       	ldi	r24, 0x08	; 8
    15d2:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <phyTrxSetState>
    15d6:	08 95       	ret

000015d8 <phyGetRandomNumber>:

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
    15d8:	0f 93       	push	r16
    15da:	1f 93       	push	r17
    15dc:	cf 93       	push	r28
    15de:	df 93       	push	r29
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
    15e0:	10 92 4e 01 	sts	0x014E, r1
  phyTrxSetState(TRX_CMD_RX_ON);
    15e4:	86 e0       	ldi	r24, 0x06	; 6
    15e6:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <phyTrxSetState>
    15ea:	c0 e0       	ldi	r28, 0x00	; 0
    15ec:	d0 e0       	ldi	r29, 0x00	; 0
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
  uint16_t rnd = 0;
    15ee:	00 e0       	ldi	r16, 0x00	; 0
    15f0:	10 e0       	ldi	r17, 0x00	; 0
  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    15f2:	81 e0       	ldi	r24, 0x01	; 1
    15f4:	0e 94 7d 01 	call	0x2fa	; 0x2fa <HAL_Delay>
    rnd |= PHY_RSSI_REG_s.rndValue << i;
    15f8:	80 91 46 01 	lds	r24, 0x0146
    15fc:	82 95       	swap	r24
    15fe:	86 95       	lsr	r24
    1600:	83 70       	andi	r24, 0x03	; 3
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	0c 2e       	mov	r0, r28
    1606:	02 c0       	rjmp	.+4      	; 0x160c <phyGetRandomNumber+0x34>
    1608:	88 0f       	add	r24, r24
    160a:	99 1f       	adc	r25, r25
    160c:	0a 94       	dec	r0
    160e:	e2 f7       	brpl	.-8      	; 0x1608 <phyGetRandomNumber+0x30>
    1610:	08 2b       	or	r16, r24
    1612:	19 2b       	or	r17, r25
    1614:	22 96       	adiw	r28, 0x02	; 2
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
    1616:	c0 31       	cpi	r28, 0x10	; 16
    1618:	d1 05       	cpc	r29, r1
    161a:	59 f7       	brne	.-42     	; 0x15f2 <phyGetRandomNumber+0x1a>
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    rnd |= PHY_RSSI_REG_s.rndValue << i;
  }

  phyTrxSetState(TRX_CMD_TRX_OFF);
    161c:	88 e0       	ldi	r24, 0x08	; 8
    161e:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    1622:	8f ef       	ldi	r24, 0xFF	; 255
    1624:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    1628:	80 91 4e 01 	lds	r24, 0x014E
    162c:	88 60       	ori	r24, 0x08	; 8
    162e:	80 93 4e 01 	sts	0x014E, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    1632:	80 91 4e 01 	lds	r24, 0x014E
    1636:	80 64       	ori	r24, 0x40	; 64
    1638:	80 93 4e 01 	sts	0x014E, r24

  return rnd;
}
    163c:	c8 01       	movw	r24, r16
    163e:	df 91       	pop	r29
    1640:	cf 91       	pop	r28
    1642:	1f 91       	pop	r17
    1644:	0f 91       	pop	r16
    1646:	08 95       	ret

00001648 <PHY_Init>:

/*****************************************************************************
*****************************************************************************/
void PHY_Init(void)
{
  TRXPR_REG_s.trxrst = 1;
    1648:	e9 e3       	ldi	r30, 0x39	; 57
    164a:	f1 e0       	ldi	r31, 0x01	; 1
    164c:	80 81       	ld	r24, Z
    164e:	81 60       	ori	r24, 0x01	; 1
    1650:	80 83       	st	Z, r24

  phyTrxSetState(TRX_CMD_TRX_OFF);
    1652:	88 e0       	ldi	r24, 0x08	; 8
    1654:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <phyTrxSetState>

  CSMA_SEED_1_REG_s.aackSetPd = 1;
    1658:	ee e6       	ldi	r30, 0x6E	; 110
    165a:	f1 e0       	ldi	r31, 0x01	; 1
    165c:	80 81       	ld	r24, Z
    165e:	80 62       	ori	r24, 0x20	; 32
    1660:	80 83       	st	Z, r24
  CSMA_SEED_1_REG_s.aackDisAck = 0;
    1662:	80 81       	ld	r24, Z
    1664:	8f 7e       	andi	r24, 0xEF	; 239
    1666:	80 83       	st	Z, r24

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    1668:	8f ef       	ldi	r24, 0xFF	; 255
    166a:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    166e:	ee e4       	ldi	r30, 0x4E	; 78
    1670:	f1 e0       	ldi	r31, 0x01	; 1
    1672:	80 81       	ld	r24, Z
    1674:	88 60       	ori	r24, 0x08	; 8
    1676:	80 83       	st	Z, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    1678:	80 81       	ld	r24, Z
    167a:	80 64       	ori	r24, 0x40	; 64
    167c:	80 83       	st	Z, r24

  TRX_CTRL_2_REG_s.rxSafeMode = 1;
    167e:	ec e4       	ldi	r30, 0x4C	; 76
    1680:	f1 e0       	ldi	r31, 0x01	; 1
    1682:	80 81       	ld	r24, Z
    1684:	80 68       	ori	r24, 0x80	; 128
    1686:	80 83       	st	Z, r24

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  CSMA_SEED_0_REG = (uint8_t)phyGetRandomNumber();
    1688:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <phyGetRandomNumber>
    168c:	80 93 6d 01 	sts	0x016D, r24
#else
  CSMA_SEED_0_REG = 0x11;
#endif

  phyIb.request = PHY_REQ_NONE;
    1690:	10 92 e6 07 	sts	0x07E6, r1
  phyIb.rx = false;
    1694:	10 92 ec 07 	sts	0x07EC, r1
  phyState = PHY_STATE_IDLE;
    1698:	81 e0       	ldi	r24, 0x01	; 1
    169a:	80 93 e5 07 	sts	0x07E5, r24
}
    169e:	08 95       	ret

000016a0 <PHY_SetRxState>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
  phyIb.request |= PHY_REQ_RX;
    16a0:	90 91 e6 07 	lds	r25, 0x07E6
    16a4:	98 60       	ori	r25, 0x08	; 8
    16a6:	90 93 e6 07 	sts	0x07E6, r25
  phyIb.rx = rx;
    16aa:	80 93 ec 07 	sts	0x07EC, r24
}
    16ae:	08 95       	ret

000016b0 <PHY_SetChannel>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
  phyIb.request |= PHY_REQ_CHANNEL;
    16b0:	90 91 e6 07 	lds	r25, 0x07E6
    16b4:	91 60       	ori	r25, 0x01	; 1
    16b6:	90 93 e6 07 	sts	0x07E6, r25
  phyIb.channel = channel;
    16ba:	80 93 e7 07 	sts	0x07E7, r24
}
    16be:	08 95       	ret

000016c0 <PHY_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
  phyIb.request |= PHY_REQ_PANID;
    16c0:	20 91 e6 07 	lds	r18, 0x07E6
    16c4:	22 60       	ori	r18, 0x02	; 2
    16c6:	20 93 e6 07 	sts	0x07E6, r18
  phyIb.panId = panId;
    16ca:	90 93 e9 07 	sts	0x07E9, r25
    16ce:	80 93 e8 07 	sts	0x07E8, r24
}
    16d2:	08 95       	ret

000016d4 <PHY_SetShortAddr>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
  phyIb.request |= PHY_REQ_ADDR;
    16d4:	20 91 e6 07 	lds	r18, 0x07E6
    16d8:	24 60       	ori	r18, 0x04	; 4
    16da:	20 93 e6 07 	sts	0x07E6, r18
  phyIb.addr = addr;
    16de:	90 93 eb 07 	sts	0x07EB, r25
    16e2:	80 93 ea 07 	sts	0x07EA, r24
}
    16e6:	08 95       	ret

000016e8 <PHY_Busy>:

/*****************************************************************************
*****************************************************************************/
bool PHY_Busy(void)
{
  return PHY_STATE_IDLE != phyState || PHY_REQ_NONE != phyIb.request;
    16e8:	80 91 e5 07 	lds	r24, 0x07E5
    16ec:	81 30       	cpi	r24, 0x01	; 1
    16ee:	49 f4       	brne	.+18     	; 0x1702 <PHY_Busy+0x1a>
    16f0:	81 e0       	ldi	r24, 0x01	; 1
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	20 91 e6 07 	lds	r18, 0x07E6
    16f8:	22 23       	and	r18, r18
    16fa:	29 f4       	brne	.+10     	; 0x1706 <PHY_Busy+0x1e>
    16fc:	80 e0       	ldi	r24, 0x00	; 0
    16fe:	90 e0       	ldi	r25, 0x00	; 0
    1700:	08 95       	ret
    1702:	81 e0       	ldi	r24, 0x01	; 1
    1704:	90 e0       	ldi	r25, 0x00	; 0
}
    1706:	08 95       	ret

00001708 <PHY_Sleep>:

/*****************************************************************************
*****************************************************************************/
void PHY_Sleep(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    1708:	88 e0       	ldi	r24, 0x08	; 8
    170a:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <phyTrxSetState>
  TRXPR_REG_s.slptr = 1;
    170e:	e9 e3       	ldi	r30, 0x39	; 57
    1710:	f1 e0       	ldi	r31, 0x01	; 1
    1712:	80 81       	ld	r24, Z
    1714:	82 60       	ori	r24, 0x02	; 2
    1716:	80 83       	st	Z, r24
  phyState = PHY_STATE_SLEEP;
    1718:	82 e0       	ldi	r24, 0x02	; 2
    171a:	80 93 e5 07 	sts	0x07E5, r24
}
    171e:	08 95       	ret

00001720 <PHY_Wakeup>:

/*****************************************************************************
*****************************************************************************/
void PHY_Wakeup(void)
{
  TRXPR_REG_s.slptr = 0;
    1720:	e9 e3       	ldi	r30, 0x39	; 57
    1722:	f1 e0       	ldi	r31, 0x01	; 1
    1724:	80 81       	ld	r24, Z
    1726:	8d 7f       	andi	r24, 0xFD	; 253
    1728:	80 83       	st	Z, r24
  phySetRxState();
    172a:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <phySetRxState>
  phyState = PHY_STATE_IDLE;
    172e:	81 e0       	ldi	r24, 0x01	; 1
    1730:	80 93 e5 07 	sts	0x07E5, r24
}
    1734:	08 95       	ret

00001736 <PHY_DataReq>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    1736:	1f 93       	push	r17
    1738:	cf 93       	push	r28
    173a:	df 93       	push	r29
    173c:	00 d0       	rcall	.+0      	; 0x173e <PHY_DataReq+0x8>
    173e:	cd b7       	in	r28, 0x3d	; 61
    1740:	de b7       	in	r29, 0x3e	; 62
    1742:	18 2f       	mov	r17, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    1744:	89 e1       	ldi	r24, 0x19	; 25
    1746:	69 83       	std	Y+1, r22	; 0x01
    1748:	9a 83       	std	Y+2, r25	; 0x02
    174a:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <phyTrxSetState>

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
    174e:	69 81       	ldd	r22, Y+1	; 0x01
    1750:	86 2f       	mov	r24, r22
    1752:	8e 5f       	subi	r24, 0xFE	; 254
    1754:	80 93 80 01 	sts	0x0180, r24
  for (uint8_t i = 0; i < size; i++)
    1758:	e1 2f       	mov	r30, r17
    175a:	9a 81       	ldd	r25, Y+2	; 0x02
    175c:	f9 2f       	mov	r31, r25
    175e:	a1 e8       	ldi	r26, 0x81	; 129
    1760:	b1 e0       	ldi	r27, 0x01	; 1
    1762:	02 c0       	rjmp	.+4      	; 0x1768 <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
    1764:	81 91       	ld	r24, Z+
    1766:	8d 93       	st	X+, r24
void PHY_DataReq(uint8_t *data, uint8_t size)
{
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
  for (uint8_t i = 0; i < size; i++)
    1768:	8e 2f       	mov	r24, r30
    176a:	81 1b       	sub	r24, r17
    176c:	86 17       	cp	r24, r22
    176e:	d0 f3       	brcs	.-12     	; 0x1764 <PHY_DataReq+0x2e>
    TRX_FRAME_BUFFER(i+1) = data[i];

  TRX_STATE_REG = TRX_CMD_TX_START;
    1770:	82 e0       	ldi	r24, 0x02	; 2
    1772:	80 93 42 01 	sts	0x0142, r24

  phyState = PHY_STATE_TX_WAIT_END;
    1776:	83 e0       	ldi	r24, 0x03	; 3
    1778:	80 93 e5 07 	sts	0x07E5, r24
}
    177c:	0f 90       	pop	r0
    177e:	0f 90       	pop	r0
    1780:	df 91       	pop	r29
    1782:	cf 91       	pop	r28
    1784:	1f 91       	pop	r17
    1786:	08 95       	ret

00001788 <PHY_RandomReq>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomReq(void)
{
  phyIb.request |= PHY_REQ_RANDOM;
    1788:	80 91 e6 07 	lds	r24, 0x07E6
    178c:	80 61       	ori	r24, 0x10	; 16
    178e:	80 93 e6 07 	sts	0x07E6, r24
}
    1792:	08 95       	ret

00001794 <__vector_63>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_TX_END_vect)
{
    1794:	1f 92       	push	r1
    1796:	0f 92       	push	r0
    1798:	0f b6       	in	r0, 0x3f	; 63
    179a:	0f 92       	push	r0
    179c:	0b b6       	in	r0, 0x3b	; 59
    179e:	0f 92       	push	r0
    17a0:	11 24       	eor	r1, r1
    17a2:	2f 93       	push	r18
    17a4:	3f 93       	push	r19
    17a6:	4f 93       	push	r20
    17a8:	5f 93       	push	r21
    17aa:	6f 93       	push	r22
    17ac:	7f 93       	push	r23
    17ae:	8f 93       	push	r24
    17b0:	9f 93       	push	r25
    17b2:	af 93       	push	r26
    17b4:	bf 93       	push	r27
    17b6:	ef 93       	push	r30
    17b8:	ff 93       	push	r31
  if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus)
    17ba:	80 91 41 01 	lds	r24, 0x0141
    17be:	8f 71       	andi	r24, 0x1F	; 31
    17c0:	89 31       	cpi	r24, 0x19	; 25
    17c2:	69 f4       	brne	.+26     	; 0x17de <__vector_63+0x4a>
  {
    //TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    phyTrxSetState(TRX_CMD_PLL_ON);
    17c4:	89 e0       	ldi	r24, 0x09	; 9
    17c6:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <phyTrxSetState>

    phyState = PHY_STATE_TX_CONFIRM;
    17ca:	84 e0       	ldi	r24, 0x04	; 4
    17cc:	80 93 e5 07 	sts	0x07E5, r24
    phyTxStatus = TRX_STATE_REG_s.tracStatus;
    17d0:	80 91 42 01 	lds	r24, 0x0142
    17d4:	82 95       	swap	r24
    17d6:	86 95       	lsr	r24
    17d8:	87 70       	andi	r24, 0x07	; 7
    17da:	80 93 e4 07 	sts	0x07E4, r24
  }
  else
  {
    // Auto ACK transmission completed
  }
}
    17de:	ff 91       	pop	r31
    17e0:	ef 91       	pop	r30
    17e2:	bf 91       	pop	r27
    17e4:	af 91       	pop	r26
    17e6:	9f 91       	pop	r25
    17e8:	8f 91       	pop	r24
    17ea:	7f 91       	pop	r23
    17ec:	6f 91       	pop	r22
    17ee:	5f 91       	pop	r21
    17f0:	4f 91       	pop	r20
    17f2:	3f 91       	pop	r19
    17f4:	2f 91       	pop	r18
    17f6:	0f 90       	pop	r0
    17f8:	0b be       	out	0x3b, r0	; 59
    17fa:	0f 90       	pop	r0
    17fc:	0f be       	out	0x3f, r0	; 63
    17fe:	0f 90       	pop	r0
    1800:	1f 90       	pop	r1
    1802:	18 95       	reti

00001804 <__vector_60>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_RX_END_vect)
{
    1804:	1f 92       	push	r1
    1806:	0f 92       	push	r0
    1808:	0f b6       	in	r0, 0x3f	; 63
    180a:	0f 92       	push	r0
    180c:	11 24       	eor	r1, r1
    180e:	8f 93       	push	r24
  TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    1810:	89 e0       	ldi	r24, 0x09	; 9
    1812:	80 93 42 01 	sts	0x0142, r24
  phyRxRssi = (int8_t)PHY_ED_LEVEL_REG;
    1816:	80 91 47 01 	lds	r24, 0x0147
    181a:	80 93 e3 07 	sts	0x07E3, r24
  phyRxSize = TST_RX_LENGTH_REG;
    181e:	80 91 7b 01 	lds	r24, 0x017B
    1822:	80 93 e2 07 	sts	0x07E2, r24
  phyState = PHY_STATE_RX_IND;
    1826:	85 e0       	ldi	r24, 0x05	; 5
    1828:	80 93 e5 07 	sts	0x07E5, r24
}
    182c:	8f 91       	pop	r24
    182e:	0f 90       	pop	r0
    1830:	0f be       	out	0x3f, r0	; 63
    1832:	0f 90       	pop	r0
    1834:	1f 90       	pop	r1
    1836:	18 95       	reti

00001838 <PHY_TaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
    1838:	1f 93       	push	r17
    183a:	cf 93       	push	r28
    183c:	df 93       	push	r29
    183e:	00 d0       	rcall	.+0      	; 0x1840 <PHY_TaskHandler+0x8>
    1840:	00 d0       	rcall	.+0      	; 0x1842 <PHY_TaskHandler+0xa>
    1842:	0f 92       	push	r0
    1844:	cd b7       	in	r28, 0x3d	; 61
    1846:	de b7       	in	r29, 0x3e	; 62
  switch (phyState)
    1848:	80 91 e5 07 	lds	r24, 0x07E5
    184c:	84 30       	cpi	r24, 0x04	; 4
    184e:	f1 f1       	breq	.+124    	; 0x18cc <PHY_TaskHandler+0x94>
    1850:	85 30       	cpi	r24, 0x05	; 5
    1852:	09 f4       	brne	.+2      	; 0x1856 <PHY_TaskHandler+0x1e>
    1854:	4f c0       	rjmp	.+158    	; 0x18f4 <PHY_TaskHandler+0xbc>
    1856:	81 30       	cpi	r24, 0x01	; 1
    1858:	09 f0       	breq	.+2      	; 0x185c <PHY_TaskHandler+0x24>
    185a:	76 c0       	rjmp	.+236    	; 0x1948 <PHY_TaskHandler+0x110>
  {
    case PHY_STATE_IDLE:
    {
      if (phyIb.request)
    185c:	10 91 e6 07 	lds	r17, 0x07E6
    1860:	11 23       	and	r17, r17
    1862:	09 f4       	brne	.+2      	; 0x1866 <PHY_TaskHandler+0x2e>
    1864:	71 c0       	rjmp	.+226    	; 0x1948 <PHY_TaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void phyHandleSetRequests(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    1866:	88 e0       	ldi	r24, 0x08	; 8
    1868:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <phyTrxSetState>

  if (phyIb.request & PHY_REQ_CHANNEL)
    186c:	10 ff       	sbrs	r17, 0
    186e:	09 c0       	rjmp	.+18     	; 0x1882 <PHY_TaskHandler+0x4a>
  {
    PHY_CC_CCA_REG_s.channel = phyIb.channel;
    1870:	90 91 e7 07 	lds	r25, 0x07E7
    1874:	9f 71       	andi	r25, 0x1F	; 31
    1876:	80 91 48 01 	lds	r24, 0x0148
    187a:	80 7e       	andi	r24, 0xE0	; 224
    187c:	89 2b       	or	r24, r25
    187e:	80 93 48 01 	sts	0x0148, r24
  }

  if (phyIb.request & PHY_REQ_PANID)
    1882:	80 91 e6 07 	lds	r24, 0x07E6
    1886:	81 ff       	sbrs	r24, 1
    1888:	08 c0       	rjmp	.+16     	; 0x189a <PHY_TaskHandler+0x62>
  {
    uint8_t *d = (uint8_t *)&phyIb.panId;
    PAN_ID_0_REG = d[0];
    188a:	80 91 e8 07 	lds	r24, 0x07E8
    188e:	80 93 62 01 	sts	0x0162, r24
    PAN_ID_1_REG = d[1];
    1892:	80 91 e9 07 	lds	r24, 0x07E9
    1896:	80 93 63 01 	sts	0x0163, r24
  }

  if (phyIb.request & PHY_REQ_ADDR)
    189a:	80 91 e6 07 	lds	r24, 0x07E6
    189e:	82 ff       	sbrs	r24, 2
    18a0:	08 c0       	rjmp	.+16     	; 0x18b2 <PHY_TaskHandler+0x7a>
  {
    uint8_t *d = (uint8_t *)&phyIb.addr;
    SHORT_ADDR_0_REG = d[0];
    18a2:	80 91 ea 07 	lds	r24, 0x07EA
    18a6:	80 93 60 01 	sts	0x0160, r24
    SHORT_ADDR_1_REG = d[1];
    18aa:	80 91 eb 07 	lds	r24, 0x07EB
    18ae:	80 93 61 01 	sts	0x0161, r24
  }

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  if (phyIb.request & PHY_REQ_RANDOM)
    18b2:	80 91 e6 07 	lds	r24, 0x07E6
    18b6:	84 ff       	sbrs	r24, 4
    18b8:	04 c0       	rjmp	.+8      	; 0x18c2 <PHY_TaskHandler+0x8a>
  {
    uint16_t rnd = phyGetRandomNumber();
    18ba:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <phyGetRandomNumber>
    PHY_RandomConf(rnd);
    18be:	0e 94 8e 0e 	call	0x1d1c	; 0x1d1c <PHY_RandomConf>

#ifdef PHY_ENABLE_ENERGY_DETECTION
  if (!(phyIb.request & PHY_REQ_ED))
    phySetRxState();
#else
  phySetRxState();
    18c2:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <phySetRxState>
#endif

  phyIb.request = PHY_REQ_NONE;
    18c6:	10 92 e6 07 	sts	0x07E6, r1
    18ca:	3e c0       	rjmp	.+124    	; 0x1948 <PHY_TaskHandler+0x110>
        phyHandleSetRequests();
    } break;

    case PHY_STATE_TX_CONFIRM:
    {
      PHY_DataConf(phyTxStatus);
    18cc:	80 91 e4 07 	lds	r24, 0x07E4
    18d0:	0e 94 50 0a 	call	0x14a0	; 0x14a0 <PHY_DataConf>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    18d4:	80 91 41 01 	lds	r24, 0x0141
    18d8:	8f 71       	andi	r24, 0x1F	; 31
    18da:	89 30       	cpi	r24, 0x09	; 9
    18dc:	d9 f7       	brne	.-10     	; 0x18d4 <PHY_TaskHandler+0x9c>
    18de:	2f c0       	rjmp	.+94     	; 0x193e <PHY_TaskHandler+0x106>
    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    18e0:	fc 01       	movw	r30, r24
    18e2:	e0 58       	subi	r30, 0x80	; 128
    18e4:	fe 4f       	sbci	r31, 0xFE	; 254
    18e6:	20 81       	ld	r18, Z
    18e8:	83 51       	subi	r24, 0x13	; 19
    18ea:	98 4f       	sbci	r25, 0xF8	; 248
    18ec:	fc 01       	movw	r30, r24
    18ee:	20 83       	st	Z, r18

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    18f0:	4f 5f       	subi	r20, 0xFF	; 255
    18f2:	01 c0       	rjmp	.+2      	; 0x18f6 <PHY_TaskHandler+0xbe>

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
  switch (phyState)
    18f4:	40 e0       	ldi	r20, 0x00	; 0

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    18f6:	20 91 e2 07 	lds	r18, 0x07E2
    18fa:	84 2f       	mov	r24, r20
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	30 e0       	ldi	r19, 0x00	; 0
    1900:	28 17       	cp	r18, r24
    1902:	39 07       	cpc	r19, r25
    1904:	6c f7       	brge	.-38     	; 0x18e0 <PHY_TaskHandler+0xa8>
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);

      ind.data = phyRxBuffer;
    1906:	8d ee       	ldi	r24, 0xED	; 237
    1908:	97 e0       	ldi	r25, 0x07	; 7
    190a:	9a 83       	std	Y+2, r25	; 0x02
    190c:	89 83       	std	Y+1, r24	; 0x01
      ind.size = phyRxSize - 2/*crc*/;
    190e:	80 91 e2 07 	lds	r24, 0x07E2
    1912:	82 50       	subi	r24, 0x02	; 2
    1914:	8b 83       	std	Y+3, r24	; 0x03
      ind.lqi  = phyRxBuffer[phyRxSize];
    1916:	e0 91 e2 07 	lds	r30, 0x07E2
    191a:	f0 e0       	ldi	r31, 0x00	; 0
    191c:	e3 51       	subi	r30, 0x13	; 19
    191e:	f8 4f       	sbci	r31, 0xF8	; 248
    1920:	80 81       	ld	r24, Z
    1922:	8c 83       	std	Y+4, r24	; 0x04
      ind.rssi = phyRxRssi + PHY_RSSI_BASE_VAL;
    1924:	80 91 e3 07 	lds	r24, 0x07E3
    1928:	8a 55       	subi	r24, 0x5A	; 90
    192a:	8d 83       	std	Y+5, r24	; 0x05
      PHY_DataInd(&ind);
    192c:	ce 01       	movw	r24, r28
    192e:	01 96       	adiw	r24, 0x01	; 1
    1930:	0e 94 42 07 	call	0xe84	; 0xe84 <PHY_DataInd>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    1934:	80 91 41 01 	lds	r24, 0x0141
    1938:	8f 71       	andi	r24, 0x1F	; 31
    193a:	89 30       	cpi	r24, 0x09	; 9
    193c:	d9 f7       	brne	.-10     	; 0x1934 <PHY_TaskHandler+0xfc>
      phyState = PHY_STATE_IDLE;
    193e:	81 e0       	ldi	r24, 0x01	; 1
    1940:	80 93 e5 07 	sts	0x07E5, r24
      phySetRxState();
    1944:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <phySetRxState>
#endif

    default:
      break;
  }
}
    1948:	0f 90       	pop	r0
    194a:	0f 90       	pop	r0
    194c:	0f 90       	pop	r0
    194e:	0f 90       	pop	r0
    1950:	0f 90       	pop	r0
    1952:	df 91       	pop	r29
    1954:	cf 91       	pop	r28
    1956:	1f 91       	pop	r17
    1958:	08 95       	ret

0000195a <SYS_Init>:

/*****************************************************************************
*****************************************************************************/
void SYS_Init(void)
{
  HAL_Init();
    195a:	0e 94 70 01 	call	0x2e0	; 0x2e0 <HAL_Init>
  SYS_TimerInit();
    195e:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <SYS_TimerInit>
  PHY_Init();
    1962:	0e 94 24 0b 	call	0x1648	; 0x1648 <PHY_Init>
  NWK_Init();
    1966:	0e 94 16 04 	call	0x82c	; 0x82c <NWK_Init>
}
    196a:	08 95       	ret

0000196c <SYS_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void SYS_TaskHandler(void)
{
  PHY_TaskHandler();
    196c:	0e 94 1c 0c 	call	0x1838	; 0x1838 <PHY_TaskHandler>
  NWK_TaskHandler();
    1970:	0e 94 61 04 	call	0x8c2	; 0x8c2 <NWK_TaskHandler>
  SYS_TimerTaskHandler();
    1974:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <SYS_TimerTaskHandler>
}
    1978:	08 95       	ret

0000197a <placeTimer>:
}

/*****************************************************************************
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    197a:	0f 93       	push	r16
    197c:	1f 93       	push	r17
    197e:	cf 93       	push	r28
    1980:	df 93       	push	r29
    1982:	fc 01       	movw	r30, r24
  if (timers)
    1984:	00 91 6d 08 	lds	r16, 0x086D
    1988:	10 91 6e 08 	lds	r17, 0x086E
    198c:	36 81       	ldd	r19, Z+6	; 0x06
    198e:	27 81       	ldd	r18, Z+7	; 0x07
    1990:	90 85       	ldd	r25, Z+8	; 0x08
    1992:	81 85       	ldd	r24, Z+9	; 0x09
    1994:	01 15       	cp	r16, r1
    1996:	11 05       	cpc	r17, r1
    1998:	c1 f1       	breq	.+112    	; 0x1a0a <placeTimer+0x90>
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;
    199a:	43 2f       	mov	r20, r19
    199c:	52 2f       	mov	r21, r18
    199e:	69 2f       	mov	r22, r25
    19a0:	78 2f       	mov	r23, r24
    19a2:	e8 01       	movw	r28, r16
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    19a4:	20 e0       	ldi	r18, 0x00	; 0
    19a6:	30 e0       	ldi	r19, 0x00	; 0
    19a8:	01 c0       	rjmp	.+2      	; 0x19ac <placeTimer+0x32>
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    19aa:	ec 01       	movw	r28, r24
    {
      if (timeout < t->timeout)
    19ac:	8a 81       	ldd	r24, Y+2	; 0x02
    19ae:	9b 81       	ldd	r25, Y+3	; 0x03
    19b0:	ac 81       	ldd	r26, Y+4	; 0x04
    19b2:	bd 81       	ldd	r27, Y+5	; 0x05
    19b4:	48 17       	cp	r20, r24
    19b6:	59 07       	cpc	r21, r25
    19b8:	6a 07       	cpc	r22, r26
    19ba:	7b 07       	cpc	r23, r27
    19bc:	48 f4       	brcc	.+18     	; 0x19d0 <placeTimer+0x56>
      {
         t->timeout -= timeout;
    19be:	84 1b       	sub	r24, r20
    19c0:	95 0b       	sbc	r25, r21
    19c2:	a6 0b       	sbc	r26, r22
    19c4:	b7 0b       	sbc	r27, r23
    19c6:	8a 83       	std	Y+2, r24	; 0x02
    19c8:	9b 83       	std	Y+3, r25	; 0x03
    19ca:	ac 83       	std	Y+4, r26	; 0x04
    19cc:	bd 83       	std	Y+5, r27	; 0x05
         break;
    19ce:	09 c0       	rjmp	.+18     	; 0x19e2 <placeTimer+0x68>
      }
      else
        timeout -= t->timeout;
    19d0:	48 1b       	sub	r20, r24
    19d2:	59 0b       	sbc	r21, r25
    19d4:	6a 0b       	sbc	r22, r26
    19d6:	7b 0b       	sbc	r23, r27
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    19d8:	88 81       	ld	r24, Y
    19da:	99 81       	ldd	r25, Y+1	; 0x01
    19dc:	9e 01       	movw	r18, r28
    19de:	00 97       	sbiw	r24, 0x00	; 0
    19e0:	21 f7       	brne	.-56     	; 0x19aa <placeTimer+0x30>
        timeout -= t->timeout;

      prev = t;
    }

    timer->timeout = timeout;
    19e2:	42 83       	std	Z+2, r20	; 0x02
    19e4:	53 83       	std	Z+3, r21	; 0x03
    19e6:	64 83       	std	Z+4, r22	; 0x04
    19e8:	75 83       	std	Z+5, r23	; 0x05

    if (prev)
    19ea:	21 15       	cp	r18, r1
    19ec:	31 05       	cpc	r19, r1
    19ee:	51 f0       	breq	.+20     	; 0x1a04 <placeTimer+0x8a>
    {
      timer->next = prev->next;
    19f0:	d9 01       	movw	r26, r18
    19f2:	8d 91       	ld	r24, X+
    19f4:	9c 91       	ld	r25, X
    19f6:	11 97       	sbiw	r26, 0x01	; 1
    19f8:	91 83       	std	Z+1, r25	; 0x01
    19fa:	80 83       	st	Z, r24
      prev->next = timer;
    19fc:	11 96       	adiw	r26, 0x01	; 1
    19fe:	fc 93       	st	X, r31
    1a00:	ee 93       	st	-X, r30
    1a02:	0d c0       	rjmp	.+26     	; 0x1a1e <placeTimer+0xa4>
    }
    else
    {
      timer->next = timers;
    1a04:	11 83       	std	Z+1, r17	; 0x01
    1a06:	00 83       	st	Z, r16
    1a08:	06 c0       	rjmp	.+12     	; 0x1a16 <placeTimer+0x9c>
      timers = timer;
    }
  }
  else
  {
    timer->next = NULL;
    1a0a:	11 82       	std	Z+1, r1	; 0x01
    1a0c:	10 82       	st	Z, r1
    timer->timeout = timer->interval;
    1a0e:	32 83       	std	Z+2, r19	; 0x02
    1a10:	23 83       	std	Z+3, r18	; 0x03
    1a12:	94 83       	std	Z+4, r25	; 0x04
    1a14:	85 83       	std	Z+5, r24	; 0x05
    timers = timer;
    1a16:	f0 93 6e 08 	sts	0x086E, r31
    1a1a:	e0 93 6d 08 	sts	0x086D, r30
  }
}
    1a1e:	df 91       	pop	r29
    1a20:	cf 91       	pop	r28
    1a22:	1f 91       	pop	r17
    1a24:	0f 91       	pop	r16
    1a26:	08 95       	ret

00001a28 <SYS_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void SYS_TimerInit(void)
{
  timers = NULL;
    1a28:	10 92 6e 08 	sts	0x086E, r1
    1a2c:	10 92 6d 08 	sts	0x086D, r1
}
    1a30:	08 95       	ret

00001a32 <SYS_TimerStop>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    1a32:	cf 93       	push	r28
    1a34:	df 93       	push	r29
    1a36:	ec 01       	movw	r28, r24
  SYS_Timer_t *prev = NULL;

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1a38:	e0 91 6d 08 	lds	r30, 0x086D
    1a3c:	f0 91 6e 08 	lds	r31, 0x086E

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
  SYS_Timer_t *prev = NULL;
    1a40:	a0 e0       	ldi	r26, 0x00	; 0
    1a42:	b0 e0       	ldi	r27, 0x00	; 0

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1a44:	2a c0       	rjmp	.+84     	; 0x1a9a <SYS_TimerStop+0x68>
  {
    if (t == timer)
    1a46:	ec 17       	cp	r30, r28
    1a48:	fd 07       	cpc	r31, r29
    1a4a:	11 f5       	brne	.+68     	; 0x1a90 <SYS_TimerStop+0x5e>
    1a4c:	80 81       	ld	r24, Z
    1a4e:	91 81       	ldd	r25, Z+1	; 0x01
    {
      if (prev)
    1a50:	10 97       	sbiw	r26, 0x00	; 0
    1a52:	21 f0       	breq	.+8      	; 0x1a5c <SYS_TimerStop+0x2a>
        prev->next = t->next;
    1a54:	11 96       	adiw	r26, 0x01	; 1
    1a56:	9c 93       	st	X, r25
    1a58:	8e 93       	st	-X, r24
    1a5a:	04 c0       	rjmp	.+8      	; 0x1a64 <SYS_TimerStop+0x32>
      else
        timers = t->next;
    1a5c:	90 93 6e 08 	sts	0x086E, r25
    1a60:	80 93 6d 08 	sts	0x086D, r24

      if (t->next)
    1a64:	01 90       	ld	r0, Z+
    1a66:	f0 81       	ld	r31, Z
    1a68:	e0 2d       	mov	r30, r0
    1a6a:	30 97       	sbiw	r30, 0x00	; 0
    1a6c:	c1 f0       	breq	.+48     	; 0x1a9e <SYS_TimerStop+0x6c>
        t->next->timeout += timer->timeout;
    1a6e:	82 81       	ldd	r24, Z+2	; 0x02
    1a70:	93 81       	ldd	r25, Z+3	; 0x03
    1a72:	a4 81       	ldd	r26, Z+4	; 0x04
    1a74:	b5 81       	ldd	r27, Z+5	; 0x05
    1a76:	4a 81       	ldd	r20, Y+2	; 0x02
    1a78:	5b 81       	ldd	r21, Y+3	; 0x03
    1a7a:	6c 81       	ldd	r22, Y+4	; 0x04
    1a7c:	7d 81       	ldd	r23, Y+5	; 0x05
    1a7e:	84 0f       	add	r24, r20
    1a80:	95 1f       	adc	r25, r21
    1a82:	a6 1f       	adc	r26, r22
    1a84:	b7 1f       	adc	r27, r23
    1a86:	82 83       	std	Z+2, r24	; 0x02
    1a88:	93 83       	std	Z+3, r25	; 0x03
    1a8a:	a4 83       	std	Z+4, r26	; 0x04
    1a8c:	b5 83       	std	Z+5, r27	; 0x05
    1a8e:	07 c0       	rjmp	.+14     	; 0x1a9e <SYS_TimerStop+0x6c>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
  SYS_Timer_t *prev = NULL;

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1a90:	90 81       	ld	r25, Z
    1a92:	81 81       	ldd	r24, Z+1	; 0x01
    1a94:	df 01       	movw	r26, r30
    1a96:	e9 2f       	mov	r30, r25
    1a98:	f8 2f       	mov	r31, r24
    1a9a:	30 97       	sbiw	r30, 0x00	; 0
    1a9c:	a1 f6       	brne	.-88     	; 0x1a46 <SYS_TimerStop+0x14>

      break;
    }
    prev = t;
  }
}
    1a9e:	df 91       	pop	r29
    1aa0:	cf 91       	pop	r28
    1aa2:	08 95       	ret

00001aa4 <SYS_TimerStarted>:

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    1aa4:	e0 91 6d 08 	lds	r30, 0x086D
    1aa8:	f0 91 6e 08 	lds	r31, 0x086E
    1aac:	06 c0       	rjmp	.+12     	; 0x1aba <SYS_TimerStarted+0x16>
    if (t == timer)
    1aae:	e8 17       	cp	r30, r24
    1ab0:	f9 07       	cpc	r31, r25
    1ab2:	39 f0       	breq	.+14     	; 0x1ac2 <SYS_TimerStarted+0x1e>

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    1ab4:	01 90       	ld	r0, Z+
    1ab6:	f0 81       	ld	r31, Z
    1ab8:	e0 2d       	mov	r30, r0
    1aba:	30 97       	sbiw	r30, 0x00	; 0
    1abc:	c1 f7       	brne	.-16     	; 0x1aae <SYS_TimerStarted+0xa>
    if (t == timer)
      return true;
  return false;
    1abe:	80 e0       	ldi	r24, 0x00	; 0
    1ac0:	08 95       	ret
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    if (t == timer)
      return true;
    1ac2:	81 e0       	ldi	r24, 0x01	; 1
  return false;
}
    1ac4:	08 95       	ret

00001ac6 <SYS_TimerStart>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    1ac6:	cf 93       	push	r28
    1ac8:	df 93       	push	r29
    1aca:	ec 01       	movw	r28, r24
  if (!SYS_TimerStarted(timer))
    1acc:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <SYS_TimerStarted>
    1ad0:	88 23       	and	r24, r24
    1ad2:	19 f4       	brne	.+6      	; 0x1ada <SYS_TimerStart+0x14>
    placeTimer(timer);
    1ad4:	ce 01       	movw	r24, r28
    1ad6:	0e 94 bd 0c 	call	0x197a	; 0x197a <placeTimer>
}
    1ada:	df 91       	pop	r29
    1adc:	cf 91       	pop	r28
    1ade:	08 95       	ret

00001ae0 <SYS_TimerTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    1ae0:	cf 92       	push	r12
    1ae2:	df 92       	push	r13
    1ae4:	ef 92       	push	r14
    1ae6:	ff 92       	push	r15
    1ae8:	cf 93       	push	r28
    1aea:	df 93       	push	r29
  uint32_t elapsed;
  uint8_t cnt;

  if (0 == halTimerIrqCount)
    1aec:	80 91 cd 08 	lds	r24, 0x08CD
    1af0:	88 23       	and	r24, r24
    1af2:	09 f4       	brne	.+2      	; 0x1af6 <SYS_TimerTaskHandler+0x16>
    1af4:	3e c0       	rjmp	.+124    	; 0x1b72 <SYS_TimerTaskHandler+0x92>
    return;

  ATOMIC_SECTION_ENTER
    1af6:	8f b7       	in	r24, 0x3f	; 63
    1af8:	f8 94       	cli
    cnt = halTimerIrqCount;
    1afa:	60 91 cd 08 	lds	r22, 0x08CD
    halTimerIrqCount = 0;
    1afe:	10 92 cd 08 	sts	0x08CD, r1
  ATOMIC_SECTION_LEAVE
    1b02:	8f bf       	out	0x3f, r24	; 63

  elapsed = cnt * HAL_TIMER_INTERVAL;
    1b04:	70 e0       	ldi	r23, 0x00	; 0
    1b06:	80 e0       	ldi	r24, 0x00	; 0
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	2a e0       	ldi	r18, 0x0A	; 10
    1b0c:	30 e0       	ldi	r19, 0x00	; 0
    1b0e:	40 e0       	ldi	r20, 0x00	; 0
    1b10:	50 e0       	ldi	r21, 0x00	; 0
    1b12:	0e 94 2e 10 	call	0x205c	; 0x205c <__mulsi3>
    1b16:	6b 01       	movw	r12, r22
    1b18:	7c 01       	movw	r14, r24

  while (timers && (timers->timeout <= elapsed))
    1b1a:	14 c0       	rjmp	.+40     	; 0x1b44 <SYS_TimerTaskHandler+0x64>
  {
    SYS_Timer_t *timer = timers;

    elapsed -= timers->timeout;
    1b1c:	c8 1a       	sub	r12, r24
    1b1e:	d9 0a       	sbc	r13, r25
    1b20:	ea 0a       	sbc	r14, r26
    1b22:	fb 0a       	sbc	r15, r27
    timers = timers->next;
    1b24:	88 81       	ld	r24, Y
    1b26:	99 81       	ldd	r25, Y+1	; 0x01
    1b28:	90 93 6e 08 	sts	0x086E, r25
    1b2c:	80 93 6d 08 	sts	0x086D, r24
    if (SYS_TIMER_PERIODIC_MODE == timer->mode)
    1b30:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b32:	81 30       	cpi	r24, 0x01	; 1
    1b34:	19 f4       	brne	.+6      	; 0x1b3c <SYS_TimerTaskHandler+0x5c>
      placeTimer(timer);
    1b36:	ce 01       	movw	r24, r28
    1b38:	0e 94 bd 0c 	call	0x197a	; 0x197a <placeTimer>
    timer->handler(timer);
    1b3c:	eb 85       	ldd	r30, Y+11	; 0x0b
    1b3e:	fc 85       	ldd	r31, Y+12	; 0x0c
    1b40:	ce 01       	movw	r24, r28
    1b42:	09 95       	icall
    halTimerIrqCount = 0;
  ATOMIC_SECTION_LEAVE

  elapsed = cnt * HAL_TIMER_INTERVAL;

  while (timers && (timers->timeout <= elapsed))
    1b44:	c0 91 6d 08 	lds	r28, 0x086D
    1b48:	d0 91 6e 08 	lds	r29, 0x086E
    1b4c:	20 97       	sbiw	r28, 0x00	; 0
    1b4e:	89 f0       	breq	.+34     	; 0x1b72 <SYS_TimerTaskHandler+0x92>
    1b50:	8a 81       	ldd	r24, Y+2	; 0x02
    1b52:	9b 81       	ldd	r25, Y+3	; 0x03
    1b54:	ac 81       	ldd	r26, Y+4	; 0x04
    1b56:	bd 81       	ldd	r27, Y+5	; 0x05
    1b58:	c8 16       	cp	r12, r24
    1b5a:	d9 06       	cpc	r13, r25
    1b5c:	ea 06       	cpc	r14, r26
    1b5e:	fb 06       	cpc	r15, r27
    1b60:	e8 f6       	brcc	.-70     	; 0x1b1c <SYS_TimerTaskHandler+0x3c>
      placeTimer(timer);
    timer->handler(timer);
  }

  if (timers)
    timers->timeout -= elapsed;
    1b62:	8c 19       	sub	r24, r12
    1b64:	9d 09       	sbc	r25, r13
    1b66:	ae 09       	sbc	r26, r14
    1b68:	bf 09       	sbc	r27, r15
    1b6a:	8a 83       	std	Y+2, r24	; 0x02
    1b6c:	9b 83       	std	Y+3, r25	; 0x03
    1b6e:	ac 83       	std	Y+4, r26	; 0x04
    1b70:	bd 83       	std	Y+5, r27	; 0x05
}
    1b72:	df 91       	pop	r29
    1b74:	cf 91       	pop	r28
    1b76:	ff 90       	pop	r15
    1b78:	ef 90       	pop	r14
    1b7a:	df 90       	pop	r13
    1b7c:	cf 90       	pop	r12
    1b7e:	08 95       	ret

00001b80 <appNetworkStatusTimerHandler>:
#define __INVERT_ON_OFF

#include "hal.h"
#include "halGpio.h"

HAL_GPIO_PIN(LED0, B, 4);
    1b80:	85 b1       	in	r24, 0x05	; 5
    1b82:	90 e1       	ldi	r25, 0x10	; 16
    1b84:	89 27       	eor	r24, r25
    1b86:	85 b9       	out	0x05, r24	; 5
*****************************************************************************/
static void appNetworkStatusTimerHandler(SYS_Timer_t *timer)
{
	ledToggle(LED_NETWORK);
	(void)timer;
}
    1b88:	08 95       	ret

00001b8a <appDataSendingTimerHandler>:

/*****************************************************************************
*****************************************************************************/
static void appDataSendingTimerHandler(SYS_Timer_t *timer)
{
	if (APP_STATE_WAIT_SEND_TIMER == appState)
    1b8a:	80 91 6f 08 	lds	r24, 0x086F
    1b8e:	84 30       	cpi	r24, 0x04	; 4
    1b90:	21 f4       	brne	.+8      	; 0x1b9a <appDataSendingTimerHandler+0x10>
	appState = APP_STATE_SEND;
    1b92:	81 e0       	ldi	r24, 0x01	; 1
    1b94:	80 93 6f 08 	sts	0x086F, r24
    1b98:	08 95       	ret
	else
	SYS_TimerStart(&appDataSendingTimer);
    1b9a:	80 e7       	ldi	r24, 0x70	; 112
    1b9c:	98 e0       	ldi	r25, 0x08	; 8
    1b9e:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <SYS_TimerStart>
    1ba2:	08 95       	ret

00001ba4 <appDataInd>:
}

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
    1ba4:	df 92       	push	r13
    1ba6:	ef 92       	push	r14
    1ba8:	ff 92       	push	r15
    1baa:	0f 93       	push	r16
    1bac:	1f 93       	push	r17
    1bae:	cf 93       	push	r28
    1bb0:	df 93       	push	r29
    1bb2:	fc 01       	movw	r30, r24
	AppMessage_t *msg = (AppMessage_t *)ind->data;
    1bb4:	a5 81       	ldd	r26, Z+5	; 0x05
    1bb6:	b6 81       	ldd	r27, Z+6	; 0x06
    1bb8:	85 b1       	in	r24, 0x05	; 5
    1bba:	90 e1       	ldi	r25, 0x10	; 16
    1bbc:	89 27       	eor	r24, r25
    1bbe:	85 b9       	out	0x05, r24	; 5

	ledToggle(LED_DATA);

	msg->lqi = ind->lqi;
    1bc0:	80 85       	ldd	r24, Z+8	; 0x08
    1bc2:	59 96       	adiw	r26, 0x19	; 25
    1bc4:	8c 93       	st	X, r24
    1bc6:	59 97       	sbiw	r26, 0x19	; 25
	msg->rssi = ind->rssi;
    1bc8:	81 85       	ldd	r24, Z+9	; 0x09
    1bca:	5a 96       	adiw	r26, 0x1a	; 26
    1bcc:	8c 93       	st	X, r24

	appSendMessage(ind->data, ind->size);
    1bce:	e5 80       	ldd	r14, Z+5	; 0x05
    1bd0:	c6 81       	ldd	r28, Z+6	; 0x06
    1bd2:	d7 80       	ldd	r13, Z+7	; 0x07
*****************************************************************************/
static void appSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;

	HAL_UartWriteByte(0x10);
    1bd4:	80 e1       	ldi	r24, 0x10	; 16
    1bd6:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	HAL_UartWriteByte(0x02);
    1bda:	82 e0       	ldi	r24, 0x02	; 2
    1bdc:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
    1be0:	0e 2d       	mov	r16, r14
    1be2:	1c 2f       	mov	r17, r28

/*****************************************************************************
*****************************************************************************/
static void appSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;
    1be4:	ff 24       	eor	r15, r15
    1be6:	0f c0       	rjmp	.+30     	; 0x1c06 <appDataInd+0x62>
	HAL_UartWriteByte(cs);
}

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
    1be8:	e8 01       	movw	r28, r16
	HAL_UartWriteByte(0x10);
	HAL_UartWriteByte(0x02);

	for (uint8_t i = 0; i < size; i++)
	{
		if (data[i] == 0x10)
    1bea:	88 81       	ld	r24, Y
    1bec:	80 31       	cpi	r24, 0x10	; 16
    1bee:	21 f4       	brne	.+8      	; 0x1bf8 <appDataInd+0x54>
		{
			HAL_UartWriteByte(0x10);
    1bf0:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
			cs += 0x10;
    1bf4:	80 e1       	ldi	r24, 0x10	; 16
    1bf6:	f8 0e       	add	r15, r24
		}
		HAL_UartWriteByte(data[i]);
    1bf8:	f8 01       	movw	r30, r16
    1bfa:	81 91       	ld	r24, Z+
    1bfc:	8f 01       	movw	r16, r30
    1bfe:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
		cs += data[i];
    1c02:	88 81       	ld	r24, Y
    1c04:	f8 0e       	add	r15, r24
	uint8_t cs = 0;

	HAL_UartWriteByte(0x10);
	HAL_UartWriteByte(0x02);

	for (uint8_t i = 0; i < size; i++)
    1c06:	80 2f       	mov	r24, r16
    1c08:	8e 19       	sub	r24, r14
    1c0a:	8d 15       	cp	r24, r13
    1c0c:	68 f3       	brcs	.-38     	; 0x1be8 <appDataInd+0x44>
		}
		HAL_UartWriteByte(data[i]);
		cs += data[i];
	}

	HAL_UartWriteByte(0x10);
    1c0e:	80 e1       	ldi	r24, 0x10	; 16
    1c10:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	HAL_UartWriteByte(0x03);
    1c14:	83 e0       	ldi	r24, 0x03	; 3
    1c16:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	cs += 0x10 + 0x02 + 0x10 + 0x03;

	HAL_UartWriteByte(cs);
    1c1a:	8f 2d       	mov	r24, r15
    1c1c:	8b 5d       	subi	r24, 0xDB	; 219
    1c1e:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	msg->lqi = ind->lqi;
	msg->rssi = ind->rssi;

	appSendMessage(ind->data, ind->size);
	return true;
}
    1c22:	81 e0       	ldi	r24, 0x01	; 1
    1c24:	df 91       	pop	r29
    1c26:	cf 91       	pop	r28
    1c28:	1f 91       	pop	r17
    1c2a:	0f 91       	pop	r16
    1c2c:	ff 90       	pop	r15
    1c2e:	ef 90       	pop	r14
    1c30:	df 90       	pop	r13
    1c32:	08 95       	ret

00001c34 <appDataConf>:

/*****************************************************************************
*****************************************************************************/
#if APP_ROUTER || APP_ENDDEVICE
static void appDataConf(NWK_DataReq_t *req)
{
    1c34:	cf 93       	push	r28
    1c36:	df 93       	push	r29
    1c38:	ec 01       	movw	r28, r24
    1c3a:	2c 98       	cbi	0x05, 4	; 5
	ledOff(LED_DATA);

	switch (req->status)
    1c3c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c3e:	82 30       	cpi	r24, 0x02	; 2
    1c40:	a1 f0       	breq	.+40     	; 0x1c6a <appDataConf+0x36>
    1c42:	83 30       	cpi	r24, 0x03	; 3
    1c44:	28 f4       	brcc	.+10     	; 0x1c50 <appDataConf+0x1c>
    1c46:	88 23       	and	r24, r24
    1c48:	51 f0       	breq	.+20     	; 0x1c5e <appDataConf+0x2a>
    1c4a:	81 30       	cpi	r24, 0x01	; 1
    1c4c:	d1 f4       	brne	.+52     	; 0x1c82 <appDataConf+0x4e>
    1c4e:	0a c0       	rjmp	.+20     	; 0x1c64 <appDataConf+0x30>
    1c50:	80 32       	cpi	r24, 0x20	; 32
    1c52:	89 f0       	breq	.+34     	; 0x1c76 <appDataConf+0x42>
    1c54:	81 32       	cpi	r24, 0x21	; 33
    1c56:	91 f0       	breq	.+36     	; 0x1c7c <appDataConf+0x48>
    1c58:	80 31       	cpi	r24, 0x10	; 16
    1c5a:	99 f4       	brne	.+38     	; 0x1c82 <appDataConf+0x4e>
    1c5c:	09 c0       	rjmp	.+18     	; 0x1c70 <appDataConf+0x3c>
	{
		case NWK_SUCCESS_STATUS:
		HAL_UartPrint("NWK_SUCCESS\n");
    1c5e:	80 e0       	ldi	r24, 0x00	; 0
    1c60:	92 e0       	ldi	r25, 0x02	; 2
    1c62:	11 c0       	rjmp	.+34     	; 0x1c86 <appDataConf+0x52>
		break;
		
		case NWK_ERROR_STATUS:
		HAL_UartPrint("NWK_ERROR\n");
    1c64:	8d e0       	ldi	r24, 0x0D	; 13
    1c66:	92 e0       	ldi	r25, 0x02	; 2
    1c68:	0e c0       	rjmp	.+28     	; 0x1c86 <appDataConf+0x52>
		break;
		
		case NWK_OUT_OF_MEMORY_STATUS:
		HAL_UartPrint("NWK_OUT_OF_MEMORY\n");
    1c6a:	88 e1       	ldi	r24, 0x18	; 24
    1c6c:	92 e0       	ldi	r25, 0x02	; 2
    1c6e:	0b c0       	rjmp	.+22     	; 0x1c86 <appDataConf+0x52>
		break;
		
		case NWK_NO_ACK_STATUS:
		HAL_UartPrint("NWK_NO_ACK\n");
    1c70:	8b e2       	ldi	r24, 0x2B	; 43
    1c72:	92 e0       	ldi	r25, 0x02	; 2
    1c74:	08 c0       	rjmp	.+16     	; 0x1c86 <appDataConf+0x52>
		break;
		
		case NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS:
		HAL_UartPrint("PHY_CHANNEL_ACCESS_FAILURE\n");
    1c76:	87 e3       	ldi	r24, 0x37	; 55
    1c78:	92 e0       	ldi	r25, 0x02	; 2
    1c7a:	05 c0       	rjmp	.+10     	; 0x1c86 <appDataConf+0x52>
		break;
		
		case NWK_PHY_NO_ACK_STATUS:
		HAL_UartPrint("PHY_NO_ACK_STATUS\n");
    1c7c:	83 e5       	ldi	r24, 0x53	; 83
    1c7e:	92 e0       	ldi	r25, 0x02	; 2
    1c80:	02 c0       	rjmp	.+4      	; 0x1c86 <appDataConf+0x52>
		break;
		
		default:
		HAL_UartPrint("NOT SPECTED\n");
    1c82:	86 e6       	ldi	r24, 0x66	; 102
    1c84:	92 e0       	ldi	r25, 0x02	; 2
    1c86:	0e 94 fe 02 	call	0x5fc	; 0x5fc <HAL_UartPrint>
		break;
	}

	if (NWK_SUCCESS_STATUS == req->status)
    1c8a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c8c:	20 91 ae 08 	lds	r18, 0x08AE
    1c90:	88 23       	and	r24, r24
    1c92:	59 f4       	brne	.+22     	; 0x1caa <appDataConf+0x76>
	{
		if (!appNetworkStatus)
    1c94:	22 23       	and	r18, r18
    1c96:	29 f5       	brne	.+74     	; 0x1ce2 <appDataConf+0xae>
    1c98:	2c 9a       	sbi	0x05, 4	; 5
		{
			ledOn(LED_NETWORK);
			SYS_TimerStop(&appNetworkStatusTimer);
    1c9a:	8f ea       	ldi	r24, 0xAF	; 175
    1c9c:	98 e0       	ldi	r25, 0x08	; 8
    1c9e:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <SYS_TimerStop>
			appNetworkStatus = true;
    1ca2:	81 e0       	ldi	r24, 0x01	; 1
    1ca4:	80 93 ae 08 	sts	0x08AE, r24
    1ca8:	1c c0       	rjmp	.+56     	; 0x1ce2 <appDataConf+0xae>
		}
	}
	else
	{
		msg.sensors.light++;
    1caa:	80 91 a2 08 	lds	r24, 0x08A2
    1cae:	90 91 a3 08 	lds	r25, 0x08A3
    1cb2:	a0 91 a4 08 	lds	r26, 0x08A4
    1cb6:	b0 91 a5 08 	lds	r27, 0x08A5
    1cba:	01 96       	adiw	r24, 0x01	; 1
    1cbc:	a1 1d       	adc	r26, r1
    1cbe:	b1 1d       	adc	r27, r1
    1cc0:	80 93 a2 08 	sts	0x08A2, r24
    1cc4:	90 93 a3 08 	sts	0x08A3, r25
    1cc8:	a0 93 a4 08 	sts	0x08A4, r26
    1ccc:	b0 93 a5 08 	sts	0x08A5, r27

		if (appNetworkStatus)
    1cd0:	22 23       	and	r18, r18
    1cd2:	39 f0       	breq	.+14     	; 0x1ce2 <appDataConf+0xae>
    1cd4:	2c 98       	cbi	0x05, 4	; 5
		{
			ledOff(LED_NETWORK);
			SYS_TimerStart(&appNetworkStatusTimer);
    1cd6:	8f ea       	ldi	r24, 0xAF	; 175
    1cd8:	98 e0       	ldi	r25, 0x08	; 8
    1cda:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <SYS_TimerStart>
			appNetworkStatus = false;
    1cde:	10 92 ae 08 	sts	0x08AE, r1
		}
	}

	appState = APP_STATE_SENDING_DONE;
    1ce2:	83 e0       	ldi	r24, 0x03	; 3
    1ce4:	80 93 6f 08 	sts	0x086F, r24
}
    1ce8:	df 91       	pop	r29
    1cea:	cf 91       	pop	r28
    1cec:	08 95       	ret

00001cee <HAL_UartBytesReceived>:
static SYS_Timer_t appDataSendingTimer;

/*****************************************************************************
*****************************************************************************/
void HAL_UartBytesReceived(uint16_t bytes)
{
    1cee:	0f 93       	push	r16
    1cf0:	1f 93       	push	r17
    1cf2:	cf 93       	push	r28
    1cf4:	df 93       	push	r29
    1cf6:	8c 01       	movw	r16, r24
	for (uint16_t i = 0; i < bytes; i++)
    1cf8:	c0 e0       	ldi	r28, 0x00	; 0
    1cfa:	d0 e0       	ldi	r29, 0x00	; 0
    1cfc:	03 c0       	rjmp	.+6      	; 0x1d04 <HAL_UartBytesReceived+0x16>
	HAL_UartReadByte();
    1cfe:	0e 94 2d 03 	call	0x65a	; 0x65a <HAL_UartReadByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartBytesReceived(uint16_t bytes)
{
	for (uint16_t i = 0; i < bytes; i++)
    1d02:	21 96       	adiw	r28, 0x01	; 1
    1d04:	c0 17       	cp	r28, r16
    1d06:	d1 07       	cpc	r29, r17
    1d08:	d1 f7       	brne	.-12     	; 0x1cfe <HAL_UartBytesReceived+0x10>
    1d0a:	85 b1       	in	r24, 0x05	; 5
    1d0c:	90 e1       	ldi	r25, 0x10	; 16
    1d0e:	89 27       	eor	r24, r25
    1d10:	85 b9       	out	0x05, r24	; 5
	HAL_UartReadByte();
	ledToggle(2);
}
    1d12:	df 91       	pop	r29
    1d14:	cf 91       	pop	r28
    1d16:	1f 91       	pop	r17
    1d18:	0f 91       	pop	r16
    1d1a:	08 95       	ret

00001d1c <PHY_RandomConf>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomConf(uint16_t rnd)
{
	srand(rnd);
    1d1c:	0e 94 dd 10 	call	0x21ba	; 0x21ba <srand>
}
    1d20:	08 95       	ret

00001d22 <main>:

/*****************************************************************************
*****************************************************************************/
int main(void)
{
	SYS_Init();
    1d22:	0e 94 ad 0c 	call	0x195a	; 0x195a <SYS_Init>
	
	HAL_UartInit(38400);
    1d26:	60 e0       	ldi	r22, 0x00	; 0
    1d28:	76 e9       	ldi	r23, 0x96	; 150
    1d2a:	80 e0       	ldi	r24, 0x00	; 0
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	0e 94 78 02 	call	0x4f0	; 0x4f0 <HAL_UartInit>
	
	RTC_Init();
    1d32:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <RTC_Init>
	current_Time.hour = 0;
    1d36:	10 92 f2 08 	sts	0x08F2, r1
	current_Time.minute = 26;
    1d3a:	8a e1       	ldi	r24, 0x1A	; 26
    1d3c:	80 93 f1 08 	sts	0x08F1, r24
	current_Time.second = 30;
    1d40:	8e e1       	ldi	r24, 0x1E	; 30
    1d42:	80 93 f0 08 	sts	0x08F0, r24
*****************************************************************************/
static void appInit(void)
{
	msg.messageType          = 1;
	msg.nodeType             = APP_NODE_TYPE;
	msg.extAddr              = APP_ADDR;
    1d46:	0f e7       	ldi	r16, 0x7F	; 127
    1d48:	18 e0       	ldi	r17, 0x08	; 8

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    1d4a:	85 ec       	ldi	r24, 0xC5	; 197
    1d4c:	e8 2e       	mov	r14, r24
    1d4e:	8d e0       	ldi	r24, 0x0D	; 13
    1d50:	f8 2e       	mov	r15, r24

	#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
	appNetworkStatusTimer.interval = 500;
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    1d52:	20 ec       	ldi	r18, 0xC0	; 192
    1d54:	c2 2e       	mov	r12, r18
    1d56:	2d e0       	ldi	r18, 0x0D	; 13
    1d58:	d2 2e       	mov	r13, r18
	#else
	nwkDataReq.dstAddr = 0;
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
	nwkDataReq.data = (uint8_t *)&msg;
    1d5a:	3e ef       	ldi	r19, 0xFE	; 254
    1d5c:	a3 2e       	mov	r10, r19
    1d5e:	3f ef       	ldi	r19, 0xFF	; 255
    1d60:	b3 2e       	mov	r11, r19
    1d62:	a0 0e       	add	r10, r16
    1d64:	b1 1e       	adc	r11, r17
	nwkDataReq.size = sizeof(msg);
	nwkDataReq.confirm = appDataConf;
    1d66:	4a e1       	ldi	r20, 0x1A	; 26
    1d68:	84 2e       	mov	r8, r20
    1d6a:	4e e0       	ldi	r20, 0x0E	; 14
    1d6c:	94 2e       	mov	r9, r20
	OTA_ClientInit();
	#endif

	while (1)
	{		
		SYS_TaskHandler();
    1d6e:	0e 94 b6 0c 	call	0x196c	; 0x196c <SYS_TaskHandler>
		HAL_UartTaskHandler();
    1d72:	0e 94 cf 03 	call	0x79e	; 0x79e <HAL_UartTaskHandler>

/*****************************************************************************
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState)
    1d76:	c0 91 6f 08 	lds	r28, 0x086F
    1d7a:	c3 30       	cpi	r28, 0x03	; 3
    1d7c:	09 f4       	brne	.+2      	; 0x1d80 <main+0x5e>
    1d7e:	46 c1       	rjmp	.+652    	; 0x200c <main+0x2ea>
    1d80:	c4 30       	cpi	r28, 0x04	; 4
    1d82:	28 f4       	brcc	.+10     	; 0x1d8e <main+0x6c>
    1d84:	cc 23       	and	r28, r28
    1d86:	61 f0       	breq	.+24     	; 0x1da0 <main+0x7e>
    1d88:	c1 30       	cpi	r28, 0x01	; 1
    1d8a:	89 f7       	brne	.-30     	; 0x1d6e <main+0x4c>
    1d8c:	bd c0       	rjmp	.+378    	; 0x1f08 <main+0x1e6>
    1d8e:	c6 30       	cpi	r28, 0x06	; 6
    1d90:	09 f4       	brne	.+2      	; 0x1d94 <main+0x72>
    1d92:	4b c1       	rjmp	.+662    	; 0x202a <main+0x308>
    1d94:	c7 30       	cpi	r28, 0x07	; 7
    1d96:	09 f4       	brne	.+2      	; 0x1d9a <main+0x78>
    1d98:	55 c1       	rjmp	.+682    	; 0x2044 <main+0x322>
    1d9a:	c5 30       	cpi	r28, 0x05	; 5
    1d9c:	41 f7       	brne	.-48     	; 0x1d6e <main+0x4c>
    1d9e:	3c c1       	rjmp	.+632    	; 0x2018 <main+0x2f6>

/*****************************************************************************
*****************************************************************************/
static void appInit(void)
{
	msg.messageType          = 1;
    1da0:	21 e0       	ldi	r18, 0x01	; 1
    1da2:	20 93 7d 08 	sts	0x087D, r18
	msg.nodeType             = APP_NODE_TYPE;
    1da6:	20 93 7e 08 	sts	0x087E, r18
	msg.extAddr              = APP_ADDR;
    1daa:	82 e0       	ldi	r24, 0x02	; 2
    1dac:	80 93 7f 08 	sts	0x087F, r24
    1db0:	80 e4       	ldi	r24, 0x40	; 64
    1db2:	f8 01       	movw	r30, r16
    1db4:	81 83       	std	Z+1, r24	; 0x01
    1db6:	12 82       	std	Z+2, r1	; 0x02
    1db8:	13 82       	std	Z+3, r1	; 0x03
    1dba:	14 82       	std	Z+4, r1	; 0x04
    1dbc:	15 82       	std	Z+5, r1	; 0x05
    1dbe:	16 82       	std	Z+6, r1	; 0x06
    1dc0:	17 82       	std	Z+7, r1	; 0x07
	msg.shortAddr            = APP_ADDR;
    1dc2:	82 e0       	ldi	r24, 0x02	; 2
    1dc4:	90 e4       	ldi	r25, 0x40	; 64
    1dc6:	90 93 88 08 	sts	0x0888, r25
    1dca:	80 93 87 08 	sts	0x0887, r24
	msg.softVersion          = 0x01010100;
    1dce:	80 e0       	ldi	r24, 0x00	; 0
    1dd0:	91 e0       	ldi	r25, 0x01	; 1
    1dd2:	a1 e0       	ldi	r26, 0x01	; 1
    1dd4:	b1 e0       	ldi	r27, 0x01	; 1
    1dd6:	80 93 89 08 	sts	0x0889, r24
    1dda:	90 93 8a 08 	sts	0x088A, r25
    1dde:	a0 93 8b 08 	sts	0x088B, r26
    1de2:	b0 93 8c 08 	sts	0x088C, r27
	msg.channelMask          = (1L << APP_CHANNEL);
    1de6:	80 e0       	ldi	r24, 0x00	; 0
    1de8:	90 e8       	ldi	r25, 0x80	; 128
    1dea:	a0 e0       	ldi	r26, 0x00	; 0
    1dec:	b0 e0       	ldi	r27, 0x00	; 0
    1dee:	80 93 8d 08 	sts	0x088D, r24
    1df2:	90 93 8e 08 	sts	0x088E, r25
    1df6:	a0 93 8f 08 	sts	0x088F, r26
    1dfa:	b0 93 90 08 	sts	0x0890, r27
	msg.panId                = APP_PANID;
    1dfe:	84 e3       	ldi	r24, 0x34	; 52
    1e00:	92 e1       	ldi	r25, 0x12	; 18
    1e02:	90 93 92 08 	sts	0x0892, r25
    1e06:	80 93 91 08 	sts	0x0891, r24
	msg.workingChannel       = APP_CHANNEL;
    1e0a:	8f e0       	ldi	r24, 0x0F	; 15
    1e0c:	80 93 93 08 	sts	0x0893, r24
	msg.parentShortAddr      = 0;
    1e10:	10 92 95 08 	sts	0x0895, r1
    1e14:	10 92 94 08 	sts	0x0894, r1
	msg.lqi                  = 0;
    1e18:	10 92 96 08 	sts	0x0896, r1
	msg.rssi                 = 0;
    1e1c:	10 92 97 08 	sts	0x0897, r1

	msg.sensors.type        = 1;
    1e20:	20 93 98 08 	sts	0x0898, r18
	msg.sensors.size        = sizeof(int32_t) * 3;
    1e24:	8c e0       	ldi	r24, 0x0C	; 12
    1e26:	80 93 99 08 	sts	0x0899, r24
	msg.sensors.battery     = 0;
    1e2a:	10 92 9a 08 	sts	0x089A, r1
    1e2e:	10 92 9b 08 	sts	0x089B, r1
    1e32:	10 92 9c 08 	sts	0x089C, r1
    1e36:	10 92 9d 08 	sts	0x089D, r1
	msg.sensors.temperature = 0;
    1e3a:	10 92 9e 08 	sts	0x089E, r1
    1e3e:	10 92 9f 08 	sts	0x089F, r1
    1e42:	10 92 a0 08 	sts	0x08A0, r1
    1e46:	10 92 a1 08 	sts	0x08A1, r1
	msg.sensors.light       = 0;
    1e4a:	10 92 a2 08 	sts	0x08A2, r1
    1e4e:	10 92 a3 08 	sts	0x08A3, r1
    1e52:	10 92 a4 08 	sts	0x08A4, r1
    1e56:	10 92 a5 08 	sts	0x08A5, r1

	msg.caption.type         = 32;
    1e5a:	80 e2       	ldi	r24, 0x20	; 32
    1e5c:	80 93 a6 08 	sts	0x08A6, r24
	msg.caption.size         = APP_CAPTION_SIZE;
    1e60:	86 e0       	ldi	r24, 0x06	; 6
    1e62:	80 93 a7 08 	sts	0x08A7, r24
	memcpy(msg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    1e66:	e8 ea       	ldi	r30, 0xA8	; 168
    1e68:	f8 e0       	ldi	r31, 0x08	; 8
    1e6a:	a3 e7       	ldi	r26, 0x73	; 115
    1e6c:	b2 e0       	ldi	r27, 0x02	; 2
    1e6e:	0d 90       	ld	r0, X+
    1e70:	01 92       	st	Z+, r0
    1e72:	81 50       	subi	r24, 0x01	; 1
    1e74:	e1 f7       	brne	.-8      	; 0x1e6e <main+0x14c>
    1e76:	24 9a       	sbi	0x04, 4	; 4
    1e78:	2c 9a       	sbi	0x05, 4	; 5
	#endif
	#endif

	ledsInit();

	NWK_SetAddr(APP_ADDR);
    1e7a:	82 e0       	ldi	r24, 0x02	; 2
    1e7c:	90 e4       	ldi	r25, 0x40	; 64
    1e7e:	0e 94 2f 04 	call	0x85e	; 0x85e <NWK_SetAddr>
	NWK_SetPanId(APP_PANID);
    1e82:	84 e3       	ldi	r24, 0x34	; 52
    1e84:	92 e1       	ldi	r25, 0x12	; 18
    1e86:	0e 94 36 04 	call	0x86c	; 0x86c <NWK_SetPanId>
	PHY_SetChannel(APP_CHANNEL);
    1e8a:	8f e0       	ldi	r24, 0x0F	; 15
    1e8c:	0e 94 58 0b 	call	0x16b0	; 0x16b0 <PHY_SetChannel>
	PHY_SetRxState(true);
    1e90:	81 e0       	ldi	r24, 0x01	; 1
    1e92:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <PHY_SetRxState>

	#ifdef NWK_ENABLE_SECURITY
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
	#endif

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    1e96:	81 e0       	ldi	r24, 0x01	; 1
    1e98:	62 ed       	ldi	r22, 0xD2	; 210
    1e9a:	7d e0       	ldi	r23, 0x0D	; 13
    1e9c:	0e 94 3d 04 	call	0x87a	; 0x87a <NWK_OpenEndpoint>

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    1ea0:	80 ed       	ldi	r24, 0xD0	; 208
    1ea2:	97 e0       	ldi	r25, 0x07	; 7
    1ea4:	a0 e0       	ldi	r26, 0x00	; 0
    1ea6:	b0 e0       	ldi	r27, 0x00	; 0
    1ea8:	80 93 76 08 	sts	0x0876, r24
    1eac:	90 93 77 08 	sts	0x0877, r25
    1eb0:	a0 93 78 08 	sts	0x0878, r26
    1eb4:	b0 93 79 08 	sts	0x0879, r27
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    1eb8:	10 92 7a 08 	sts	0x087A, r1
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    1ebc:	f0 92 7c 08 	sts	0x087C, r15
    1ec0:	e0 92 7b 08 	sts	0x087B, r14

	#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
    1ec4:	10 92 ae 08 	sts	0x08AE, r1
	appNetworkStatusTimer.interval = 500;
    1ec8:	84 ef       	ldi	r24, 0xF4	; 244
    1eca:	91 e0       	ldi	r25, 0x01	; 1
    1ecc:	a0 e0       	ldi	r26, 0x00	; 0
    1ece:	b0 e0       	ldi	r27, 0x00	; 0
    1ed0:	80 93 b5 08 	sts	0x08B5, r24
    1ed4:	90 93 b6 08 	sts	0x08B6, r25
    1ed8:	a0 93 b7 08 	sts	0x08B7, r26
    1edc:	b0 93 b8 08 	sts	0x08B8, r27
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
    1ee0:	c1 e0       	ldi	r28, 0x01	; 1
    1ee2:	c0 93 b9 08 	sts	0x08B9, r28
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    1ee6:	d0 92 bb 08 	sts	0x08BB, r13
    1eea:	c0 92 ba 08 	sts	0x08BA, r12
	SYS_TimerStart(&appNetworkStatusTimer);
    1eee:	8f ea       	ldi	r24, 0xAF	; 175
    1ef0:	98 e0       	ldi	r25, 0x08	; 8
    1ef2:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <SYS_TimerStart>
	
	HAL_UartPrint("ROUTER\n");
    1ef6:	8a e7       	ldi	r24, 0x7A	; 122
    1ef8:	92 e0       	ldi	r25, 0x02	; 2
    1efa:	0e 94 fe 02 	call	0x5fc	; 0x5fc <HAL_UartPrint>
	#else
	ledOn(LED_NETWORK);
	#endif

	#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	PHY_RandomReq();
    1efe:	0e 94 c4 0b 	call	0x1788	; 0x1788 <PHY_RandomReq>
	#endif

	appState = APP_STATE_SEND;
    1f02:	c0 93 6f 08 	sts	0x086F, r28
    1f06:	33 cf       	rjmp	.-410    	; 0x1d6e <main+0x4c>
unsigned int adcVal;
char buf[5];
static void appSendData(void)
{
	#ifdef NWK_ENABLE_ROUTING
	msg.parentShortAddr = NWK_RouteNextHop(0);
    1f08:	80 e0       	ldi	r24, 0x00	; 0
    1f0a:	90 e0       	ldi	r25, 0x00	; 0
    1f0c:	0e 94 ed 06 	call	0xdda	; 0xdda <NWK_RouteNextHop>
    1f10:	90 93 95 08 	sts	0x0895, r25
    1f14:	80 93 94 08 	sts	0x0894, r24
	#else
	msg.parentShortAddr = 0;
	#endif

	msg.sensors.battery     = rand();
    1f18:	0e 94 d8 10 	call	0x21b0	; 0x21b0 <rand>
    1f1c:	aa 27       	eor	r26, r26
    1f1e:	97 fd       	sbrc	r25, 7
    1f20:	a0 95       	com	r26
    1f22:	ba 2f       	mov	r27, r26
    1f24:	80 93 9a 08 	sts	0x089A, r24
    1f28:	90 93 9b 08 	sts	0x089B, r25
    1f2c:	a0 93 9c 08 	sts	0x089C, r26
    1f30:	b0 93 9d 08 	sts	0x089D, r27
	msg.sensors.temperature = rand() & 0x7f;
    1f34:	0e 94 d8 10 	call	0x21b0	; 0x21b0 <rand>
    1f38:	aa 27       	eor	r26, r26
    1f3a:	97 fd       	sbrc	r25, 7
    1f3c:	a0 95       	com	r26
    1f3e:	ba 2f       	mov	r27, r26
    1f40:	8f 77       	andi	r24, 0x7F	; 127
    1f42:	90 70       	andi	r25, 0x00	; 0
    1f44:	a0 70       	andi	r26, 0x00	; 0
    1f46:	b0 70       	andi	r27, 0x00	; 0
    1f48:	80 93 9e 08 	sts	0x089E, r24
    1f4c:	90 93 9f 08 	sts	0x089F, r25
    1f50:	a0 93 a0 08 	sts	0x08A0, r26
    1f54:	b0 93 a1 08 	sts	0x08A1, r27
	#if APP_COORDINATOR
	appSendMessage((uint8_t *)&msg, sizeof(msg));
	SYS_TimerStart(&appDataSendingTimer);
	appState = APP_STATE_WAIT_SEND_TIMER;
	#else
	nwkDataReq.dstAddr = 0;
    1f58:	10 92 c2 08 	sts	0x08C2, r1
    1f5c:	10 92 c1 08 	sts	0x08C1, r1
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
    1f60:	c0 93 c3 08 	sts	0x08C3, r28
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
    1f64:	c0 93 c4 08 	sts	0x08C4, r28
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
    1f68:	83 e0       	ldi	r24, 0x03	; 3
    1f6a:	80 93 c5 08 	sts	0x08C5, r24
	nwkDataReq.data = (uint8_t *)&msg;
    1f6e:	b0 92 c7 08 	sts	0x08C7, r11
    1f72:	a0 92 c6 08 	sts	0x08C6, r10
	nwkDataReq.size = sizeof(msg);
    1f76:	81 e3       	ldi	r24, 0x31	; 49
    1f78:	80 93 c8 08 	sts	0x08C8, r24
	nwkDataReq.confirm = appDataConf;
    1f7c:	90 92 ca 08 	sts	0x08CA, r9
    1f80:	80 92 c9 08 	sts	0x08C9, r8
    1f84:	2c 9a       	sbi	0x05, 4	; 5

	ledOn(LED_DATA);
	
	NWK_DataReq(&nwkDataReq);
    1f86:	8c eb       	ldi	r24, 0xBC	; 188
    1f88:	98 e0       	ldi	r25, 0x08	; 8
    1f8a:	0e 94 8c 04 	call	0x918	; 0x918 <NWK_DataReq>
	numWrite(current_Time.hour);
    1f8e:	80 91 f2 08 	lds	r24, 0x08F2
    1f92:	90 e0       	ldi	r25, 0x00	; 0
    1f94:	0e 94 06 01 	call	0x20c	; 0x20c <numWrite>
	HAL_UartWriteByte(':');
    1f98:	8a e3       	ldi	r24, 0x3A	; 58
    1f9a:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	numWrite(current_Time.minute);
    1f9e:	80 91 f1 08 	lds	r24, 0x08F1
    1fa2:	90 e0       	ldi	r25, 0x00	; 0
    1fa4:	0e 94 06 01 	call	0x20c	; 0x20c <numWrite>
	HAL_UartWriteByte(':');
    1fa8:	8a e3       	ldi	r24, 0x3A	; 58
    1faa:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	numWrite(current_Time.second);
    1fae:	80 91 f0 08 	lds	r24, 0x08F0
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	0e 94 06 01 	call	0x20c	; 0x20c <numWrite>
	HAL_UartWriteByte('\n');
    1fb8:	8a e0       	ldi	r24, 0x0A	; 10
    1fba:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	
	ADC_Reference(REF_DEFAULT);
    1fbe:	81 e0       	ldi	r24, 0x01	; 1
    1fc0:	0e 94 b1 00 	call	0x162	; 0x162 <ADC_Reference>
	adcVal = ADC_Read(ADC4);
    1fc4:	84 e0       	ldi	r24, 0x04	; 4
    1fc6:	0e 94 b4 00 	call	0x168	; 0x168 <ADC_Read>
    1fca:	90 93 ef 08 	sts	0x08EF, r25
    1fce:	80 93 ee 08 	sts	0x08EE, r24
	//ADC_Reference(REF_INTERNAL_16);
	//adcVal = ADC_Read(INTERNAL_TEMP);
	//adcVal = 1.13 * adcVal - 272.8;
	HAL_UartPrint("TEMP: ");
    1fd2:	82 e8       	ldi	r24, 0x82	; 130
    1fd4:	92 e0       	ldi	r25, 0x02	; 2
    1fd6:	0e 94 fe 02 	call	0x5fc	; 0x5fc <HAL_UartPrint>
	//numWrite(adcVal);
	itoa(adcVal, buf, 10);
    1fda:	80 91 ee 08 	lds	r24, 0x08EE
    1fde:	90 91 ef 08 	lds	r25, 0x08EF
    1fe2:	63 ef       	ldi	r22, 0xF3	; 243
    1fe4:	78 e0       	ldi	r23, 0x08	; 8
    1fe6:	4a e0       	ldi	r20, 0x0A	; 10
    1fe8:	50 e0       	ldi	r21, 0x00	; 0
    1fea:	0e 94 f1 10 	call	0x21e2	; 0x21e2 <itoa>
	HAL_UartPrint(buf);
    1fee:	83 ef       	ldi	r24, 0xF3	; 243
    1ff0:	98 e0       	ldi	r25, 0x08	; 8
    1ff2:	0e 94 fe 02 	call	0x5fc	; 0x5fc <HAL_UartPrint>
	HAL_UartWriteByte('');
    1ff6:	8a eb       	ldi	r24, 0xBA	; 186
    1ff8:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	HAL_UartWriteByte('C');
    1ffc:	83 e4       	ldi	r24, 0x43	; 67
    1ffe:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>
	HAL_UartWriteByte('\n');
    2002:	8a e0       	ldi	r24, 0x0A	; 10
    2004:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <HAL_UartWriteByte>

	appState = APP_STATE_WAIT_CONF;
    2008:	82 e0       	ldi	r24, 0x02	; 2
    200a:	25 c0       	rjmp	.+74     	; 0x2056 <main+0x334>
		case APP_STATE_SENDING_DONE:
		{
			#if APP_ENDDEVICE
			appState = APP_STATE_PREPARE_TO_SLEEP;
			#else
			SYS_TimerStart(&appDataSendingTimer);
    200c:	80 e7       	ldi	r24, 0x70	; 112
    200e:	98 e0       	ldi	r25, 0x08	; 8
    2010:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <SYS_TimerStart>
			appState = APP_STATE_WAIT_SEND_TIMER;
    2014:	84 e0       	ldi	r24, 0x04	; 4
    2016:	1f c0       	rjmp	.+62     	; 0x2056 <main+0x334>
			#endif
		} break;

		case APP_STATE_PREPARE_TO_SLEEP:
		{
			if (!NWK_Busy())
    2018:	0e 94 46 04 	call	0x88c	; 0x88c <NWK_Busy>
    201c:	88 23       	and	r24, r24
    201e:	09 f0       	breq	.+2      	; 0x2022 <main+0x300>
    2020:	a6 ce       	rjmp	.-692    	; 0x1d6e <main+0x4c>
			{
				NWK_SleepReq();
    2022:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <NWK_SleepReq>
				appState = APP_STATE_SLEEP;
    2026:	86 e0       	ldi	r24, 0x06	; 6
    2028:	16 c0       	rjmp	.+44     	; 0x2056 <main+0x334>
    202a:	24 98       	cbi	0x04, 4	; 4
    202c:	2c 98       	cbi	0x05, 4	; 5

		case APP_STATE_SLEEP:
		{
			ledsClose();

			PHY_SetRxState(false);
    202e:	80 e0       	ldi	r24, 0x00	; 0
    2030:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <PHY_SetRxState>

			HAL_Sleep(APP_SENDING_INTERVAL);
    2034:	60 ed       	ldi	r22, 0xD0	; 208
    2036:	77 e0       	ldi	r23, 0x07	; 7
    2038:	80 e0       	ldi	r24, 0x00	; 0
    203a:	90 e0       	ldi	r25, 0x00	; 0
    203c:	0e 94 81 01 	call	0x302	; 0x302 <HAL_Sleep>
			appState = APP_STATE_WAKEUP;
    2040:	87 e0       	ldi	r24, 0x07	; 7
    2042:	09 c0       	rjmp	.+18     	; 0x2056 <main+0x334>
		} break;

		case APP_STATE_WAKEUP:
		{
			NWK_WakeupReq();
    2044:	0e 94 5e 04 	call	0x8bc	; 0x8bc <NWK_WakeupReq>
    2048:	24 9a       	sbi	0x04, 4	; 4
    204a:	2c 9a       	sbi	0x05, 4	; 5
    204c:	2c 9a       	sbi	0x05, 4	; 5

			ledsInit();
			ledOn(LED_NETWORK);

			PHY_SetRxState(true);
    204e:	81 e0       	ldi	r24, 0x01	; 1
    2050:	0e 94 50 0b 	call	0x16a0	; 0x16a0 <PHY_SetRxState>

			appState = APP_STATE_SEND;
    2054:	81 e0       	ldi	r24, 0x01	; 1
    2056:	80 93 6f 08 	sts	0x086F, r24
    205a:	89 ce       	rjmp	.-750    	; 0x1d6e <main+0x4c>

0000205c <__mulsi3>:
    205c:	62 9f       	mul	r22, r18
    205e:	d0 01       	movw	r26, r0
    2060:	73 9f       	mul	r23, r19
    2062:	f0 01       	movw	r30, r0
    2064:	82 9f       	mul	r24, r18
    2066:	e0 0d       	add	r30, r0
    2068:	f1 1d       	adc	r31, r1
    206a:	64 9f       	mul	r22, r20
    206c:	e0 0d       	add	r30, r0
    206e:	f1 1d       	adc	r31, r1
    2070:	92 9f       	mul	r25, r18
    2072:	f0 0d       	add	r31, r0
    2074:	83 9f       	mul	r24, r19
    2076:	f0 0d       	add	r31, r0
    2078:	74 9f       	mul	r23, r20
    207a:	f0 0d       	add	r31, r0
    207c:	65 9f       	mul	r22, r21
    207e:	f0 0d       	add	r31, r0
    2080:	99 27       	eor	r25, r25
    2082:	72 9f       	mul	r23, r18
    2084:	b0 0d       	add	r27, r0
    2086:	e1 1d       	adc	r30, r1
    2088:	f9 1f       	adc	r31, r25
    208a:	63 9f       	mul	r22, r19
    208c:	b0 0d       	add	r27, r0
    208e:	e1 1d       	adc	r30, r1
    2090:	f9 1f       	adc	r31, r25
    2092:	bd 01       	movw	r22, r26
    2094:	cf 01       	movw	r24, r30
    2096:	11 24       	eor	r1, r1
    2098:	08 95       	ret

0000209a <__udivmodhi4>:
    209a:	aa 1b       	sub	r26, r26
    209c:	bb 1b       	sub	r27, r27
    209e:	51 e1       	ldi	r21, 0x11	; 17
    20a0:	07 c0       	rjmp	.+14     	; 0x20b0 <__udivmodhi4_ep>

000020a2 <__udivmodhi4_loop>:
    20a2:	aa 1f       	adc	r26, r26
    20a4:	bb 1f       	adc	r27, r27
    20a6:	a6 17       	cp	r26, r22
    20a8:	b7 07       	cpc	r27, r23
    20aa:	10 f0       	brcs	.+4      	; 0x20b0 <__udivmodhi4_ep>
    20ac:	a6 1b       	sub	r26, r22
    20ae:	b7 0b       	sbc	r27, r23

000020b0 <__udivmodhi4_ep>:
    20b0:	88 1f       	adc	r24, r24
    20b2:	99 1f       	adc	r25, r25
    20b4:	5a 95       	dec	r21
    20b6:	a9 f7       	brne	.-22     	; 0x20a2 <__udivmodhi4_loop>
    20b8:	80 95       	com	r24
    20ba:	90 95       	com	r25
    20bc:	bc 01       	movw	r22, r24
    20be:	cd 01       	movw	r24, r26
    20c0:	08 95       	ret

000020c2 <__udivmodsi4>:
    20c2:	a1 e2       	ldi	r26, 0x21	; 33
    20c4:	1a 2e       	mov	r1, r26
    20c6:	aa 1b       	sub	r26, r26
    20c8:	bb 1b       	sub	r27, r27
    20ca:	fd 01       	movw	r30, r26
    20cc:	0d c0       	rjmp	.+26     	; 0x20e8 <__udivmodsi4_ep>

000020ce <__udivmodsi4_loop>:
    20ce:	aa 1f       	adc	r26, r26
    20d0:	bb 1f       	adc	r27, r27
    20d2:	ee 1f       	adc	r30, r30
    20d4:	ff 1f       	adc	r31, r31
    20d6:	a2 17       	cp	r26, r18
    20d8:	b3 07       	cpc	r27, r19
    20da:	e4 07       	cpc	r30, r20
    20dc:	f5 07       	cpc	r31, r21
    20de:	20 f0       	brcs	.+8      	; 0x20e8 <__udivmodsi4_ep>
    20e0:	a2 1b       	sub	r26, r18
    20e2:	b3 0b       	sbc	r27, r19
    20e4:	e4 0b       	sbc	r30, r20
    20e6:	f5 0b       	sbc	r31, r21

000020e8 <__udivmodsi4_ep>:
    20e8:	66 1f       	adc	r22, r22
    20ea:	77 1f       	adc	r23, r23
    20ec:	88 1f       	adc	r24, r24
    20ee:	99 1f       	adc	r25, r25
    20f0:	1a 94       	dec	r1
    20f2:	69 f7       	brne	.-38     	; 0x20ce <__udivmodsi4_loop>
    20f4:	60 95       	com	r22
    20f6:	70 95       	com	r23
    20f8:	80 95       	com	r24
    20fa:	90 95       	com	r25
    20fc:	9b 01       	movw	r18, r22
    20fe:	ac 01       	movw	r20, r24
    2100:	bd 01       	movw	r22, r26
    2102:	cf 01       	movw	r24, r30
    2104:	08 95       	ret

00002106 <do_rand>:
    2106:	8f 92       	push	r8
    2108:	9f 92       	push	r9
    210a:	af 92       	push	r10
    210c:	bf 92       	push	r11
    210e:	cf 92       	push	r12
    2110:	df 92       	push	r13
    2112:	ef 92       	push	r14
    2114:	ff 92       	push	r15
    2116:	cf 93       	push	r28
    2118:	df 93       	push	r29
    211a:	ec 01       	movw	r28, r24
    211c:	88 81       	ld	r24, Y
    211e:	99 81       	ldd	r25, Y+1	; 0x01
    2120:	aa 81       	ldd	r26, Y+2	; 0x02
    2122:	bb 81       	ldd	r27, Y+3	; 0x03
    2124:	00 97       	sbiw	r24, 0x00	; 0
    2126:	a1 05       	cpc	r26, r1
    2128:	b1 05       	cpc	r27, r1
    212a:	21 f4       	brne	.+8      	; 0x2134 <do_rand+0x2e>
    212c:	84 e2       	ldi	r24, 0x24	; 36
    212e:	99 ed       	ldi	r25, 0xD9	; 217
    2130:	ab e5       	ldi	r26, 0x5B	; 91
    2132:	b7 e0       	ldi	r27, 0x07	; 7
    2134:	bc 01       	movw	r22, r24
    2136:	cd 01       	movw	r24, r26
    2138:	2d e1       	ldi	r18, 0x1D	; 29
    213a:	33 ef       	ldi	r19, 0xF3	; 243
    213c:	41 e0       	ldi	r20, 0x01	; 1
    213e:	50 e0       	ldi	r21, 0x00	; 0
    2140:	0e 94 22 11 	call	0x2244	; 0x2244 <__divmodsi4>
    2144:	49 01       	movw	r8, r18
    2146:	5a 01       	movw	r10, r20
    2148:	27 ea       	ldi	r18, 0xA7	; 167
    214a:	31 e4       	ldi	r19, 0x41	; 65
    214c:	40 e0       	ldi	r20, 0x00	; 0
    214e:	50 e0       	ldi	r21, 0x00	; 0
    2150:	0e 94 2e 10 	call	0x205c	; 0x205c <__mulsi3>
    2154:	6b 01       	movw	r12, r22
    2156:	7c 01       	movw	r14, r24
    2158:	c5 01       	movw	r24, r10
    215a:	b4 01       	movw	r22, r8
    215c:	2c ee       	ldi	r18, 0xEC	; 236
    215e:	34 ef       	ldi	r19, 0xF4	; 244
    2160:	4f ef       	ldi	r20, 0xFF	; 255
    2162:	5f ef       	ldi	r21, 0xFF	; 255
    2164:	0e 94 2e 10 	call	0x205c	; 0x205c <__mulsi3>
    2168:	dc 01       	movw	r26, r24
    216a:	cb 01       	movw	r24, r22
    216c:	c8 0e       	add	r12, r24
    216e:	d9 1e       	adc	r13, r25
    2170:	ea 1e       	adc	r14, r26
    2172:	fb 1e       	adc	r15, r27
    2174:	f7 fe       	sbrs	r15, 7
    2176:	08 c0       	rjmp	.+16     	; 0x2188 <do_rand+0x82>
    2178:	8f ef       	ldi	r24, 0xFF	; 255
    217a:	9f ef       	ldi	r25, 0xFF	; 255
    217c:	af ef       	ldi	r26, 0xFF	; 255
    217e:	bf e7       	ldi	r27, 0x7F	; 127
    2180:	c8 0e       	add	r12, r24
    2182:	d9 1e       	adc	r13, r25
    2184:	ea 1e       	adc	r14, r26
    2186:	fb 1e       	adc	r15, r27
    2188:	c8 82       	st	Y, r12
    218a:	d9 82       	std	Y+1, r13	; 0x01
    218c:	ea 82       	std	Y+2, r14	; 0x02
    218e:	fb 82       	std	Y+3, r15	; 0x03
    2190:	c6 01       	movw	r24, r12
    2192:	9f 77       	andi	r25, 0x7F	; 127
    2194:	df 91       	pop	r29
    2196:	cf 91       	pop	r28
    2198:	ff 90       	pop	r15
    219a:	ef 90       	pop	r14
    219c:	df 90       	pop	r13
    219e:	cf 90       	pop	r12
    21a0:	bf 90       	pop	r11
    21a2:	af 90       	pop	r10
    21a4:	9f 90       	pop	r9
    21a6:	8f 90       	pop	r8
    21a8:	08 95       	ret

000021aa <rand_r>:
    21aa:	0e 94 83 10 	call	0x2106	; 0x2106 <do_rand>
    21ae:	08 95       	ret

000021b0 <rand>:
    21b0:	89 e8       	ldi	r24, 0x89	; 137
    21b2:	92 e0       	ldi	r25, 0x02	; 2
    21b4:	0e 94 83 10 	call	0x2106	; 0x2106 <do_rand>
    21b8:	08 95       	ret

000021ba <srand>:
    21ba:	a0 e0       	ldi	r26, 0x00	; 0
    21bc:	b0 e0       	ldi	r27, 0x00	; 0
    21be:	80 93 89 02 	sts	0x0289, r24
    21c2:	90 93 8a 02 	sts	0x028A, r25
    21c6:	a0 93 8b 02 	sts	0x028B, r26
    21ca:	b0 93 8c 02 	sts	0x028C, r27
    21ce:	08 95       	ret

000021d0 <memcpy>:
    21d0:	fb 01       	movw	r30, r22
    21d2:	dc 01       	movw	r26, r24
    21d4:	02 c0       	rjmp	.+4      	; 0x21da <memcpy+0xa>
    21d6:	01 90       	ld	r0, Z+
    21d8:	0d 92       	st	X+, r0
    21da:	41 50       	subi	r20, 0x01	; 1
    21dc:	50 40       	sbci	r21, 0x00	; 0
    21de:	d8 f7       	brcc	.-10     	; 0x21d6 <memcpy+0x6>
    21e0:	08 95       	ret

000021e2 <itoa>:
    21e2:	fb 01       	movw	r30, r22
    21e4:	9f 01       	movw	r18, r30
    21e6:	e8 94       	clt
    21e8:	42 30       	cpi	r20, 0x02	; 2
    21ea:	c4 f0       	brlt	.+48     	; 0x221c <itoa+0x3a>
    21ec:	45 32       	cpi	r20, 0x25	; 37
    21ee:	b4 f4       	brge	.+44     	; 0x221c <itoa+0x3a>
    21f0:	4a 30       	cpi	r20, 0x0A	; 10
    21f2:	29 f4       	brne	.+10     	; 0x21fe <itoa+0x1c>
    21f4:	97 fb       	bst	r25, 7
    21f6:	1e f4       	brtc	.+6      	; 0x21fe <itoa+0x1c>
    21f8:	90 95       	com	r25
    21fa:	81 95       	neg	r24
    21fc:	9f 4f       	sbci	r25, 0xFF	; 255
    21fe:	64 2f       	mov	r22, r20
    2200:	77 27       	eor	r23, r23
    2202:	0e 94 4d 10 	call	0x209a	; 0x209a <__udivmodhi4>
    2206:	80 5d       	subi	r24, 0xD0	; 208
    2208:	8a 33       	cpi	r24, 0x3A	; 58
    220a:	0c f0       	brlt	.+2      	; 0x220e <itoa+0x2c>
    220c:	89 5d       	subi	r24, 0xD9	; 217
    220e:	81 93       	st	Z+, r24
    2210:	cb 01       	movw	r24, r22
    2212:	00 97       	sbiw	r24, 0x00	; 0
    2214:	a1 f7       	brne	.-24     	; 0x21fe <itoa+0x1c>
    2216:	16 f4       	brtc	.+4      	; 0x221c <itoa+0x3a>
    2218:	5d e2       	ldi	r21, 0x2D	; 45
    221a:	51 93       	st	Z+, r21
    221c:	10 82       	st	Z, r1
    221e:	c9 01       	movw	r24, r18
    2220:	0c 94 12 11 	jmp	0x2224	; 0x2224 <strrev>

00002224 <strrev>:
    2224:	dc 01       	movw	r26, r24
    2226:	fc 01       	movw	r30, r24
    2228:	67 2f       	mov	r22, r23
    222a:	71 91       	ld	r23, Z+
    222c:	77 23       	and	r23, r23
    222e:	e1 f7       	brne	.-8      	; 0x2228 <strrev+0x4>
    2230:	32 97       	sbiw	r30, 0x02	; 2
    2232:	04 c0       	rjmp	.+8      	; 0x223c <strrev+0x18>
    2234:	7c 91       	ld	r23, X
    2236:	6d 93       	st	X+, r22
    2238:	70 83       	st	Z, r23
    223a:	62 91       	ld	r22, -Z
    223c:	ae 17       	cp	r26, r30
    223e:	bf 07       	cpc	r27, r31
    2240:	c8 f3       	brcs	.-14     	; 0x2234 <strrev+0x10>
    2242:	08 95       	ret

00002244 <__divmodsi4>:
    2244:	97 fb       	bst	r25, 7
    2246:	09 2e       	mov	r0, r25
    2248:	05 26       	eor	r0, r21
    224a:	0e d0       	rcall	.+28     	; 0x2268 <__divmodsi4_neg1>
    224c:	57 fd       	sbrc	r21, 7
    224e:	04 d0       	rcall	.+8      	; 0x2258 <__divmodsi4_neg2>
    2250:	38 df       	rcall	.-400    	; 0x20c2 <__udivmodsi4>
    2252:	0a d0       	rcall	.+20     	; 0x2268 <__divmodsi4_neg1>
    2254:	00 1c       	adc	r0, r0
    2256:	38 f4       	brcc	.+14     	; 0x2266 <__divmodsi4_exit>

00002258 <__divmodsi4_neg2>:
    2258:	50 95       	com	r21
    225a:	40 95       	com	r20
    225c:	30 95       	com	r19
    225e:	21 95       	neg	r18
    2260:	3f 4f       	sbci	r19, 0xFF	; 255
    2262:	4f 4f       	sbci	r20, 0xFF	; 255
    2264:	5f 4f       	sbci	r21, 0xFF	; 255

00002266 <__divmodsi4_exit>:
    2266:	08 95       	ret

00002268 <__divmodsi4_neg1>:
    2268:	f6 f7       	brtc	.-4      	; 0x2266 <__divmodsi4_exit>
    226a:	90 95       	com	r25
    226c:	80 95       	com	r24
    226e:	70 95       	com	r23
    2270:	61 95       	neg	r22
    2272:	7f 4f       	sbci	r23, 0xFF	; 255
    2274:	8f 4f       	sbci	r24, 0xFF	; 255
    2276:	9f 4f       	sbci	r25, 0xFF	; 255
    2278:	08 95       	ret

0000227a <_exit>:
    227a:	f8 94       	cli

0000227c <__stop_program>:
    227c:	ff cf       	rjmp	.-2      	; 0x227c <__stop_program>
