<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<!-- #BeginTemplate "../sopc_template.dwt" -->

<head>
<meta content="text/html; charset=utf-8" http-equiv="Content-Type" />
<meta content="IE=Edge" http-equiv="X-UA-Compatible" />
<!-- #BeginEditable "doctitle" -->
<title>Nios II register</title>
<!-- #EndEditable -->
<!-- #BeginEditable "description" -->
<meta content="insert DESCRIPTION here" name="description" />
<!-- #EndEditable -->
<meta content="en-us" http-equiv="Content-Language" />
<meta content="General" name="rating" />
<meta content="no" http-equiv="imagetoolbar" />
<meta content="Copyright 2015, Pat Geary  http://genealogy-web-creations.com/ All Rights Reserved" name="copyright" />
<!-- 
*********************************
Design by: Genealogy Web Creations
http://www.genealogy-web-creations.com/
Release Date: May 2015
*********************************
-->
<!-- main css -->
<link href="../../styles/site.css" rel="stylesheet" type="text/css" />
<!-- media queries css -->
<link href="../../styles/media-queries.css" rel="stylesheet" type="text/css" />
<!-- css3-mediaqueries.js for IE less than 9 --><!--[if lt IE 9]>
<script src="http://css3-mediaqueries-js.googlecode.com/svn/trunk/css3-mediaqueries.js">


</script>
<![endif]-->
<meta content="width=device-width; initial-scale=1.0" name="viewport" />
</head>

<body>

<!-- Page Container begins here -->
<div id="outerWrapper">
	<!-- Masthead begins here -->
	<div id="header">
		<img alt="" src="../../images/title_pic.png" style="height: 170px; width: 699px" /></div>
	<!-- Masthead ends here -->
	<!-- Top Navigation begins here -->
	<div id="topNavigation">
		<ul>
			<li><a href="../../index.html" title="Home">主页</a></li>
			<li><a href="../../about.html" title="About">关于</a></li>
			<li><a href="../../contact.html" title="Contact">联系</a></li>
			<li><a href="../../links.html" title="Links">课程</a></li>
			<li><a href="../../search.html" title="Search">搜索</a></li>
			<li><a href="../../site-map.html" title="Site Map">站点地图</a></li>
		</ul>
	</div>
	<!-- Top Navigation ends here -->
	<!-- Columns Container begins here -->
	<div id="contentWrapper">
		<!-- Left Sidebar Begins Here	-->
		<div id="leftColumn1">
			<!--	Sectional Menu Begins Here	-->
			<p class="heading">课程</p>
			<ul>
				<li><a href="../目录.htm" title="SOPC">SOPC</a></li>
				<li><a href="../../embeddedsys/coming.html" title="嵌入式系统应用">嵌入式系统应用</a></li>
				<li><a href="../../ecircuit/from-name.htm" title="电子线路设计">电子线路设计</a></li>
			</ul>
			
			<!--	Sectional Menu ends Here	-->
			<p class="heading">教学相长</p>
			<p>认真教书，认真学习</p>
		</div>
		<!-- Left Sidebar ends Here	-->
		<!--Main Content Area Begins Here-->
		<div id="content">
			<div style="color: red; background-color: #000000;"  >
					<div id="content1" onclick="document.all.child1.style.display=(document.all.child1.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第一章 概述</div> 
					<div id="child1" align="left" style="display:none"> 
						1.<a href="../SOPC基本概念.htm">SOPC系统的基本概念</a> <br> 
						2.<a href="../IP-core.htm">IP核</a> <br> 
						3.<a href="../sopc-dev-process.htm">SOPC开发基本流程</a> <br> 
						4.<a href="../NiosII-introduction.htm">Nios II处理器介绍</a> <br>
						5.<a href="../FPGA-implemented-sopc.htm">用FPGA实现SOPC</a><br>
						6.<a href="../nios-app.htm">应用</a><br>
					</div> 
					
					<div id="content2" onclick="document.all.child2.style.display=(document.all.child2.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第二章 Nios II处理器体系结构 </div> 
					<div id="child2" align="left" style="display:none"> 
						1.<a href="../NiosII-architecture.htm">Nios II处理器结构</a> <br> 
						2.<a href="nios-register.htm">Nios II寄存器的配置</a> <br> 
						3.<a href="nios-alu.htm">ALU</a> <br>
						4.<a href="operating-modes.htm">Nios II处理器运行模式及</a><br>
						  <a href="exception.htm">异常和中断</a> <br>
						5.<a href="memory.htm">存储器和外设访问</a><br>
						附录：<a href="implement-cpu-instruction.htm">计算机指令执行</a><br>
					</div> 
					<div id="content3" onclick="document.all.child3.style.display=(document.all.child3.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第三章 Avalon接口规范 </div> 
					<div id="child3" style="display:none"> 
						1.<a href="../avalon/avalon-introduction.htm">Avalon总线简介</a> <br> 
						2.<a href="../avalon/avalon-concept.htm">Avalon总线基本概念</a> <br> 
						3.<a href="../avalon/avalon-signal.htm">Avalon信号</a>  <br>
						4.<a href="../avalon/avalon-slave.htm">从端口传输</a> <br>
						5.<a href="../avalon/avalon-master.htm">主端口传输</a> <br>
						6.<a href="../avalon/avalon-streaming.htm">流水线传输</a> <br>
						7.<a href="../avalon/avalon-tristate.htm">三态传输</a> <br>
					</div> 
					
					<div id="content4" onclick="document.all.child5.style.display=(document.all.child5.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第四章 SOPC软硬件开发平台 </div> 
					<div id="child5" style="display:none"> 
						1.<a href="../sopcdevelopment/sopc-dev-platform.htm">SOPC系统开发的软硬件平台</a> <br> 
						2.<a href="#">Quartus II下的SOPC Builder工具</a>(Qsys) <br> 
						3.<a href="#">Nios II IDE集成开发环境</a><br>
						4.<a href="../sopcdevelopment/software/HAL/Nios_HAL.htm">软硬件接口的硬件抽象层（HAL)</a><br>
						5.<a href="../sopcdevelopment/example-list.htm">例子</a>
					</div> 
					
					<div id="content5" onclick="document.all.child4.style.display=(document.all.child4.style.display =='none')?'':'none'" > 
					第五章 Nios II处理器常用外设 </div> 
					<div id="child4" style="display:none"> 
						1.<a href="#">并行I/O</a>(重点讲解结构) <br> 
						2.<a href="#">定时器</a> <br> 
						3.<a href="#">异步串口UART</a> <br>
						4.<a href="#">Optrex 1207 LCD</a><br>
						5.<a href="../sopcdevelopment/devices/SDRAM.htm">SDRAM</a>
					</div> 
					
					<div id="content6" onclick="document.all.child6.style.display=(document.all.child6.style.display =='none')?'':'none'" > 
					第六章 μC/OS II操作系统移植 </div> 
					<div id="child6" style="display:none"> 
						1.<a href="../sopcdevelopment/software/os/os.htm">操作系统概念</a> <br> 
						2.<a href="../sopcdevelopment/software/os/ucos/first_ucos.htm">μC/OS II运行在Nios II</a> <br> 
						3.<a href="../sopcdevelopment/software/os/ucos/ucos_api.htm">μC/OS II编程介绍</a> 
					</div> 
					
					<div id="content8" onclick="document.all.child7.style.display=(document.all.child7.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第七章 Nios II系统深入设计 </div> 
					<div id="child7" style="display:none"> 
						1.<a href="../sopcdevelopment/hardware/user_instructions/user_instructions.htm">用户定制指令</a> <br> 
						2.<a href="../sopcdevelopment/develop_user_devices.htm">用户定制外设</a> 
					</div>
					
					<div id="content8" onclick="document.all.child8.style.display=(document.all.child8.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第八章 调试技术 </div> 
					<div id="child8" style="display:none"> 
						1.<a href="../debug-tech/hardware/ModelSim/modelsim_introduction.htm">ModelSim</a><br>
						2.<a href="../debug-tech/hardware/signaltap/signaltap_introduction.htm">SignalTap</a><br>
						3.Nios EDS调试<br> 
					</div> 
			</div>
			<hr/>
			<!-- #BeginEditable "content" -->
			
<p>参考文献：Nios II Processor Reference Handbook(page 48)<span style="font-family: Helvetica-Condensed-Black;font-size:20pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;"><br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
</span><font size="7">Nios II register （<a href="nios-register-chinese.htm">chinese</a>）</font></p>
<p>
<font face="仿宋" size="5">
<span style="font-family: Palatino-Roman;color:rgb(0,0,0);font-style:normal;font-variant:normal">
The Nios II register set includes <b>general-purpose registers</b> and <b>
control registers</b>. In<br>
addition, the Nios II/f core can optionally have <b>shadow register</b> sets. 
This section<br>
discusses each register type.<br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
<br class="Apple-interchange-newline">
</span>
<span style="font-family: Helvetica-Condensed-Black; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<b>General-purpose Registers</b><br>
The Nios II architecture provides <b>thirty-two 32-bit general-purpose registers</b>,<b> 
r0<br>
through r31</b>, as described in
<span style="font-family: Palatino-Roman; font-style: normal; font-variant: normal">
Table 3–5. Some registers have names recognized by the<br>
assembler. For example, the zero register (r0) always returns the value zero, 
and<br>
writing to zero has no effect. The ra register (r31) holds the return address 
used by<br>
procedure calls and is implicitly accessed by the call, callr and ret 
instructions. C<br>
and C++ compilers use a common procedure-call convention, assigning specific<br>
meaning to registers r1 through r23 and r26 through r28.<br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
<img border="0" src="GEN-REGISTER.png" width="628" height="452"></span></span></font></p>
<p>
<span style="font-family: Helvetica-Condensed-Black; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<font face="仿宋" size="5"><b>Control Registers</b><br>
Control registers <b>report the status</b> and <b>change the behavior of the 
processor</b>. Control<br>
registers are accessed differently than the general-purpose registers. The 
special<br>
instructions rdctl and wrctl provide the only means to read and write to the 
control<br>
registers and are only available in supervisor mode.<br>
When writing to control registers, all undefined bits must be written as zero.<br>
The Nios II architecture supports <b>up to 32 control registers</b>. Table 3–6 
lists details of<br>
the defined control registers. All nonreserved control registers have names 
recognized<br>
by the assembler.<br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
　</font></span></p>
<p><img border="0" src="ctl-reg.png" width="507" height="458"></p>
<p>　</p>
<p>
<span style="font-family: Helvetica-Condensed-Black; color: rgb(0,0,0); font-style: normal; font-variant: normal">
<font face="仿宋" size="5"><b>Shadow Register Sets</b><br>
The Nios II processor can optionally have one or more shadow register sets. A<br>
shadow register set is a complete alternate set of Nios II general-purpose 
registers,<br>
which can be used to maintain a separate runtime context for an interrupt 
service<br>
routine (ISR).<br>
</font><font face="仿宋" size="5">When shadow register sets are implemented,
</font></span><font face="仿宋" size="5">
<span style="font-family: Helvetica-Condensed-Black; color: rgb(0,0,0); font-variant: normal; font-style: italic; font-weight: 700">
status.CRS</span><span style="font-family: Helvetica-Condensed-Black; color: rgb(0,0,0); font-style: normal; font-variant: normal"> 
indicates the register set<br>
currently in use. A Nios II core can have <b>up to 63 shadow register sets</b>. 
If n is the<br>
configured number of shadow register sets, the shadow register sets are numbered<br>
from 1 to n. Register set 0 is the normal register set.<br>
A shadow register set behaves precisely the same as the normal register set. The<br>
register set currently in use can only be determined by examining status.CRS.<br>
Shadow register sets are typically used in conjunction with the EIC interface. 
This<br>
combination can substantially reduce interrupt latency.<br>
　</span></font></p>
<p><font face="仿宋" size="5">
<span style="font-family: Helvetica-Condensed-Black; color: rgb(0,0,0); font-style: normal; font-variant: normal">
For details of EIC interface usage, refer to “Exception Processing” on page 
3–30.<br>
System software can read from and write to any shadow register set by setting<br>
status.PRS and using the rdprs and wrprs instructions.<br>
　</span></font></p>

			<!-- #EndEditable --></div>
		<!--Main Content Area Ends Here--></div>
	<!-- Columns Container ends here -->
	<!-- Footer begins here -->
	<div id="footer">
		
		<p class="smltxt">模板来自于:
		<a href="http://www.genealogy-web-creations.com/" title="Genealogy Web Creations.">
		Genealogy Web Creations</a> </p>
		<p class="smltxt">Template Updated: May 2015 </p>
		<p class="smltxt"><a href="http://www.miitbeian.gov.cn/" title="备案后">京ICP备15041520号</a></p>
	</div>
	<!-- Footer ends here -->
	<!-- Page Container ends here --></div>

</body>

<!-- #EndTemplate -->

</html>
