{"2502.16203": {"publish_time": "2025-02-22", "title": "Machine Learning Framework for Early Power, Performance, and Area Estimation of RTL", "paper_summary": "A critical stage in the evolving landscape of VLSI design is the design phase\nthat is transformed into register-transfer level (RTL), which specifies system\nfunctionality through hardware description languages like Verilog. Generally,\nevaluating the quality of an RTL design demands full synthesis via electronic\ndesign automation (EDA) tool is time-consuming process that is not well-suited\nto rapid design iteration and optimization. Although recent breakthroughs in\nmachine Learning (ML) have brought early prediction models, these methods\nusually do not provide robust and generalizable solutions with respect to a\nwide range of RTL designs. This paper proposes a pre-synthesis framework that\nmakes early estimation of power, performance and area (PPA) metrics directly\nfrom the hardware description language (HDL) code making direct use of library\nfiles instead of toggle files. The proposed framework introduces a bit-level\nrepresentation referred to as the simple operator graph (SOG), which uses\nsingle-bit operators to generate a generalized and flexible structure that\nclosely mirrors the characteristics of post synthesis design. The proposed\nmodel bridges the RTL and post-synthesis design, which will help in precisely\npredicting key metrics. The proposed tree-based ML framework shows superior\npredictive performance PPA estimation. Validation is carried out on 147\ndistinct RTL designs. The proposed model with 147 different designs shows\naccuracy of 98%, 98%, and 90% for WNS, TNS and power, respectively, indicates\nsignificant accuracy improvements relative to state-of-the-art methods.", "paper_summary_zh": "<paragraph>VLSI \u8a2d\u8a08\u6f14\u9032\u904e\u7a0b\u4e2d\u7684\u4e00\u500b\u95dc\u9375\u968e\u6bb5\u662f\u8a2d\u8a08\u968e\u6bb5\uff0c\u5b83\u8f49\u63db\u70ba\u66ab\u5b58\u5668\u50b3\u8f38\u5c64\u7d1a (RTL)\uff0c\u900f\u904e\u50cf Verilog \u9019\u985e\u7684\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00\u4f86\u6307\u5b9a\u7cfb\u7d71\u529f\u80fd\u3002\u4e00\u822c\u800c\u8a00\uff0c\u8a55\u4f30 RTL \u8a2d\u8a08\u7684\u54c1\u8cea\u9700\u8981\u900f\u904e\u96fb\u5b50\u8a2d\u8a08\u81ea\u52d5\u5316 (EDA) \u5de5\u5177\u9032\u884c\u5b8c\u6574\u7684\u5408\u6210\uff0c\u9019\u662f\u4e00\u500b\u8017\u6642\u7684\u7a0b\u5e8f\uff0c\u4e26\u4e0d\u9069\u5408\u5feb\u901f\u7684\u8a2d\u8a08\u53cd\u8986\u904b\u7b97\u548c\u6700\u4f73\u5316\u3002\u5118\u7ba1\u6a5f\u5668\u5b78\u7fd2 (ML) \u7684\u8fd1\u671f\u7a81\u7834\u5e36\u4f86\u4e86\u65e9\u671f\u9810\u6e2c\u6a21\u578b\uff0c\u9019\u4e9b\u65b9\u6cd5\u901a\u5e38\u7121\u6cd5\u91dd\u5c0d\u5ee3\u6cdb\u7684 RTL \u8a2d\u8a08\u63d0\u4f9b\u5f37\u5065\u4e14\u53ef\u6982\u5316\u7684\u89e3\u6c7a\u65b9\u6848\u3002\u672c\u6587\u63d0\u51fa\u4e00\u500b\u5408\u6210\u524d\u67b6\u69cb\uff0c\u53ef\u76f4\u63a5\u5f9e\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00 (HDL) \u7a0b\u5f0f\u78bc\u4e2d\u5c0d\u529f\u7387\u3001\u6548\u80fd\u548c\u9762\u7a4d (PPA) \u6307\u6a19\u9032\u884c\u65e9\u671f\u4f30\u8a08\uff0c\u4e26\u76f4\u63a5\u4f7f\u7528\u51fd\u5f0f\u5eab\u6a94\u6848\uff0c\u800c\u4e0d\u662f\u5207\u63db\u6a94\u6848\u3002\u6240\u63d0\u51fa\u7684\u67b6\u69cb\u5f15\u9032\u4e00\u7a2e\u7a31\u70ba\u7c21\u55ae\u904b\u7b97\u5b50\u5716 (SOG) \u7684\u4f4d\u5143\u7d1a\u8868\u793a\uff0c\u5b83\u4f7f\u7528\u55ae\u4e00\u5143\u4ef6\u904b\u7b97\u5b50\u4f86\u7522\u751f\u4e00\u500b\u6982\u62ec\u4e14\u5f48\u6027\u7684\u7d50\u69cb\uff0c\u8207\u5408\u6210\u5f8c\u8a2d\u8a08\u7684\u7279\u6027\u975e\u5e38\u76f8\u4f3c\u3002\u6240\u63d0\u51fa\u7684\u6a21\u578b\u6a4b\u63a5\u4e86 RTL \u548c\u5408\u6210\u5f8c\u8a2d\u8a08\uff0c\u9019\u5c07\u6709\u52a9\u65bc\u7cbe\u78ba\u9810\u6e2c\u95dc\u9375\u6307\u6a19\u3002\u6240\u63d0\u51fa\u7684\u57fa\u65bc\u6a39\u72c0\u7d50\u69cb\u7684 ML \u67b6\u69cb\u5c55\u73fe\u51fa\u512a\u7570\u7684 PPA \u4f30\u8a08\u9810\u6e2c\u6548\u80fd\u3002\u9a57\u8b49\u5728 147 \u500b\u4e0d\u540c\u7684 RTL \u8a2d\u8a08\u4e0a\u9032\u884c\u3002\u6240\u63d0\u51fa\u7684\u6a21\u578b\u5728 147 \u500b\u4e0d\u540c\u7684\u8a2d\u8a08\u4e2d\uff0c\u5206\u5225\u5c55\u73fe\u51fa 98%\u300198% \u548c 90% \u7684 WNS\u3001TNS \u548c\u529f\u7387\u6e96\u78ba\u5ea6\uff0c\u9019\u8868\u793a\u76f8\u8f03\u65bc\u73fe\u6709\u6280\u8853\uff0c\u6e96\u78ba\u5ea6\u6709\u986f\u8457\u7684\u63d0\u5347\u3002</paragraph>", "author": "Anindita Chattopadhyay et.al.", "authors": "Anindita Chattopadhyay, Vijay Kumar Sutrakar", "id": "2502.16203v1", "paper_url": "http://arxiv.org/abs/2502.16203v1", "repo": "null"}}