static inline u32 brcmstb_pwm_readl(struct brcmstb_pwm *p,\r\nunsigned int offset)\r\n{\r\nif (IS_ENABLED(CONFIG_MIPS) && IS_ENABLED(CONFIG_CPU_BIG_ENDIAN))\r\nreturn __raw_readl(p->base + offset);\r\nelse\r\nreturn readl_relaxed(p->base + offset);\r\n}\r\nstatic inline void brcmstb_pwm_writel(struct brcmstb_pwm *p, u32 value,\r\nunsigned int offset)\r\n{\r\nif (IS_ENABLED(CONFIG_MIPS) && IS_ENABLED(CONFIG_CPU_BIG_ENDIAN))\r\n__raw_writel(value, p->base + offset);\r\nelse\r\nwritel_relaxed(value, p->base + offset);\r\n}\r\nstatic inline struct brcmstb_pwm *to_brcmstb_pwm(struct pwm_chip *chip)\r\n{\r\nreturn container_of(chip, struct brcmstb_pwm, chip);\r\n}\r\nstatic int brcmstb_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nstruct brcmstb_pwm *p = to_brcmstb_pwm(chip);\r\nunsigned long pc, dc, cword = CONST_VAR_F_MAX;\r\nunsigned int channel = pwm->hwpwm;\r\nu32 value;\r\nif (duty_ns == period_ns) {\r\ndc = PWM_ON_PERIOD_MAX;\r\npc = PWM_ON_PERIOD_MAX - 1;\r\ngoto done;\r\n}\r\nwhile (1) {\r\nu64 rate, tmp;\r\nrate = (u64)clk_get_rate(p->clk) * (u64)cword;\r\ndo_div(rate, 1 << CWORD_BIT_SIZE);\r\ntmp = period_ns * rate;\r\ndo_div(tmp, NSEC_PER_SEC);\r\npc = tmp;\r\ntmp = (duty_ns + 1) * rate;\r\ndo_div(tmp, NSEC_PER_SEC);\r\ndc = tmp;\r\nif (pc == PWM_PERIOD_MIN || (dc < PWM_ON_MIN && duty_ns))\r\nreturn -EINVAL;\r\nif (pc <= PWM_ON_PERIOD_MAX && dc <= PWM_ON_PERIOD_MAX)\r\nbreak;\r\ncword >>= 1;\r\nif (cword < CONST_VAR_F_MIN)\r\nreturn -EINVAL;\r\n}\r\ndone:\r\nspin_lock(&p->lock);\r\nbrcmstb_pwm_writel(p, cword >> 8, PWM_CWORD_MSB(channel));\r\nbrcmstb_pwm_writel(p, cword & 0xff, PWM_CWORD_LSB(channel));\r\nvalue = brcmstb_pwm_readl(p, PWM_CTRL2);\r\nvalue |= CTRL2_OUT_SELECT << (channel * CTRL_CHAN_OFFS);\r\nbrcmstb_pwm_writel(p, value, PWM_CTRL2);\r\nbrcmstb_pwm_writel(p, pc, PWM_PERIOD(channel));\r\nbrcmstb_pwm_writel(p, dc, PWM_ON(channel));\r\nspin_unlock(&p->lock);\r\nreturn 0;\r\n}\r\nstatic inline void brcmstb_pwm_enable_set(struct brcmstb_pwm *p,\r\nunsigned int channel, bool enable)\r\n{\r\nunsigned int shift = channel * CTRL_CHAN_OFFS;\r\nu32 value;\r\nspin_lock(&p->lock);\r\nvalue = brcmstb_pwm_readl(p, PWM_CTRL);\r\nif (enable) {\r\nvalue &= ~(CTRL_OEB << shift);\r\nvalue |= (CTRL_START | CTRL_OPENDRAIN) << shift;\r\n} else {\r\nvalue &= ~((CTRL_START | CTRL_OPENDRAIN) << shift);\r\nvalue |= CTRL_OEB << shift;\r\n}\r\nbrcmstb_pwm_writel(p, value, PWM_CTRL);\r\nspin_unlock(&p->lock);\r\n}\r\nstatic int brcmstb_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct brcmstb_pwm *p = to_brcmstb_pwm(chip);\r\nbrcmstb_pwm_enable_set(p, pwm->hwpwm, true);\r\nreturn 0;\r\n}\r\nstatic void brcmstb_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)\r\n{\r\nstruct brcmstb_pwm *p = to_brcmstb_pwm(chip);\r\nbrcmstb_pwm_enable_set(p, pwm->hwpwm, false);\r\n}\r\nstatic int brcmstb_pwm_probe(struct platform_device *pdev)\r\n{\r\nstruct brcmstb_pwm *p;\r\nstruct resource *res;\r\nint ret;\r\np = devm_kzalloc(&pdev->dev, sizeof(*p), GFP_KERNEL);\r\nif (!p)\r\nreturn -ENOMEM;\r\nspin_lock_init(&p->lock);\r\np->clk = devm_clk_get(&pdev->dev, NULL);\r\nif (IS_ERR(p->clk)) {\r\ndev_err(&pdev->dev, "failed to obtain clock\n");\r\nreturn PTR_ERR(p->clk);\r\n}\r\nret = clk_prepare_enable(p->clk);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "failed to enable clock: %d\n", ret);\r\nreturn ret;\r\n}\r\nplatform_set_drvdata(pdev, p);\r\np->chip.dev = &pdev->dev;\r\np->chip.ops = &brcmstb_pwm_ops;\r\np->chip.base = -1;\r\np->chip.npwm = 2;\r\np->chip.can_sleep = true;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\np->base = devm_ioremap_resource(&pdev->dev, res);\r\nif (IS_ERR(p->base)) {\r\nret = PTR_ERR(p->base);\r\ngoto out_clk;\r\n}\r\nret = pwmchip_add(&p->chip);\r\nif (ret) {\r\ndev_err(&pdev->dev, "failed to add PWM chip: %d\n", ret);\r\ngoto out_clk;\r\n}\r\nreturn 0;\r\nout_clk:\r\nclk_disable_unprepare(p->clk);\r\nreturn ret;\r\n}\r\nstatic int brcmstb_pwm_remove(struct platform_device *pdev)\r\n{\r\nstruct brcmstb_pwm *p = platform_get_drvdata(pdev);\r\nint ret;\r\nret = pwmchip_remove(&p->chip);\r\nclk_disable_unprepare(p->clk);\r\nreturn ret;\r\n}\r\nstatic int brcmstb_pwm_suspend(struct device *dev)\r\n{\r\nstruct brcmstb_pwm *p = dev_get_drvdata(dev);\r\nclk_disable(p->clk);\r\nreturn 0;\r\n}\r\nstatic int brcmstb_pwm_resume(struct device *dev)\r\n{\r\nstruct brcmstb_pwm *p = dev_get_drvdata(dev);\r\nclk_enable(p->clk);\r\nreturn 0;\r\n}
