[
	{
		"original_line": "V(vout_p,vout_n) <+  max( ( V(vin_p,vin_n) - vdrop_rect), 0);", 
		"bug_line": "V(vout_p,vout_n) <+  max( ( V(vin_p,vin_n) - vdrop_rect, 0);",
		"error_description": "Unmatched parentheses: The inner opening parenthesis '(' before V(vin_p,vin_n) is never closed, causing a syntax error due to unbalanced parentheses in the function call."
	},
	{
		"original_line": "parameter real vdrop_rect = 1.3 from (0:inf);", 
		"bug_line": "parameter real vdrop_rect = 1.3 from (0:inf;",
		"error_description": "Missing closing parenthesis in the range expression of the 'from' clause, creating unbalanced parentheses."
	},
	{
		"original_line": "         switching_p = 0;", 
		"bug_line": "         switching_p = 0",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "@ (cross(V(vin_p,vin_n),1,1.0,vin_p.potential.abstol)) begin", 
		"bug_line": "@ (cross(V(vin_p,vin_n),1,1.0,vin_p.potentail.abstol)) begin",
		"error_description": "Misspelled 'potential' as 'potentail', causing an undefined nature access error since 'potentail' is not a valid discipline nature."
	},
	{
		"original_line": "input tfire;", 
		"bug_line": "input tfire",
		"error_description": "Missing semicolon at the end of the input port declaration, causing a syntax error as all Verilog-A statements must be properly terminated."
	},
	{
		"original_line": "        V(vout_p,vout_n) <+ 0.0;", 
		"bug_line": "        V(vout_p,vout_n) <+ 0.0",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "(* instrument_module *)", 
		"bug_line": "(* instrument_module *}",
		"error_description": "Mismatched attribute closing: used '*}' instead of '*)' for attribute block termination in Verilog."
	},
	{
		"original_line": "   real switch_p_until;  // keep trying to switch on pos. rect. until ...", 
		"bug_line": "   reall switch_p_until;  // keep trying to switch on pos. rect. until ...",
		"error_description": "Misspelled keyword 'real' as 'reall' causing undefined data type error"
	},
	{
		"original_line": "output vout_p, vout_n;", 
		"bug_line": "output vout_p, vout_n",
		"error_description": "Missing semicolon at the end of the port declaration statement."
	},
	{
		"original_line": "@ (cross(V(vin_p,vin_n),1,1.0,vin_p.potential.abstol)) begin", 
		"bug_line": "@ (cross(V(vin_p,vin_n),1,1.0 vin_p.potential.abstol)) begin",
		"error_description": "Missing comma between the third and fourth arguments in the cross function call, causing two adjacent expressions without separator."
	},
	{
		"original_line": "parameter real vdrop_rect = 1.3 from (0:inf);", 
		"bug_line": "parameter real vdrop_rect = 1.3 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration line"
	},
	{
		"original_line": "`define OFF 0", 
		"bug_line": "`define 0 OFF",
		"error_description": "Invalid macro name '0' (must be an identifier starting with a letter/underscore) in `define directive."
	},
	{
		"original_line": "          rect_dir_p = `OFF;", 
		"bug_line": "          rect_dir_p = `OFF",
		"error_description": "Missing semicolon at the end of the assignment statement, which is required in VerilogA to terminate statements within analog blocks."
	},
	{
		"original_line": "         switching_p = 1;", 
		"bug_line": "         switching_p = 1",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "      end else begin", 
		"bug_line": "      end elsee begin",
		"error_description": "Misspelled 'else' keyword as 'elsee', causing an unrecognized token syntax error in VerilogA."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analo begin",
		"error_description": "Misspelled keyword 'analog' as 'analo', which is not a valid Verilog-A keyword. This causes a syntax error as the compiler expects the 'analog' block declaration."
	},
	{
		"original_line": "         switch_p_until = $abstime + switch_time;", 
		"bug_line": "         switch_p_until $abstime + switch_time;",
		"error_description": "Missing assignment operator '=' in the assignment statement."
	},
	{
		"original_line": "        rect_dir_p = `ON;", 
		"bug_line": "        rect_dir_p = `ON",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn' which is invalid Verilog-A syntax for block start"
	},
	{
		"original_line": "tfire_dir_p = $abstime + V(tfire);", 
		"bug_line": "tfire_dir_p = $abstime + V(tfire;",
		"error_description": "Missing closing parenthesis for the V() function call. The line ends with a semicolon before closing the parentheses, causing a syntax error due to unmatched parentheses."
	}
]