{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 13:47:35 2015 " "Info: Processing started: Mon Dec 21 13:47:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register Lab2:showReselt\|controlUnit:CU\|state.store register Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\] 139.88 MHz 7.149 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 139.88 MHz between source register \"Lab2:showReselt\|controlUnit:CU\|state.store\" and destination register \"Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\]\" (period= 7.149 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.907 ns + Longest register register " "Info: + Longest register to register delay is 6.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab2:showReselt\|controlUnit:CU\|state.store 1 REG LCFF_X33_Y25_N15 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y25_N15; Fanout = 38; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab2:showReselt|controlUnit:CU|state.store } "NODE_NAME" } } { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.545 ns) 1.133 ns Lab2:showReselt\|dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[3\]~3 2 COMB LCCOMB_X33_Y25_N28 74 " "Info: 2: + IC(0.588 ns) + CELL(0.545 ns) = 1.133 ns; Loc. = LCCOMB_X33_Y25_N28; Fanout = 74; COMB Node = 'Lab2:showReselt\|dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { Lab2:showReselt|controlUnit:CU|state.store Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 } "NODE_NAME" } } { "../dataPath/multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.521 ns) 2.860 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~14 3 COMB LCCOMB_X37_Y25_N12 1 " "Info: 3: + IC(1.206 ns) + CELL(0.521 ns) = 2.860 ns; Loc. = LCCOMB_X37_Y25_N12; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 3.332 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~15 4 COMB LCCOMB_X37_Y25_N26 1 " "Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 3.332 ns; Loc. = LCCOMB_X37_Y25_N26; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.322 ns) 4.808 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~16 5 COMB LCCOMB_X33_Y23_N26 1 " "Info: 5: + IC(1.154 ns) + CELL(0.322 ns) = 4.808 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 5.628 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~19 6 COMB LCCOMB_X33_Y23_N12 1 " "Info: 6: + IC(0.299 ns) + CELL(0.521 ns) = 5.628 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.319 ns) 6.811 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~20 7 COMB LCCOMB_X32_Y24_N8 1 " "Info: 7: + IC(0.864 ns) + CELL(0.319 ns) = 6.811 ns; Loc. = LCCOMB_X32_Y24_N8; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.907 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\] 8 REG LCFF_X32_Y24_N9 3 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.907 ns; Loc. = LCFF_X32_Y24_N9; Fanout = 3; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 36.22 % ) " "Info: Total cell delay = 2.502 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.405 ns ( 63.78 % ) " "Info: Total interconnect delay = 4.405 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { Lab2:showReselt|controlUnit:CU|state.store Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { Lab2:showReselt|controlUnit:CU|state.store {} Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.588ns 1.206ns 0.294ns 1.154ns 0.299ns 0.864ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.322ns 0.521ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\] 3 REG LCFF_X32_Y24_N9 3 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X32_Y24_N9; Fanout = 3; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.864 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns Lab2:showReselt\|controlUnit:CU\|state.store 3 REG LCFF_X33_Y25_N15 38 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X33_Y25_N15; Fanout = 38; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state.store'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { KEY[0]~clkctrl Lab2:showReselt|controlUnit:CU|state.store } "NODE_NAME" } } { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|controlUnit:CU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state.store {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|controlUnit:CU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state.store {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { Lab2:showReselt|controlUnit:CU|state.store Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { Lab2:showReselt|controlUnit:CU|state.store {} Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.588ns 1.206ns 0.294ns 1.154ns 0.299ns 0.864ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.322ns 0.521ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|controlUnit:CU|state.store } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state.store {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[1\] KEY\[1\] KEY\[0\] 8.492 ns register " "Info: tsu for register \"Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[1\]\" (data pin = \"KEY\[1\]\", clock pin = \"KEY\[0\]\") is 8.492 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.395 ns + Longest pin register " "Info: + Longest pin to register delay is 11.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns KEY\[1\] 1 PIN PIN_C20 49 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_C20; Fanout = 49; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.502 ns) + CELL(0.178 ns) 8.524 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER~35 2 COMB LCCOMB_X32_Y23_N28 8 " "Info: 2: + IC(7.502 ns) + CELL(0.178 ns) = 8.524 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 8; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~35 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.458 ns) + CELL(0.413 ns) 11.395 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[1\] 3 REG LCFF_X37_Y25_N29 1 " "Info: 3: + IC(2.458 ns) + CELL(0.413 ns) = 11.395 ns; Loc. = LCFF_X37_Y25_N29; Fanout = 1; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~35 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 12.59 % ) " "Info: Total cell delay = 1.435 ns ( 12.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.960 ns ( 87.41 % ) " "Info: Total interconnect delay = 9.960 ns ( 87.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~35 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { KEY[1] {} KEY[1]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~35 {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] {} } { 0.000ns 0.000ns 7.502ns 2.458ns } { 0.000ns 0.844ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.865 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[1\] 3 REG LCFF_X37_Y25_N29 1 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X37_Y25_N29; Fanout = 1; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~35 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { KEY[1] {} KEY[1]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~35 {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] {} } { 0.000ns 0.000ns 7.502ns 2.458ns } { 0.000ns 0.844ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[0][1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] LEDR\[3\] Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\] 9.542 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"LEDR\[3\]\" through register \"Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\]\" is 9.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\] 3 REG LCFF_X32_Y24_N31 18 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X32_Y24_N31; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.404 ns + Longest register pin " "Info: + Longest register to pin delay is 6.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\] 1 REG LCFF_X32_Y24_N31 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y24_N31; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.418 ns) + CELL(2.986 ns) 6.404 ns LEDR\[3\] 2 PIN PIN_W14 0 " "Info: 2: + IC(3.418 ns) + CELL(2.986 ns) = 6.404 ns; Loc. = PIN_W14; Fanout = 0; PIN Node = 'LEDR\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] LEDR[3] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.986 ns ( 46.63 % ) " "Info: Total cell delay = 2.986 ns ( 46.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.418 ns ( 53.37 % ) " "Info: Total interconnect delay = 3.418 ns ( 53.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] LEDR[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] {} LEDR[3] {} } { 0.000ns 3.418ns } { 0.000ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.404 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] LEDR[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.404 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[3] {} LEDR[3] {} } { 0.000ns 3.418ns } { 0.000ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Lab2:showReselt\|controlUnit:CU\|state.Input SW\[9\] KEY\[0\] -0.709 ns register " "Info: th for register \"Lab2:showReselt\|controlUnit:CU\|state.Input\" (data pin = \"SW\[9\]\", clock pin = \"KEY\[0\]\") is -0.709 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.860 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns KEY\[0\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns Lab2:showReselt\|controlUnit:CU\|state.Input 3 REG LCFF_X31_Y24_N31 12 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X31_Y24_N31; Fanout = 12; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state.Input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { KEY[0]~clkctrl Lab2:showReselt|controlUnit:CU|state.Input } "NODE_NAME" } } { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|controlUnit:CU|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state.Input {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.855 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[9\] 1 PIN PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; PIN Node = 'SW\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.220 ns) + CELL(0.513 ns) 3.759 ns Lab2:showReselt\|controlUnit:CU\|Selector2~0 2 COMB LCCOMB_X31_Y24_N30 1 " "Info: 2: + IC(2.220 ns) + CELL(0.513 ns) = 3.759 ns; Loc. = LCCOMB_X31_Y24_N30; Fanout = 1; COMB Node = 'Lab2:showReselt\|controlUnit:CU\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { SW[9] Lab2:showReselt|controlUnit:CU|Selector2~0 } "NODE_NAME" } } { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.855 ns Lab2:showReselt\|controlUnit:CU\|state.Input 3 REG LCFF_X31_Y24_N31 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.855 ns; Loc. = LCFF_X31_Y24_N31; Fanout = 12; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state.Input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Lab2:showReselt|controlUnit:CU|Selector2~0 Lab2:showReselt|controlUnit:CU|state.Input } "NODE_NAME" } } { "../Lab2/controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.635 ns ( 42.41 % ) " "Info: Total cell delay = 1.635 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.220 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.220 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { SW[9] Lab2:showReselt|controlUnit:CU|Selector2~0 Lab2:showReselt|controlUnit:CU|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { SW[9] {} SW[9]~combout {} Lab2:showReselt|controlUnit:CU|Selector2~0 {} Lab2:showReselt|controlUnit:CU|state.Input {} } { 0.000ns 0.000ns 2.220ns 0.000ns } { 0.000ns 1.026ns 0.513ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { KEY[0] KEY[0]~clkctrl Lab2:showReselt|controlUnit:CU|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state.Input {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { SW[9] Lab2:showReselt|controlUnit:CU|Selector2~0 Lab2:showReselt|controlUnit:CU|state.Input } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { SW[9] {} SW[9]~combout {} Lab2:showReselt|controlUnit:CU|Selector2~0 {} Lab2:showReselt|controlUnit:CU|state.Input {} } { 0.000ns 0.000ns 2.220ns 0.000ns } { 0.000ns 1.026ns 0.513ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 13:47:35 2015 " "Info: Processing ended: Mon Dec 21 13:47:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
