--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml I2C_Master.twx I2C_Master.ncd -o I2C_Master.twr
I2C_Master.pcf

Design file:              I2C_Master.ncd
Physical constraint file: I2C_Master.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Address<0>  |    0.222(R)|    1.132(R)|Clk_BUFGP         |   0.000|
Address<1>  |    1.449(R)|    0.187(R)|Clk_BUFGP         |   0.000|
Address<2>  |    0.952(R)|    0.490(R)|Clk_BUFGP         |   0.000|
Address<3>  |    1.100(R)|    0.361(R)|Clk_BUFGP         |   0.000|
Address<4>  |    1.198(R)|    0.315(R)|Clk_BUFGP         |   0.000|
Address<5>  |    1.462(R)|    0.102(R)|Clk_BUFGP         |   0.000|
Address<6>  |    1.836(R)|   -0.245(R)|Clk_BUFGP         |   0.000|
Address<7>  |    0.442(R)|    0.870(R)|Clk_BUFGP         |   0.000|
FIFO_DI<0>  |    2.632(R)|   -0.545(R)|Clk_BUFGP         |   0.000|
FIFO_DI<1>  |    1.734(R)|    0.172(R)|Clk_BUFGP         |   0.000|
FIFO_DI<2>  |    1.524(R)|    0.341(R)|Clk_BUFGP         |   0.000|
FIFO_DI<3>  |    2.467(R)|   -0.414(R)|Clk_BUFGP         |   0.000|
FIFO_DI<4>  |    1.979(R)|   -0.019(R)|Clk_BUFGP         |   0.000|
FIFO_DI<5>  |    2.127(R)|   -0.141(R)|Clk_BUFGP         |   0.000|
FIFO_DI<6>  |    1.265(R)|    0.551(R)|Clk_BUFGP         |   0.000|
FIFO_DI<7>  |    2.350(R)|   -0.316(R)|Clk_BUFGP         |   0.000|
FIFO_Pop    |    3.612(R)|   -0.419(R)|Clk_BUFGP         |   0.000|
FIFO_Push   |    4.092(R)|   -1.077(R)|Clk_BUFGP         |   0.000|
Go          |    4.278(R)|    0.368(R)|Clk_BUFGP         |   0.000|
ReadCnt<0>  |    0.660(R)|    0.693(R)|Clk_BUFGP         |   0.000|
ReadCnt<1>  |    0.199(R)|    1.062(R)|Clk_BUFGP         |   0.000|
ReadCnt<2>  |    0.214(R)|    1.051(R)|Clk_BUFGP         |   0.000|
ReadCnt<3>  |    0.451(R)|    0.861(R)|Clk_BUFGP         |   0.000|
Reset       |    4.355(R)|    0.460(R)|Clk_BUFGP         |   0.000|
SDA         |    2.938(R)|    1.466(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Busy        |    8.463(R)|Clk_BUFGP         |   0.000|
FIFO_DO<0>  |    9.813(R)|Clk_BUFGP         |   0.000|
FIFO_DO<1>  |    9.607(R)|Clk_BUFGP         |   0.000|
FIFO_DO<2>  |   10.391(R)|Clk_BUFGP         |   0.000|
FIFO_DO<3>  |   10.462(R)|Clk_BUFGP         |   0.000|
FIFO_DO<4>  |   10.727(R)|Clk_BUFGP         |   0.000|
FIFO_DO<5>  |   10.072(R)|Clk_BUFGP         |   0.000|
FIFO_DO<6>  |   10.937(R)|Clk_BUFGP         |   0.000|
FIFO_DO<7>  |   11.396(R)|Clk_BUFGP         |   0.000|
FIFO_Empty  |    7.428(R)|Clk_BUFGP         |   0.000|
FIFO_Full   |    7.811(R)|Clk_BUFGP         |   0.000|
NACK        |    7.755(R)|Clk_BUFGP         |   0.000|
SCL         |    7.760(R)|Clk_BUFGP         |   0.000|
SDA         |    7.988(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.360|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr  5 14:22:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 349 MB



