// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Tue Jun  1 16:03:33 2021
// Host        : DESKTOP-5VIDJ10 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.srcs/sources_1/ip/pcie3_7x_0/pcie3_7x_0_sim_netlist.v
// Design      : pcie3_7x_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "pcie3_7x_0,pcie3_7x_0_pcie_3_0_7vx,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "pcie3_7x_0_pcie_3_0_7vx,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module pcie3_7x_0
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    pipe_mmcm_rst_n,
    mmcm_lock,
    user_clk,
    user_reset,
    user_lnk_up,
    user_app_rdy,
    s_axis_rq_tlast,
    s_axis_rq_tdata,
    s_axis_rq_tuser,
    s_axis_rq_tkeep,
    s_axis_rq_tready,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tuser,
    m_axis_rc_tlast,
    m_axis_rc_tkeep,
    m_axis_rc_tvalid,
    m_axis_rc_tready,
    m_axis_cq_tdata,
    m_axis_cq_tuser,
    m_axis_cq_tlast,
    m_axis_cq_tkeep,
    m_axis_cq_tvalid,
    m_axis_cq_tready,
    s_axis_cc_tdata,
    s_axis_cc_tuser,
    s_axis_cc_tlast,
    s_axis_cc_tkeep,
    s_axis_cc_tvalid,
    s_axis_cc_tready,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_subsys_vend_id,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    sys_clk,
    sys_reset);
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn" *) output [0:0]pci_exp_txn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txp" *) output [0:0]pci_exp_txp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxn" *) input [0:0]pci_exp_rxn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxp" *) input [0:0]pci_exp_rxp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock pclk_in" *) input pipe_pclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock rxusrclk_in" *) input pipe_rxusrclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock rxoutclk_in" *) input [0:0]pipe_rxoutclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock dclk_in" *) input pipe_dclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock userclk1_in" *) input pipe_userclk1_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock userclk2_in" *) input pipe_userclk2_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock oobclk_in" *) input pipe_oobclk_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock mmcm_lock_in" *) input pipe_mmcm_lock_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock txoutclk_out" *) output pipe_txoutclk_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock rxoutclk_out" *) output [0:0]pipe_rxoutclk_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock pclk_sel_out" *) output [0:0]pipe_pclk_sel_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock gen3_out" *) output pipe_gen3_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pipe_clock:1.0 pipe_clock mmcm_rst_n" *) input pipe_mmcm_rst_n;
  output mmcm_lock;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.user_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.user_clk, ASSOCIATED_BUSIF m_axis_cq:s_axis_cc:s_axis_rq:m_axis_rc, FREQ_HZ 125000000, ASSOCIATED_RESET user_reset, PHASE 0.000, INSERT_VIP 0" *) output user_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.user_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.user_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output user_reset;
  output user_lnk_up;
  output user_app_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TLAST" *) input s_axis_rq_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TDATA" *) input [63:0]s_axis_rq_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TUSER" *) input [59:0]s_axis_rq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TKEEP" *) input [1:0]s_axis_rq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TREADY" *) output [3:0]s_axis_rq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_rq, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 60, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_rq_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TDATA" *) output [63:0]m_axis_rc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TUSER" *) output [74:0]m_axis_rc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TLAST" *) output m_axis_rc_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TKEEP" *) output [1:0]m_axis_rc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TVALID" *) output m_axis_rc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_rc, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 75, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input m_axis_rc_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TDATA" *) output [63:0]m_axis_cq_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TUSER" *) output [84:0]m_axis_cq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TLAST" *) output m_axis_cq_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TKEEP" *) output [1:0]m_axis_cq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TVALID" *) output m_axis_cq_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_cq, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 85, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input m_axis_cq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TDATA" *) input [63:0]s_axis_cc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TUSER" *) input [32:0]s_axis_cc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TLAST" *) input s_axis_cc_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TKEEP" *) input [1:0]s_axis_cc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TVALID" *) input s_axis_cc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_cc, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 33, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output [3:0]s_axis_cc_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num" *) output [3:0]pcie_rq_seq_num;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num_vld" *) output pcie_rq_seq_num_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag" *) output [5:0]pcie_rq_tag;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag_vld" *) output pcie_rq_tag_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_transmit_fc:1.0 pcie3_transmit_fc nph_av" *) output [1:0]pcie_tfc_nph_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_transmit_fc:1.0 pcie3_transmit_fc npd_av" *) output [1:0]pcie_tfc_npd_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req" *) input pcie_cq_np_req;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req_count" *) output [5:0]pcie_cq_np_req_count;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_down" *) output cfg_phy_link_down;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_status" *) output [1:0]cfg_phy_link_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status negotiated_width" *) output [3:0]cfg_negotiated_width;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status current_speed" *) output [2:0]cfg_current_speed;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status max_payload" *) output [2:0]cfg_max_payload;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status max_read_req" *) output [2:0]cfg_max_read_req;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status function_status" *) output [7:0]cfg_function_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status function_power_state" *) output [5:0]cfg_function_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_status" *) output [11:0]cfg_vf_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_power_state" *) output [17:0]cfg_vf_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status link_power_state" *) output [1:0]cfg_link_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt ADDR" *) input [18:0]cfg_mgmt_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_EN" *) input cfg_mgmt_write;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_DATA" *) input [31:0]cfg_mgmt_write_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt BYTE_EN" *) input [3:0]cfg_mgmt_byte_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_EN" *) input cfg_mgmt_read;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_DATA" *) output [31:0]cfg_mgmt_read_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_WRITE_DONE" *) output cfg_mgmt_read_write_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt TYPE1_CFG_REG_ACCESS" *) input cfg_mgmt_type1_cfg_reg_access;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_cor_out" *) output cfg_err_cor_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_nonfatal_out" *) output cfg_err_nonfatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_fatal_out" *) output cfg_err_fatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltr_enable" *) output cfg_ltr_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltssm_state" *) output [5:0]cfg_ltssm_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rcb_status" *) output [1:0]cfg_rcb_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status dpa_substate_change" *) output [1:0]cfg_dpa_substate_change;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status obff_enable" *) output [1:0]cfg_obff_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status pl_status_change" *) output cfg_pl_status_change;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tph_requester_enable" *) output [1:0]cfg_tph_requester_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tph_st_mode" *) output [5:0]cfg_tph_st_mode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_tph_requester_enable" *) output [5:0]cfg_vf_tph_requester_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_tph_st_mode" *) output [17:0]cfg_vf_tph_st_mode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd" *) output cfg_msg_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd_data" *) output [7:0]cfg_msg_received_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd_type" *) output [4:0]cfg_msg_received_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT" *) input cfg_msg_transmit;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_TYPE" *) input [2:0]cfg_msg_transmit_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_DATA" *) input [31:0]cfg_msg_transmit_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_DONE" *) output cfg_msg_transmit_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc PH" *) output [7:0]cfg_fc_ph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc PD" *) output [11:0]cfg_fc_pd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc NPH" *) output [7:0]cfg_fc_nph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc NPD" *) output [11:0]cfg_fc_npd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc CPLH" *) output [7:0]cfg_fc_cplh;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc CPLD" *) output [11:0]cfg_fc_cpld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc SEL" *) input [2:0]cfg_fc_sel;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_per_func_status:1.0 pcie3_per_func_status STATUS_CONTROL" *) input [2:0]cfg_per_func_status_control;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_per_func_status:1.0 pcie3_per_func_status STATUS_DATA" *) output [15:0]cfg_per_func_status_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_number" *) input [2:0]cfg_per_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_output_request" *) input cfg_per_function_output_request;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_update_done" *) output cfg_per_function_update_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control subsys_vend_id" *) input [15:0]cfg_subsys_vend_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control dsn" *) input [63:0]cfg_dsn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control power_state_change_ack" *) input cfg_power_state_change_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control power_state_change_interrupt" *) output cfg_power_state_change_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control err_cor_in" *) input cfg_err_cor_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control err_uncor_in" *) input cfg_err_uncor_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control flr_in_process" *) output [1:0]cfg_flr_in_process;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control flr_done" *) input [1:0]cfg_flr_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control vf_flr_in_process" *) output [5:0]cfg_vf_flr_in_process;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control vf_flr_done" *) input [5:0]cfg_vf_flr_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control link_training_enable" *) input cfg_link_training_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt INTx_VECTOR" *) input [3:0]cfg_interrupt_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt PENDING" *) input [1:0]cfg_interrupt_pending;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt SENT" *) output cfg_interrupt_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi enable" *) output [1:0]cfg_interrupt_msi_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi vf_enable" *) output [5:0]cfg_interrupt_msi_vf_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi mmenable" *) output [5:0]cfg_interrupt_msi_mmenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi mask_update" *) output cfg_interrupt_msi_mask_update;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi data" *) output [31:0]cfg_interrupt_msi_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi select" *) input [3:0]cfg_interrupt_msi_select;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi int_vector" *) input [31:0]cfg_interrupt_msi_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi pending_status" *) input [63:0]cfg_interrupt_msi_pending_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi sent" *) output cfg_interrupt_msi_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi fail" *) output cfg_interrupt_msi_fail;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi attr" *) input [2:0]cfg_interrupt_msi_attr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_present" *) input cfg_interrupt_msi_tph_present;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_type" *) input [1:0]cfg_interrupt_msi_tph_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_st_tag" *) input [8:0]cfg_interrupt_msi_tph_st_tag;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi function_number" *) input [2:0]cfg_interrupt_msi_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control hot_reset_out" *) output cfg_hot_reset_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control config_space_enable" *) input cfg_config_space_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control req_pm_transition_l23_ready" *) input cfg_req_pm_transition_l23_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control hot_reset_in" *) input cfg_hot_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_port_number" *) input [7:0]cfg_ds_port_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_bus_number" *) input [7:0]cfg_ds_bus_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_device_number" *) input [4:0]cfg_ds_device_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_function_number" *) input [2:0]cfg_ds_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.sys_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input sys_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.sys_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.sys_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input sys_reset;

  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [63:0]m_axis_cq_tdata;
  wire [1:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [63:0]m_axis_rc_tdata;
  wire [1:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mmcm_lock;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_dclk_in;
  wire pipe_gen3_out;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_rxoutclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxusrclk_in;
  wire pipe_txoutclk_out;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire [63:0]s_axis_cc_tdata;
  wire [1:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [63:0]s_axis_rq_tdata;
  wire [1:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_clk;
  wire sys_reset;
  wire user_app_rdy;
  wire user_clk;
  wire user_lnk_up;
  wire user_reset;
  wire NLW_inst_cfg_ext_read_received_UNCONNECTED;
  wire NLW_inst_cfg_ext_write_received_UNCONNECTED;
  wire NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED;
  wire NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED;
  wire NLW_inst_ext_ch_gt_drpclk_UNCONNECTED;
  wire NLW_inst_int_dclk_out_UNCONNECTED;
  wire NLW_inst_int_oobclk_out_UNCONNECTED;
  wire NLW_inst_int_pclk_out_slave_UNCONNECTED;
  wire NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED;
  wire NLW_inst_int_userclk1_out_UNCONNECTED;
  wire NLW_inst_int_userclk2_out_UNCONNECTED;
  wire NLW_inst_pcie_drp_rdy_UNCONNECTED;
  wire NLW_inst_pipe_qrst_idle_UNCONNECTED;
  wire NLW_inst_pipe_rate_idle_UNCONNECTED;
  wire NLW_inst_pipe_rst_idle_UNCONNECTED;
  wire NLW_inst_qpll_drp_clk_UNCONNECTED;
  wire NLW_inst_qpll_drp_gen3_UNCONNECTED;
  wire NLW_inst_qpll_drp_ovrd_UNCONNECTED;
  wire NLW_inst_qpll_drp_rst_n_UNCONNECTED;
  wire NLW_inst_qpll_drp_start_UNCONNECTED;
  wire NLW_inst_qpll_qplld_UNCONNECTED;
  wire NLW_inst_startup_cfgclk_UNCONNECTED;
  wire NLW_inst_startup_cfgmclk_UNCONNECTED;
  wire NLW_inst_startup_eos_UNCONNECTED;
  wire NLW_inst_startup_preq_UNCONNECTED;
  wire NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED;
  wire [7:0]NLW_inst_cfg_ext_function_number_UNCONNECTED;
  wire [9:0]NLW_inst_cfg_ext_register_number_UNCONNECTED;
  wire [3:0]NLW_inst_cfg_ext_write_byte_enable_UNCONNECTED;
  wire [31:0]NLW_inst_cfg_ext_write_data_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED;
  wire [25:0]NLW_inst_common_commands_out_UNCONNECTED;
  wire [15:0]NLW_inst_ext_ch_gt_drpdo_UNCONNECTED;
  wire [0:0]NLW_inst_ext_ch_gt_drprdy_UNCONNECTED;
  wire [0:0]NLW_inst_gt_ch_drp_rdy_UNCONNECTED;
  wire [31:0]NLW_inst_icap_o_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplllock_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutclk_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_int_rxoutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcie_drp_do_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_cpll_lock_UNCONNECTED;
  wire [31:0]NLW_inst_pipe_debug_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_0_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_1_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_2_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_3_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_4_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_5_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_6_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_7_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_8_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_debug_9_UNCONNECTED;
  wire [14:0]NLW_inst_pipe_dmonitorout_UNCONNECTED;
  wire [6:0]NLW_inst_pipe_drp_fsm_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_eyescandataerror_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_qpll_lock_UNCONNECTED;
  wire [11:0]NLW_inst_pipe_qrst_fsm_UNCONNECTED;
  wire [4:0]NLW_inst_pipe_rate_fsm_UNCONNECTED;
  wire [4:0]NLW_inst_pipe_rst_fsm_UNCONNECTED;
  wire [2:0]NLW_inst_pipe_rxbufstatus_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxcommadet_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxdisperr_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxdlysresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxnotintable_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxphaligndone_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxpmaresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxprbserr_UNCONNECTED;
  wire [2:0]NLW_inst_pipe_rxstatus_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_rxsyncdone_UNCONNECTED;
  wire [6:0]NLW_inst_pipe_sync_fsm_rx_UNCONNECTED;
  wire [5:0]NLW_inst_pipe_sync_fsm_tx_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_0_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_1_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_2_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_3_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_4_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_5_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_6_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_7_sigs_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_txdlysresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_txphaligndone_UNCONNECTED;
  wire [0:0]NLW_inst_pipe_txphinitdone_UNCONNECTED;
  wire [1:0]NLW_inst_qpll_qpllreset_UNCONNECTED;
  wire [31:0]NLW_inst_user_tph_stt_read_data_UNCONNECTED;

  (* ARI_CAP_ENABLE = "FALSE" *) 
  (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
  (* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE" *) 
  (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
  (* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) 
  (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_RC_STRADDLE = "FALSE" *) 
  (* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) 
  (* AXISTEN_IF_WIDTH = "2'b00" *) 
  (* CFG_CTL_IF = "TRUE" *) 
  (* CFG_EXT_IF = "TRUE" *) 
  (* CFG_FC_IF = "TRUE" *) 
  (* CFG_MGMT_IF = "TRUE" *) 
  (* CFG_STATUS_IF = "TRUE" *) 
  (* CFG_TX_MSG_IF = "TRUE" *) 
  (* COMPLETION_SPACE = "16KB" *) 
  (* CRM_CORE_CLK_FREQ_500 = "FALSE" *) 
  (* CRM_USER_CLK_FREQ = "2'b00" *) 
  (* C_DATA_WIDTH = "64" *) 
  (* DBG_DESCRAMBLE_EN = "TRUE" *) 
  (* DEV_PORT_TYPE = "0" *) 
  (* DNSTREAM_LINK_NUM = "8'b00000000" *) 
  (* ENABLE_FAST_SIM_TRAINING = "TRUE" *) 
  (* ENABLE_JTAG_DBG = "FALSE" *) 
  (* EXT_CH_GT_DRP = "FALSE" *) 
  (* EXT_PIPE_INTERFACE = "FALSE" *) 
  (* EXT_PIPE_SIM = "FALSE" *) 
  (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
  (* GEN3_PCS_AUTO_REALIGN = "2'b01" *) 
  (* GEN3_PCS_RX_ELECIDLE_INTERNAL = "TRUE" *) 
  (* IMPL_TARGET = "HARD" *) 
  (* INTERFACE_SPEED = "250 MHZ" *) 
  (* KEEP_WIDTH = "2" *) 
  (* LL_ACK_TIMEOUT = "9'b000000000" *) 
  (* LL_ACK_TIMEOUT_EN = "FALSE" *) 
  (* LL_ACK_TIMEOUT_FUNC = "0" *) 
  (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_REPLAY_TIMEOUT = "9'b000000000" *) 
  (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) 
  (* LL_REPLAY_TIMEOUT_FUNC = "0" *) 
  (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) 
  (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) 
  (* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) 
  (* MSIX_EN = "FALSE" *) 
  (* MSI_EN = "TRUE" *) 
  (* MULT_PF_DES = "TRUE" *) 
  (* NO_DECODE_LOGIC = "FALSE" *) 
  (* PCIE_ASYNC_EN = "FALSE" *) 
  (* PCIE_CHAN_BOND = "0" *) 
  (* PCIE_CHAN_BOND_EN = "FALSE" *) 
  (* PCIE_DRP = "FALSE" *) 
  (* PCIE_EXT_CLK = "TRUE" *) 
  (* PCIE_EXT_GT_COMMON = "FALSE" *) 
  (* PCIE_FAST_CONFIG = "NONE" *) 
  (* PCIE_GT_DEVICE = "GTH" *) 
  (* PCIE_LINK_SPEED = "3" *) 
  (* PCIE_LPM_DFE = "LPM" *) 
  (* PCIE_TXBUF_EN = "FALSE" *) 
  (* PCIE_USE_MODE = "2.1" *) 
  (* PER_FUNC_STATUS_IF = "TRUE" *) 
  (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
  (* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
  (* PF0_AER_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
  (* PF0_ARI_CAP_VER = "4'b0001" *) 
  (* PF0_BAR0_APERTURE_SIZE = "5'b00100" *) 
  (* PF0_BAR0_CONTROL = "3'b100" *) 
  (* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR1_CONTROL = "3'b000" *) 
  (* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR2_CONTROL = "3'b000" *) 
  (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR3_CONTROL = "3'b000" *) 
  (* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR4_CONTROL = "3'b000" *) 
  (* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR5_CONTROL = "3'b000" *) 
  (* PF0_BIST_REGISTER = "8'b00000000" *) 
  (* PF0_CAPABILITY_POINTER = "8'b10000000" *) 
  (* PF0_CLASS_CODE = "24'b000001011000000000000000" *) 
  (* PF0_DEVICE_ID = "16'b0111000000010001" *) 
  (* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE" *) 
  (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
  (* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) 
  (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
  (* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) 
  (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) 
  (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
  (* PF0_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
  (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
  (* PF0_DPA_CAP_VER = "4'b0001" *) 
  (* PF0_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
  (* PF0_INTERRUPT_LINE = "8'b00000000" *) 
  (* PF0_INTERRUPT_PIN = "3'b001" *) 
  (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
  (* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE" *) 
  (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) 
  (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
  (* PF0_LTR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_LTR_CAP_VER = "4'b0001" *) 
  (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF0_MSIX_CAP_PBA_BIR = "0" *) 
  (* PF0_MSIX_CAP_PBA_OFFSET = "0" *) 
  (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
  (* PF0_MSIX_CAP_TABLE_OFFSET = "0" *) 
  (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) 
  (* PF0_PB_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
  (* PF0_PB_CAP_VER = "4'b0001" *) 
  (* PF0_PM_CAP_ID = "8'b00000001" *) 
  (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
  (* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) 
  (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) 
  (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
  (* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) 
  (* PF0_PM_CAP_VER_ID = "3'b011" *) 
  (* PF0_PM_CSR_NOSOFTRESET = "TRUE" *) 
  (* PF0_RBAR_CAP_ENABLE = "FALSE" *) 
  (* PF0_RBAR_CAP_INDEX0 = "3'b000" *) 
  (* PF0_RBAR_CAP_INDEX1 = "3'b000" *) 
  (* PF0_RBAR_CAP_INDEX2 = "3'b000" *) 
  (* PF0_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_VER = "4'b0001" *) 
  (* PF0_RBAR_NUM = "3'b001" *) 
  (* PF0_REVISION_ID = "8'b00000000" *) 
  (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
  (* PF0_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
  (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
  (* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
  (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
  (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
  (* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) 
  (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) 
  (* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* PF0_TPHR_CAP_ENABLE = "FALSE" *) 
  (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* PF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* PF0_TPHR_CAP_VER = "4'b0001" *) 
  (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_VC_CAP_VER = "4'b0001" *) 
  (* PF0_VENDOR_ID = "16'b0001000011101110" *) 
  (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
  (* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
  (* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
  (* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR0_CONTROL = "3'b000" *) 
  (* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR1_CONTROL = "3'b000" *) 
  (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR2_CONTROL = "3'b000" *) 
  (* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR3_CONTROL = "3'b000" *) 
  (* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR4_CONTROL = "3'b000" *) 
  (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR5_CONTROL = "3'b000" *) 
  (* PF1_BIST_REGISTER = "8'b00000000" *) 
  (* PF1_CAPABILITY_POINTER = "8'b10000000" *) 
  (* PF1_CLASS_CODE = "24'b000001011000000000000000" *) 
  (* PF1_DEVICE_ID = "16'b0111000000010001" *) 
  (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
  (* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
  (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
  (* PF1_DPA_CAP_VER = "4'b0001" *) 
  (* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) 
  (* PF1_INTERRUPT_LINE = "8'b00000000" *) 
  (* PF1_INTERRUPT_PIN = "3'b000" *) 
  (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_MSIX_CAP_PBA_BIR = "0" *) 
  (* PF1_MSIX_CAP_PBA_OFFSET = "0" *) 
  (* PF1_MSIX_CAP_TABLE_BIR = "0" *) 
  (* PF1_MSIX_CAP_TABLE_OFFSET = "0" *) 
  (* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
  (* PF1_PB_CAP_VER = "4'b0001" *) 
  (* PF1_PM_CAP_ID = "8'b00000001" *) 
  (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_PM_CAP_VER_ID = "3'b011" *) 
  (* PF1_RBAR_CAP_ENABLE = "FALSE" *) 
  (* PF1_RBAR_CAP_INDEX0 = "3'b000" *) 
  (* PF1_RBAR_CAP_INDEX1 = "3'b000" *) 
  (* PF1_RBAR_CAP_INDEX2 = "3'b000" *) 
  (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_VER = "4'b0001" *) 
  (* PF1_RBAR_NUM = "3'b001" *) 
  (* PF1_REVISION_ID = "8'b00000000" *) 
  (* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
  (* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
  (* PF1_SRIOV_CAP_VER = "4'b0000" *) 
  (* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
  (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) 
  (* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
  (* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) 
  (* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* PF1_TPHR_CAP_ENABLE = "FALSE" *) 
  (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* PF1_TPHR_CAP_VER = "4'b0001" *) 
  (* PIPE_PIPELINE_STAGES = "0" *) 
  (* PIPE_SIM = "FALSE" *) 
  (* PIPE_SIM_MODE = "FALSE" *) 
  (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) 
  (* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) 
  (* PL_DISABLE_SCRAMBLING = "FALSE" *) 
  (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) 
  (* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) 
  (* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) 
  (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) 
  (* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) 
  (* PL_EQ_BYPASS_PHASE23 = "FALSE" *) 
  (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) 
  (* PL_LANE0_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE1_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE2_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE3_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE4_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE5_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE6_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE7_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LINK_CAP_MAX_LINK_SPEED = "3'b001" *) 
  (* PL_LINK_CAP_MAX_LINK_WIDTH = "4'b0001" *) 
  (* PL_N_FTS_COMCLK_GEN1 = "255" *) 
  (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
  (* PL_N_FTS_COMCLK_GEN3 = "255" *) 
  (* PL_N_FTS_GEN1 = "255" *) 
  (* PL_N_FTS_GEN2 = "255" *) 
  (* PL_N_FTS_GEN3 = "255" *) 
  (* PL_UPSTREAM_FACING = "TRUE" *) 
  (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
  (* PM_ASPML1_ENTRY_DELAY = "20'b00000001110101001100" *) 
  (* PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE" *) 
  (* PM_L1_REENTRY_DELAY = "25000" *) 
  (* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) 
  (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) 
  (* POWER_DOWN = "FALSE" *) 
  (* RCV_MSG_IF = "TRUE" *) 
  (* REF_CLK_FREQ = "0" *) 
  (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
  (* SIM_VERSION = "1.0" *) 
  (* SPARE_BIT0 = "0" *) 
  (* SPARE_BIT1 = "0" *) 
  (* SPARE_BIT2 = "0" *) 
  (* SPARE_BIT3 = "0" *) 
  (* SPARE_BIT4 = "0" *) 
  (* SPARE_BIT5 = "0" *) 
  (* SPARE_BIT6 = "0" *) 
  (* SPARE_BIT7 = "0" *) 
  (* SPARE_BIT8 = "0" *) 
  (* SPARE_BYTE0 = "8'b00000000" *) 
  (* SPARE_BYTE1 = "8'b00000000" *) 
  (* SPARE_BYTE2 = "8'b00000000" *) 
  (* SPARE_BYTE3 = "8'b00000000" *) 
  (* SPARE_WORD0 = "0" *) 
  (* SPARE_WORD1 = "32'b00000000000000000000000000000000" *) 
  (* SPARE_WORD2 = "0" *) 
  (* SPARE_WORD3 = "0" *) 
  (* SRIOV_CAP_ENABLE = "FALSE" *) 
  (* TCQ = "100" *) 
  (* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) 
  (* TL_COMPL_TIMEOUT_REG1 = "28'b0011001000010001011000100000" *) 
  (* TL_CREDITS_CD = "12'b000000000000" *) 
  (* TL_CREDITS_CH = "8'b00000000" *) 
  (* TL_CREDITS_NPD = "12'b000000101000" *) 
  (* TL_CREDITS_NPH = "8'b00100000" *) 
  (* TL_CREDITS_PD = "12'b000110011000" *) 
  (* TL_CREDITS_PH = "8'b00100000" *) 
  (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE" *) 
  (* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
  (* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
  (* TL_LEGACY_MODE_ENABLE = "FALSE" *) 
  (* TL_PF_ENABLE_REG = "FALSE" *) 
  (* TL_TAG_MGMT_ENABLE = "TRUE" *) 
  (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
  (* TX_FC_IF = "TRUE" *) 
  (* TX_MARGIN_FULL_0 = "7'b1001111" *) 
  (* TX_MARGIN_FULL_1 = "7'b1001110" *) 
  (* TX_MARGIN_FULL_2 = "7'b1001101" *) 
  (* TX_MARGIN_FULL_3 = "7'b1001100" *) 
  (* TX_MARGIN_FULL_4 = "7'b1000011" *) 
  (* TX_MARGIN_LOW_0 = "7'b1000101" *) 
  (* TX_MARGIN_LOW_1 = "7'b1000110" *) 
  (* TX_MARGIN_LOW_2 = "7'b1000011" *) 
  (* TX_MARGIN_LOW_3 = "7'b1000010" *) 
  (* TX_MARGIN_LOW_4 = "7'b1000000" *) 
  (* USER_CLK2_FREQ = "2" *) 
  (* USER_CLK_FREQ = "4" *) 
  (* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF0_CAPABILITY_POINTER = "8'b10000000" *) 
  (* VF0_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF0_MSIX_CAP_PBA_OFFSET = "0" *) 
  (* VF0_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF0_MSIX_CAP_TABLE_OFFSET = "0" *) 
  (* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF0_PM_CAP_ID = "8'b00000001" *) 
  (* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF0_PM_CAP_VER_ID = "3'b011" *) 
  (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF0_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF0_TPHR_CAP_VER = "4'b0001" *) 
  (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF1_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF1_MSIX_CAP_PBA_OFFSET = "0" *) 
  (* VF1_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF1_MSIX_CAP_TABLE_OFFSET = "0" *) 
  (* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF1_PM_CAP_ID = "8'b00000001" *) 
  (* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF1_PM_CAP_VER_ID = "3'b011" *) 
  (* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF1_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF1_TPHR_CAP_VER = "4'b0001" *) 
  (* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF2_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF2_MSIX_CAP_PBA_OFFSET = "0" *) 
  (* VF2_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF2_MSIX_CAP_TABLE_OFFSET = "0" *) 
  (* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF2_PM_CAP_ID = "8'b00000001" *) 
  (* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF2_PM_CAP_VER_ID = "3'b011" *) 
  (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF2_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF2_TPHR_CAP_VER = "4'b0001" *) 
  (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF3_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF3_MSIX_CAP_PBA_OFFSET = "0" *) 
  (* VF3_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF3_MSIX_CAP_TABLE_OFFSET = "0" *) 
  (* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF3_PM_CAP_ID = "8'b00000001" *) 
  (* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF3_PM_CAP_VER_ID = "3'b011" *) 
  (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF3_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF3_TPHR_CAP_VER = "4'b0001" *) 
  (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF4_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF4_MSIX_CAP_PBA_OFFSET = "0" *) 
  (* VF4_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF4_MSIX_CAP_TABLE_OFFSET = "0" *) 
  (* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF4_PM_CAP_ID = "8'b00000001" *) 
  (* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF4_PM_CAP_VER_ID = "3'b011" *) 
  (* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF4_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF4_TPHR_CAP_VER = "4'b0001" *) 
  (* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF5_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF5_MSIX_CAP_PBA_OFFSET = "0" *) 
  (* VF5_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF5_MSIX_CAP_TABLE_OFFSET = "0" *) 
  (* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF5_PM_CAP_ID = "8'b00000001" *) 
  (* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF5_PM_CAP_VER_ID = "3'b011" *) 
  (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF5_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF5_TPHR_CAP_VER = "4'b0001" *) 
  (* WIN10_INTEROP = "FALSE" *) 
  (* component_name = "pcie3_7x_v4_3_4" *) 
  (* gen_x0y0_ucf = "1" *) 
  (* gen_x0y1_ucf = "0" *) 
  (* gen_x0y2_ucf = "0" *) 
  (* gen_x0y3_ucf = "0" *) 
  (* pcie_blk_locn = "0" *) 
  (* silicon_revision = "Production" *) 
  (* xlnx_ref_board = "0" *) 
  pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx inst
       (.cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(NLW_inst_cfg_ext_function_number_UNCONNECTED[7:0]),
        .cfg_ext_read_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_ext_read_data_valid(1'b0),
        .cfg_ext_read_received(NLW_inst_cfg_ext_read_received_UNCONNECTED),
        .cfg_ext_register_number(NLW_inst_cfg_ext_register_number_UNCONNECTED[9:0]),
        .cfg_ext_write_byte_enable(NLW_inst_cfg_ext_write_byte_enable_UNCONNECTED[3:0]),
        .cfg_ext_write_data(NLW_inst_cfg_ext_write_data_UNCONNECTED[31:0]),
        .cfg_ext_write_received(NLW_inst_cfg_ext_write_received_UNCONNECTED),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_interrupt_msix_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_interrupt_msix_enable(NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED[1:0]),
        .cfg_interrupt_msix_fail(NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED),
        .cfg_interrupt_msix_int(1'b0),
        .cfg_interrupt_msix_mask(NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED[1:0]),
        .cfg_interrupt_msix_sent(NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED),
        .cfg_interrupt_msix_vf_enable(NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED[5:0]),
        .cfg_interrupt_msix_vf_mask(NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED[5:0]),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .common_commands_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common_commands_out(NLW_inst_common_commands_out_UNCONNECTED[25:0]),
        .cpllpd(1'b0),
        .ext_ch_gt_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpclk(NLW_inst_ext_ch_gt_drpclk_UNCONNECTED),
        .ext_ch_gt_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpdo(NLW_inst_ext_ch_gt_drpdo_UNCONNECTED[15:0]),
        .ext_ch_gt_drpen(1'b0),
        .ext_ch_gt_drprdy(NLW_inst_ext_ch_gt_drprdy_UNCONNECTED[0]),
        .ext_ch_gt_drpwe(1'b0),
        .free_run_clock(1'b0),
        .gt_ch_drp_rdy(NLW_inst_gt_ch_drp_rdy_UNCONNECTED[0]),
        .icap_clk(1'b0),
        .icap_csib(1'b1),
        .icap_i({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .icap_o(NLW_inst_icap_o_UNCONNECTED[31:0]),
        .icap_rdwrb(1'b1),
        .int_dclk_out(NLW_inst_int_dclk_out_UNCONNECTED),
        .int_oobclk_out(NLW_inst_int_oobclk_out_UNCONNECTED),
        .int_pclk_out_slave(NLW_inst_int_pclk_out_slave_UNCONNECTED),
        .int_pclk_sel_slave(1'b0),
        .int_pipe_rxusrclk_out(NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED),
        .int_qplllock_out(NLW_inst_int_qplllock_out_UNCONNECTED[1:0]),
        .int_qplloutclk_out(NLW_inst_int_qplloutclk_out_UNCONNECTED[1:0]),
        .int_qplloutrefclk_out(NLW_inst_int_qplloutrefclk_out_UNCONNECTED[1:0]),
        .int_rxoutclk_out(NLW_inst_int_rxoutclk_out_UNCONNECTED[0]),
        .int_userclk1_out(NLW_inst_int_userclk1_out_UNCONNECTED),
        .int_userclk2_out(NLW_inst_int_userclk2_out_UNCONNECTED),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .mmcm_lock(mmcm_lock),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_clk(1'b1),
        .pcie_drp_di({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcie_drp_do(NLW_inst_pcie_drp_do_UNCONNECTED[15:0]),
        .pcie_drp_en(1'b0),
        .pcie_drp_rdy(NLW_inst_pcie_drp_rdy_UNCONNECTED),
        .pcie_drp_we(1'b0),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_cpll_lock(NLW_inst_pipe_cpll_lock_UNCONNECTED[0]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_debug(NLW_inst_pipe_debug_UNCONNECTED[31:0]),
        .pipe_debug_0(NLW_inst_pipe_debug_0_UNCONNECTED[0]),
        .pipe_debug_1(NLW_inst_pipe_debug_1_UNCONNECTED[0]),
        .pipe_debug_2(NLW_inst_pipe_debug_2_UNCONNECTED[0]),
        .pipe_debug_3(NLW_inst_pipe_debug_3_UNCONNECTED[0]),
        .pipe_debug_4(NLW_inst_pipe_debug_4_UNCONNECTED[0]),
        .pipe_debug_5(NLW_inst_pipe_debug_5_UNCONNECTED[0]),
        .pipe_debug_6(NLW_inst_pipe_debug_6_UNCONNECTED[0]),
        .pipe_debug_7(NLW_inst_pipe_debug_7_UNCONNECTED[0]),
        .pipe_debug_8(NLW_inst_pipe_debug_8_UNCONNECTED[0]),
        .pipe_debug_9(NLW_inst_pipe_debug_9_UNCONNECTED[0]),
        .pipe_dmonitorout(NLW_inst_pipe_dmonitorout_UNCONNECTED[14:0]),
        .pipe_drp_fsm(NLW_inst_pipe_drp_fsm_UNCONNECTED[6:0]),
        .pipe_eyescandataerror(NLW_inst_pipe_eyescandataerror_UNCONNECTED[0]),
        .pipe_gen3_out(pipe_gen3_out),
        .pipe_loopback({1'b0,1'b0,1'b0}),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qpll_lock(NLW_inst_pipe_qpll_lock_UNCONNECTED[0]),
        .pipe_qrst_fsm(NLW_inst_pipe_qrst_fsm_UNCONNECTED[11:0]),
        .pipe_qrst_idle(NLW_inst_pipe_qrst_idle_UNCONNECTED),
        .pipe_rate_fsm(NLW_inst_pipe_rate_fsm_UNCONNECTED[4:0]),
        .pipe_rate_idle(NLW_inst_pipe_rate_idle_UNCONNECTED),
        .pipe_rst_fsm(NLW_inst_pipe_rst_fsm_UNCONNECTED[4:0]),
        .pipe_rst_idle(NLW_inst_pipe_rst_idle_UNCONNECTED),
        .pipe_rx_0_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_1_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_2_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_3_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_4_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_5_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_6_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_7_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rxbufstatus(NLW_inst_pipe_rxbufstatus_UNCONNECTED[2:0]),
        .pipe_rxcommadet(NLW_inst_pipe_rxcommadet_UNCONNECTED[0]),
        .pipe_rxdisperr(NLW_inst_pipe_rxdisperr_UNCONNECTED[7:0]),
        .pipe_rxdlysresetdone(NLW_inst_pipe_rxdlysresetdone_UNCONNECTED[0]),
        .pipe_rxnotintable(NLW_inst_pipe_rxnotintable_UNCONNECTED[7:0]),
        .pipe_rxoutclk_in(pipe_rxoutclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(NLW_inst_pipe_rxphaligndone_UNCONNECTED[0]),
        .pipe_rxpmaresetdone(NLW_inst_pipe_rxpmaresetdone_UNCONNECTED[0]),
        .pipe_rxprbscntreset(1'b0),
        .pipe_rxprbserr(NLW_inst_pipe_rxprbserr_UNCONNECTED[0]),
        .pipe_rxprbssel({1'b0,1'b0,1'b0}),
        .pipe_rxstatus(NLW_inst_pipe_rxstatus_UNCONNECTED[2:0]),
        .pipe_rxsyncdone(NLW_inst_pipe_rxsyncdone_UNCONNECTED[0]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_sync_fsm_rx(NLW_inst_pipe_sync_fsm_rx_UNCONNECTED[6:0]),
        .pipe_sync_fsm_tx(NLW_inst_pipe_sync_fsm_tx_UNCONNECTED[5:0]),
        .pipe_tx_0_sigs(NLW_inst_pipe_tx_0_sigs_UNCONNECTED[83:0]),
        .pipe_tx_1_sigs(NLW_inst_pipe_tx_1_sigs_UNCONNECTED[83:0]),
        .pipe_tx_2_sigs(NLW_inst_pipe_tx_2_sigs_UNCONNECTED[83:0]),
        .pipe_tx_3_sigs(NLW_inst_pipe_tx_3_sigs_UNCONNECTED[83:0]),
        .pipe_tx_4_sigs(NLW_inst_pipe_tx_4_sigs_UNCONNECTED[83:0]),
        .pipe_tx_5_sigs(NLW_inst_pipe_tx_5_sigs_UNCONNECTED[83:0]),
        .pipe_tx_6_sigs(NLW_inst_pipe_tx_6_sigs_UNCONNECTED[83:0]),
        .pipe_tx_7_sigs(NLW_inst_pipe_tx_7_sigs_UNCONNECTED[83:0]),
        .pipe_txdlysresetdone(NLW_inst_pipe_txdlysresetdone_UNCONNECTED[0]),
        .pipe_txinhibit(1'b0),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(NLW_inst_pipe_txphaligndone_UNCONNECTED[0]),
        .pipe_txphinitdone(NLW_inst_pipe_txphinitdone_UNCONNECTED[0]),
        .pipe_txprbsforceerr(1'b0),
        .pipe_txprbssel({1'b0,1'b0,1'b0}),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .powerdown(1'b0),
        .qpll_drp_clk(NLW_inst_qpll_drp_clk_UNCONNECTED),
        .qpll_drp_crscode({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_done({1'b0,1'b0}),
        .qpll_drp_fsm({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll_drp_gen3(NLW_inst_qpll_drp_gen3_UNCONNECTED),
        .qpll_drp_ovrd(NLW_inst_qpll_drp_ovrd_UNCONNECTED),
        .qpll_drp_reset({1'b0,1'b0}),
        .qpll_drp_rst_n(NLW_inst_qpll_drp_rst_n_UNCONNECTED),
        .qpll_drp_start(NLW_inst_qpll_drp_start_UNCONNECTED),
        .qpll_qplld(NLW_inst_qpll_qplld_UNCONNECTED),
        .qpll_qplllock({1'b0,1'b0}),
        .qpll_qplloutclk({1'b0,1'b0}),
        .qpll_qplloutrefclk({1'b0,1'b0}),
        .qpll_qpllreset(NLW_inst_qpll_qpllreset_UNCONNECTED[1:0]),
        .qpllpd(1'b0),
        .rxpd({1'b0,1'b0}),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .startup_cfgclk(NLW_inst_startup_cfgclk_UNCONNECTED),
        .startup_cfgmclk(NLW_inst_startup_cfgmclk_UNCONNECTED),
        .startup_clk(1'b0),
        .startup_eos(NLW_inst_startup_eos_UNCONNECTED),
        .startup_eos_in(1'b0),
        .startup_gsr(1'b0),
        .startup_gts(1'b0),
        .startup_keyclearb(1'b1),
        .startup_pack(1'b0),
        .startup_preq(NLW_inst_startup_preq_UNCONNECTED),
        .startup_usrcclko(1'b0),
        .startup_usrcclkts(1'b1),
        .startup_usrdoneo(1'b0),
        .startup_usrdonets(1'b1),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset),
        .txdetectrx(1'b0),
        .txelecidle(1'b0),
        .txpd({1'b0,1'b0}),
        .txpdelecidlemode(1'b0),
        .user_app_rdy(user_app_rdy),
        .user_clk(user_clk),
        .user_lnk_up(user_lnk_up),
        .user_reset(user_reset),
        .user_tph_function_num({1'b0,1'b0,1'b0}),
        .user_tph_stt_address({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .user_tph_stt_read_data(NLW_inst_user_tph_stt_read_data_UNCONNECTED[31:0]),
        .user_tph_stt_read_data_valid(NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED),
        .user_tph_stt_read_enable(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_common" *) 
module pcie3_7x_0_pcie3_7x_0_gt_common
   (QPLL_QPLLLOCK,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    QPLL_DRP_DONE,
    SR,
    pipe_dclk_in,
    sys_clk,
    QPLL_QPLLPD,
    QPLL_QPLLRESET,
    QPLL_DRP_START,
    QPLL_DRP_GEN3);
  output QPLL_QPLLLOCK;
  output [0:0]int_qplloutclk_out;
  output [0:0]int_qplloutrefclk_out;
  output QPLL_DRP_DONE;
  input [0:0]SR;
  input pipe_dclk_in;
  input sys_clk;
  input QPLL_QPLLPD;
  input QPLL_QPLLRESET;
  input QPLL_DRP_START;
  input QPLL_DRP_GEN3;

  wire QPLL_DRP_DONE;
  wire QPLL_DRP_GEN3;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET;
  wire [0:0]SR;
  wire [0:0]int_qplloutclk_out;
  wire [0:0]int_qplloutrefclk_out;
  wire pipe_dclk_in;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire sys_clk;

  pcie3_7x_0_pcie3_7x_0_qpll_drp qpll_drp_i
       (.D(qpll_drp_do),
        .Q({qpll_drp_addr[7],qpll_drp_addr[5],qpll_drp_addr[2:0]}),
        .QPLL_DRP_DONE(QPLL_DRP_DONE),
        .QPLL_DRP_GEN3(QPLL_DRP_GEN3),
        .QPLL_DRP_START(QPLL_DRP_START),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .SR(SR),
        .\di_reg[15]_0 (qpll_drp_di),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we));
  pcie3_7x_0_pcie3_7x_0_qpll_wrapper qpll_wrapper_i
       (.D(qpll_drp_do),
        .Q({qpll_drp_addr[7],qpll_drp_addr[5],qpll_drp_addr[2:0]}),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLPD(QPLL_QPLLPD),
        .QPLL_QPLLRESET(QPLL_QPLLRESET),
        .int_qplloutclk_out(int_qplloutclk_out),
        .int_qplloutrefclk_out(int_qplloutrefclk_out),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_rdy(qpll_drp_rdy),
        .qpll_drp_we(qpll_drp_we),
        .rdy_reg1_reg(qpll_drp_di),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_top" *) 
module pcie3_7x_0_pcie3_7x_0_gt_top
   (pipe_cpll_lock,
    Q,
    pipe_rxpmaresetdone,
    pipe_qrst_idle,
    pipe_tx0_eqdone,
    pipe_rx0_eqdone,
    pipe_pclk_sel_out,
    pipe_rxstatus,
    \FSM_onehot_fsm_reg[10] ,
    PLGEN3PCSRXSYNCDONE,
    pipe_rx0_eq_adapt_done,
    pipe_qpll_lock,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rx0_elec_idle,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    pipe_rxsyncdone,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    RXDATA,
    RXCHARISK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6] ,
    QRST_FSM,
    \fsm_reg[6] ,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    \txeq_txcoeff_reg[18] ,
    pipe_sync_fsm_rx,
    pipe_rx0_eq_lffs_sel,
    \reg_phy_rdy_reg[1]_0 ,
    pipe_rate_fsm,
    pipe_rst_fsm,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    pipe_mmcm_lock_in,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    pipe_tx0_elec_idle,
    TXCHARDISPMODE,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    pipe_tx_deemph,
    txdetectrx_mux,
    txelecidle_mux,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    pipe_loopback,
    pipe_rxprbssel,
    PIPETXMARGIN,
    pipe_txprbssel,
    PIPETX0DATA,
    PIPETX0CHARISK,
    sys_reset,
    pipe_oobclk_in,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    qpllpd,
    D,
    \txeq_deemph_reg1_reg[5] ,
    \txeq_preset_reg1_reg[3] ,
    \rxeq_preset_reg1_reg[2] ,
    \rxeq_control_reg1_reg[1] ,
    \rxeq_txpreset_reg1_reg[3] ,
    \rxeq_lffs_reg1_reg[5] ,
    PIPETXRATE,
    txpd,
    PIPETX0POWERDOWN,
    rxpd,
    pipe_userclk2_in,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpdi);
  output [0:0]pipe_cpll_lock;
  output [0:0]Q;
  output [0:0]pipe_rxpmaresetdone;
  output pipe_qrst_idle;
  output pipe_tx0_eqdone;
  output pipe_rx0_eqdone;
  output [0:0]pipe_pclk_sel_out;
  output [2:0]pipe_rxstatus;
  output [1:0]\FSM_onehot_fsm_reg[10] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output pipe_rx0_eq_adapt_done;
  output [0:0]pipe_qpll_lock;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output pipe_rx0_elec_idle;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output [0:0]pipe_rxsyncdone;
  output [0:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [31:0]RXDATA;
  output [1:0]RXCHARISK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [0:0]int_qplloutclk_out;
  output [0:0]int_qplloutrefclk_out;
  output [5:0]\FSM_onehot_txsync_fsm.fsm_tx_reg[6] ;
  output [7:0]QRST_FSM;
  output [6:0]\fsm_reg[6] ;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output [15:0]\txeq_txcoeff_reg[18] ;
  output [0:0]pipe_sync_fsm_rx;
  output pipe_rx0_eq_lffs_sel;
  output [0:0]\reg_phy_rdy_reg[1]_0 ;
  output [4:0]pipe_rate_fsm;
  output [3:0]pipe_rst_fsm;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  input pipe_mmcm_lock_in;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input pipe_tx0_elec_idle;
  input [0:0]TXCHARDISPMODE;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input pipe_tx_deemph;
  input txdetectrx_mux;
  input txelecidle_mux;
  input [0:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [31:0]PIPETX0DATA;
  input [1:0]PIPETX0CHARISK;
  input sys_reset;
  input pipe_oobclk_in;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input [0:0]qpllpd;
  input [1:0]D;
  input [5:0]\txeq_deemph_reg1_reg[5] ;
  input [3:0]\txeq_preset_reg1_reg[3] ;
  input [2:0]\rxeq_preset_reg1_reg[2] ;
  input [1:0]\rxeq_control_reg1_reg[1] ;
  input [3:0]\rxeq_txpreset_reg1_reg[3] ;
  input [5:0]\rxeq_lffs_reg1_reg[5] ;
  input [1:0]PIPETXRATE;
  input [1:0]txpd;
  input [1:0]PIPETX0POWERDOWN;
  input [1:0]rxpd;
  input pipe_userclk2_in;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [8:0]ext_ch_gt_drpaddr;
  input [15:0]ext_ch_gt_drpdi;

  wire [1:0]D;
  wire DRP_START0;
  wire DRP_X160;
  wire DRP_X16X20_MODE0;
  wire [1:0]\FSM_onehot_fsm_reg[10] ;
  wire [5:0]\FSM_onehot_txsync_fsm.fsm_tx_reg[6] ;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [1:0]PIPETX0POWERDOWN;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [0:0]Q;
  wire [7:0]QRST_FSM;
  wire [1:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [0:0]TXCHARDISPMODE;
  wire adapt_done_cnt_i_1_n_0;
  wire converge_gen3_i_1_n_0;
  wire [0:0]cpllpd;
  wire cpllpd_i_1_n_0;
  wire cpllreset_i_1_n_0;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [6:0]\fsm_reg[6] ;
  wire gen3_exit_i_1_n_0;
  wire gen3_i_1_n_0;
  wire gtreset_i_1_n_0;
  wire [0:0]int_qplloutclk_out;
  wire [0:0]int_qplloutrefclk_out;
  wire lffs_sel_i_1_n_0;
  wire \new_txcoeff[2]_i_1_n_0 ;
  wire \oobclk_div.oobclk_i_1_n_0 ;
  wire p_0_in0_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_0_in8_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pclk_sel_i_1_n_0;
  wire phystatus_i_1_n_0;
  wire [0:0]pipe_cpll_lock;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire \pipe_lane[0].gt_wrapper_i/RX8B10BEN0 ;
  wire [2:2]\pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_adapt_done ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_lffs_sel ;
  wire \pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_new_txcoeff_done ;
  wire [1:0]\pipe_lane[0].pipe_rate_i/p_0_in ;
  wire \pipe_lane[0].pipe_rate_i/p_12_in ;
  wire [1:0]\pipe_lane[0].pipe_rate_i/p_1_in ;
  wire [1:0]\pipe_lane[0].pipe_user_i/oobclk_cnt ;
  wire \pipe_lane[0].pipe_user_i/p_0_in ;
  wire \pipe_lane[0].pipe_user_i/p_0_in3_in ;
  wire \pipe_lane[0].pipe_user_i/p_1_in4_in ;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_phystatus_rst;
  wire [0:0]pipe_qpll_lock;
  wire pipe_qrst_idle;
  wire [4:0]pipe_rate_fsm;
  wire \pipe_reset_i/userrdy ;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_eqdone;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire [0:0]pipe_sync_fsm_rx;
  wire pipe_tx0_elec_idle;
  wire pipe_tx0_eqdone;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk2_in;
  wire pipe_wrapper_i_n_0;
  wire pipe_wrapper_i_n_10;
  wire pipe_wrapper_i_n_11;
  wire pipe_wrapper_i_n_12;
  wire pipe_wrapper_i_n_13;
  wire pipe_wrapper_i_n_166;
  wire pipe_wrapper_i_n_168;
  wire pipe_wrapper_i_n_170;
  wire pipe_wrapper_i_n_171;
  wire pipe_wrapper_i_n_172;
  wire pipe_wrapper_i_n_173;
  wire pipe_wrapper_i_n_174;
  wire pipe_wrapper_i_n_175;
  wire pipe_wrapper_i_n_176;
  wire pipe_wrapper_i_n_177;
  wire pipe_wrapper_i_n_197;
  wire pipe_wrapper_i_n_198;
  wire pipe_wrapper_i_n_199;
  wire pipe_wrapper_i_n_20;
  wire pipe_wrapper_i_n_200;
  wire pipe_wrapper_i_n_201;
  wire pipe_wrapper_i_n_202;
  wire pipe_wrapper_i_n_21;
  wire pipe_wrapper_i_n_24;
  wire pipe_wrapper_i_n_241;
  wire pipe_wrapper_i_n_251;
  wire pipe_wrapper_i_n_252;
  wire pipe_wrapper_i_n_253;
  wire pipe_wrapper_i_n_254;
  wire pipe_wrapper_i_n_3;
  wire pipe_wrapper_i_n_30;
  wire pipe_wrapper_i_n_31;
  wire pipe_wrapper_i_n_36;
  wire pipe_wrapper_i_n_4;
  wire pipe_wrapper_i_n_40;
  wire pipe_wrapper_i_n_44;
  wire pipe_wrapper_i_n_45;
  wire pipe_wrapper_i_n_5;
  wire pipe_wrapper_i_n_6;
  wire pipe_wrapper_i_n_7;
  wire pipe_wrapper_i_n_8;
  wire pipe_wrapper_i_n_9;
  wire powerdown;
  wire [0:0]qpllpd;
  wire qpllpd_i_1_n_0;
  wire qpllreset_i_1_n_0;
  wire \rate_out[0]_i_1_n_0 ;
  wire rate_qpllpd;
  wire rate_qpllreset;
  wire [0:0]rate_rate_0;
  wire [0:0]rate_sysclksel_0;
  wire ratedone_i_1_n_0;
  wire [0:0]\reg_phy_rdy_reg[1]_0 ;
  wire \reg_phy_rdy_reg_n_0_[0] ;
  wire rst_cpllreset;
  wire rst_gtreset;
  wire rst_userrdy;
  wire rxeq_adapt_done_i_1_n_0;
  wire rxeq_adapt_done_reg_i_1_n_0;
  wire [1:0]\rxeq_control_reg1_reg[1] ;
  wire [5:0]\rxeq_lffs_reg1_reg[5] ;
  wire rxeq_lffs_sel_i_1_n_0;
  wire \rxeq_new_txcoeff[2]_i_1_n_0 ;
  wire [2:0]\rxeq_preset_reg1_reg[2] ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3] ;
  wire [1:0]rxpd;
  wire rxratedone_i_1_n_0;
  wire sys_clk;
  wire sys_reset;
  wire \sysclksel[0]_i_1_n_0 ;
  wire txdetectrx_mux;
  wire txelecidle_mux;
  wire [5:0]\txeq_deemph_reg1_reg[5] ;
  wire [3:0]\txeq_preset_reg1_reg[3] ;
  wire [15:0]\txeq_txcoeff_reg[18] ;
  wire [1:0]txpd;
  wire [0:0]txpdelecidlemode;
  wire txpmareset_i_1_n_0;
  wire txratedone_i_1_n_0;
  wire user_resetdone;
  wire userrdy_i_1_n_0;

  LUT6 #(
    .INIT(64'h00000AAAFFFF0800)) 
    adapt_done_cnt_i_1
       (.I0(pipe_wrapper_i_n_197),
        .I1(pipe_wrapper_i_n_198),
        .I2(pipe_wrapper_i_n_21),
        .I3(pipe_wrapper_i_n_20),
        .I4(pipe_wrapper_i_n_166),
        .I5(pipe_wrapper_i_n_251),
        .O(adapt_done_cnt_i_1_n_0));
  LUT3 #(
    .INIT(8'hC8)) 
    converge_gen3_i_1
       (.I0(pipe_wrapper_i_n_31),
        .I1(pipe_wrapper_i_n_30),
        .I2(pipe_wrapper_i_n_172),
        .O(converge_gen3_i_1_n_0));
  LUT5 #(
    .INIT(32'h404F4040)) 
    cpllpd_i_1
       (.I0(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I1(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I2(pipe_wrapper_i_n_5),
        .I3(pipe_wrapper_i_n_7),
        .I4(p_0_in3_in),
        .O(cpllpd_i_1_n_0));
  LUT5 #(
    .INIT(32'h404F4040)) 
    cpllreset_i_1
       (.I0(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I1(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I2(pipe_wrapper_i_n_8),
        .I3(pipe_wrapper_i_n_9),
        .I4(p_0_in2_in),
        .O(cpllreset_i_1_n_0));
  LUT6 #(
    .INIT(64'hF75577D720002200)) 
    gen3_exit_i_1
       (.I0(Q),
        .I1(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I2(\pipe_lane[0].pipe_rate_i/p_0_in [0]),
        .I3(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I4(\pipe_lane[0].pipe_rate_i/p_0_in [1]),
        .I5(pipe_wrapper_i_n_176),
        .O(gen3_exit_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    gen3_i_1
       (.I0(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I1(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I2(pipe_wrapper_i_n_3),
        .I3(pipe_wrapper_i_n_24),
        .O(gen3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gth_channel.gthe2_channel_i_i_5 
       (.I0(pipe_wrapper_i_n_24),
        .O(\pipe_lane[0].gt_wrapper_i/RX8B10BEN0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    gtreset_i_1
       (.I0(pipe_wrapper_i_n_36),
        .I1(pipe_wrapper_i_n_40),
        .I2(rst_gtreset),
        .O(gtreset_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAA02)) 
    lffs_sel_i_1
       (.I0(pipe_wrapper_i_n_241),
        .I1(pipe_wrapper_i_n_198),
        .I2(pipe_wrapper_i_n_197),
        .I3(pipe_wrapper_i_n_199),
        .I4(pipe_wrapper_i_n_200),
        .I5(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_lffs_sel ),
        .O(lffs_sel_i_1_n_0));
  LUT6 #(
    .INIT(64'hDDDDDDDC88888888)) 
    \new_txcoeff[2]_i_1 
       (.I0(pipe_wrapper_i_n_241),
        .I1(pipe_wrapper_i_n_200),
        .I2(pipe_wrapper_i_n_199),
        .I3(pipe_wrapper_i_n_197),
        .I4(pipe_wrapper_i_n_198),
        .I5(\pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff ),
        .O(\new_txcoeff[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \oobclk_div.oobclk_i_1 
       (.I0(\pipe_lane[0].pipe_user_i/oobclk_cnt [0]),
        .I1(\pipe_lane[0].pipe_user_i/p_0_in ),
        .I2(\pipe_lane[0].pipe_user_i/oobclk_cnt [1]),
        .I3(rst_cpllreset),
        .O(\oobclk_div.oobclk_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02FEFE02)) 
    pclk_sel_i_1
       (.I0(pipe_pclk_sel_out),
        .I1(pipe_wrapper_i_n_3),
        .I2(pipe_wrapper_i_n_13),
        .I3(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I4(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .O(pclk_sel_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    phystatus_i_1
       (.I0(\pipe_lane[0].pipe_rate_i/p_12_in ),
        .I1(pipe_wrapper_i_n_10),
        .I2(pipe_wrapper_i_n_174),
        .O(phystatus_i_1_n_0));
  pcie3_7x_0_pcie3_7x_0_pipe_wrapper pipe_wrapper_i
       (.D(D),
        .DRP_START0(DRP_START0),
        .DRP_X160(DRP_X160),
        .DRP_X16X20_MODE0(DRP_X16X20_MODE0),
        .\FSM_onehot_fsm_reg[13] ({pipe_wrapper_i_n_36,\FSM_onehot_fsm_reg[10] ,\pipe_reset_i/userrdy ,pipe_wrapper_i_n_40}),
        .\FSM_onehot_fsm_reg[1] (pipe_wrapper_i_n_241),
        .\FSM_onehot_fsm_reg[4] ({pipe_wrapper_i_n_197,pipe_wrapper_i_n_198,pipe_wrapper_i_n_199,pipe_wrapper_i_n_200}),
        .\FSM_onehot_fsm_rx_reg[2] (pipe_wrapper_i_n_201),
        .\FSM_onehot_fsm_rx_reg[3] (pipe_wrapper_i_n_254),
        .\FSM_onehot_fsm_rx_reg[5] (pipe_wrapper_i_n_202),
        .\FSM_onehot_fsm_rx_reg[5]_0 (pipe_wrapper_i_n_253),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[6] (\FSM_onehot_txsync_fsm.fsm_tx_reg[6] ),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPETX0CHARISK(PIPETX0CHARISK),
        .PIPETX0DATA(PIPETX0DATA),
        .PIPETX0POWERDOWN(PIPETX0POWERDOWN),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE),
        .Q({pipe_wrapper_i_n_3,pipe_wrapper_i_n_4,pipe_wrapper_i_n_5,pipe_wrapper_i_n_6,pipe_wrapper_i_n_7,pipe_wrapper_i_n_8,pipe_wrapper_i_n_9,pipe_wrapper_i_n_10,pipe_wrapper_i_n_11,pipe_wrapper_i_n_12,pipe_wrapper_i_n_13,Q}),
        .QPLL_QPLLLOCK(pipe_qpll_lock),
        .QRST_CPLLLOCK(pipe_cpll_lock),
        .QRST_QPLLPD_IN(rate_qpllpd),
        .QRST_QPLLRESET_IN(rate_qpllreset),
        .RX8B10BEN0(\pipe_lane[0].gt_wrapper_i/RX8B10BEN0 ),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .RXRATE(rate_rate_0),
        .RXSYSCLKSEL(rate_sysclksel_0),
        .SYNC_GEN3(pipe_wrapper_i_n_24),
        .TXCHARDISPMODE(TXCHARDISPMODE),
        .adapt_done_cnt_reg(pipe_wrapper_i_n_166),
        .adapt_done_cnt_reg_0(adapt_done_cnt_i_1_n_0),
        .converge_gen3_reg(pipe_wrapper_i_n_172),
        .converge_gen3_reg_0(converge_gen3_i_1_n_0),
        .cpllpd(cpllpd),
        .cpllpd_reg(cpllpd_i_1_n_0),
        .cpllreset_reg(rst_cpllreset),
        .cpllreset_reg_0(cpllreset_i_1_n_0),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .\fsm_reg[11] (QRST_FSM),
        .\fsm_reg[6] (\fsm_reg[6] ),
        .gen3_exit_reg(pipe_wrapper_i_n_176),
        .gen3_exit_reg_0(gen3_exit_i_1_n_0),
        .gen3_reg(gen3_i_1_n_0),
        .gtreset_reg(gtreset_i_1_n_0),
        .int_qplloutclk_out(int_qplloutclk_out),
        .int_qplloutrefclk_out(int_qplloutrefclk_out),
        .lffs_sel_reg(lffs_sel_i_1_n_0),
        .new_txcoeff(\pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff ),
        .\new_txcoeff_reg[2] (\new_txcoeff[2]_i_1_n_0 ),
        .new_txcoeff_req_reg2_reg(pipe_wrapper_i_n_251),
        .oobclk_cnt(\pipe_lane[0].pipe_user_i/oobclk_cnt ),
        .\oobclk_div.oobclk_reg (\oobclk_div.oobclk_i_1_n_0 ),
        .out(pipe_wrapper_i_n_0),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in6_in(p_0_in6_in),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in8_in(p_0_in8_in),
        .p_5_in(p_5_in),
        .p_6_in(p_6_in),
        .p_7_in(p_7_in),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pclk_sel_reg(pclk_sel_i_1_n_0),
        .pclk_sel_reg2_reg(\pipe_lane[0].pipe_user_i/p_0_in ),
        .phystatus_reg(pipe_wrapper_i_n_174),
        .phystatus_reg2_reg(\pipe_lane[0].pipe_rate_i/p_12_in ),
        .phystatus_reg_0(phystatus_i_1_n_0),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_phystatus_rst(pipe_phystatus_rst),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_fsm(pipe_rate_fsm),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_eqdone(pipe_rx0_eqdone),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_eqdone(pipe_tx0_eqdone),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .qpllpd(qpllpd),
        .qpllpd_reg(qpllpd_i_1_n_0),
        .qpllreset_reg(qpllreset_i_1_n_0),
        .rate_gen3_reg2_reg(pipe_wrapper_i_n_30),
        .\rate_in_reg1_reg[1] (\pipe_lane[0].pipe_rate_i/p_0_in ),
        .\rate_in_reg2_reg[1] (\pipe_lane[0].pipe_rate_i/p_1_in ),
        .\rate_out_reg[0] (\rate_out[0]_i_1_n_0 ),
        .ratedone_reg(pipe_wrapper_i_n_177),
        .ratedone_reg_0(ratedone_i_1_n_0),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .rxeq_adapt_done_reg(rxeq_adapt_done_i_1_n_0),
        .rxeq_adapt_done_reg2_reg(pipe_wrapper_i_n_31),
        .rxeq_adapt_done_reg_reg(pipe_wrapper_i_n_168),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_i_1_n_0),
        .\rxeq_control_reg1_reg[1] (\rxeq_control_reg1_reg[1] ),
        .\rxeq_control_reg2_reg[0] (pipe_wrapper_i_n_252),
        .\rxeq_control_reg2_reg[1] ({pipe_wrapper_i_n_20,pipe_wrapper_i_n_21}),
        .\rxeq_lffs_reg1_reg[5] (\rxeq_lffs_reg1_reg[5] ),
        .rxeq_lffs_sel_reg(pipe_wrapper_i_n_171),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_i_1_n_0),
        .\rxeq_new_txcoeff_reg[2] (pipe_wrapper_i_n_170),
        .\rxeq_new_txcoeff_reg[2]_0 (\rxeq_new_txcoeff[2]_i_1_n_0 ),
        .\rxeq_preset_reg1_reg[2] (\rxeq_preset_reg1_reg[2] ),
        .\rxeq_txpreset_reg1_reg[3] (\rxeq_txpreset_reg1_reg[3] ),
        .rxeqscan_adapt_done(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_adapt_done ),
        .rxeqscan_lffs_sel(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_lffs_sel ),
        .rxeqscan_new_txcoeff_done(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_new_txcoeff_done ),
        .rxpd(rxpd),
        .rxratedone_reg(pipe_wrapper_i_n_175),
        .rxratedone_reg2_reg(pipe_wrapper_i_n_44),
        .rxratedone_reg_0(rxratedone_i_1_n_0),
        .rxresetdone_reg2_reg(\pipe_lane[0].pipe_user_i/p_0_in3_in ),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset),
        .\sysclksel_reg[0] (\sysclksel[0]_i_1_n_0 ),
        .txdetectrx_mux(txdetectrx_mux),
        .txelecidle_mux(txelecidle_mux),
        .\txeq_deemph_reg1_reg[5] (\txeq_deemph_reg1_reg[5] ),
        .\txeq_preset_reg1_reg[3] (\txeq_preset_reg1_reg[3] ),
        .\txeq_txcoeff_reg[18] (\txeq_txcoeff_reg[18] ),
        .txpd(txpd),
        .txpdelecidlemode(txpdelecidlemode),
        .txpmareset_reg(txpmareset_i_1_n_0),
        .txratedone_reg(pipe_wrapper_i_n_173),
        .txratedone_reg2_reg(pipe_wrapper_i_n_45),
        .txratedone_reg_0(txratedone_i_1_n_0),
        .txresetdone_reg2_reg(\pipe_lane[0].pipe_user_i/p_1_in4_in ),
        .user_resetdone(user_resetdone),
        .userrdy_reg(userrdy_i_1_n_0));
  LUT5 #(
    .INIT(32'hB0BFB0B0)) 
    qpllpd_i_1
       (.I0(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I1(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I2(pipe_wrapper_i_n_5),
        .I3(pipe_wrapper_i_n_7),
        .I4(rate_qpllpd),
        .O(qpllpd_i_1_n_0));
  LUT5 #(
    .INIT(32'hB0BFB0B0)) 
    qpllreset_i_1
       (.I0(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I1(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I2(pipe_wrapper_i_n_8),
        .I3(pipe_wrapper_i_n_9),
        .I4(rate_qpllreset),
        .O(qpllreset_i_1_n_0));
  LUT6 #(
    .INIT(64'h10F155F500E000A0)) 
    \rate_out[0]_i_1 
       (.I0(pipe_wrapper_i_n_12),
        .I1(pipe_wrapper_i_n_176),
        .I2(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I3(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I4(pipe_wrapper_i_n_3),
        .I5(rate_rate_0),
        .O(\rate_out[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF008000)) 
    ratedone_i_1
       (.I0(pipe_wrapper_i_n_173),
        .I1(pipe_wrapper_i_n_174),
        .I2(pipe_wrapper_i_n_175),
        .I3(pipe_wrapper_i_n_10),
        .I4(pipe_wrapper_i_n_177),
        .O(ratedone_i_1_n_0));
  FDPE \reg_phy_rdy_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(pipe_phystatus_rst),
        .Q(\reg_phy_rdy_reg_n_0_[0] ));
  FDPE \reg_phy_rdy_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\reg_phy_rdy_reg_n_0_[0] ),
        .PRE(pipe_phystatus_rst),
        .Q(\reg_phy_rdy_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \resetdone_reg1[0]_i_1 
       (.I0(\pipe_lane[0].pipe_user_i/p_0_in3_in ),
        .I1(\pipe_lane[0].pipe_user_i/p_1_in4_in ),
        .O(user_resetdone));
  LUT6 #(
    .INIT(64'hA800FFFFA8000000)) 
    rxeq_adapt_done_i_1
       (.I0(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_new_txcoeff_done ),
        .I1(pipe_wrapper_i_n_168),
        .I2(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_adapt_done ),
        .I3(pipe_wrapper_i_n_202),
        .I4(pipe_wrapper_i_n_253),
        .I5(pipe_rx0_eq_adapt_done),
        .O(rxeq_adapt_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF00FF33AA00A800)) 
    rxeq_adapt_done_reg_i_1
       (.I0(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_adapt_done ),
        .I1(pipe_wrapper_i_n_252),
        .I2(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_new_txcoeff_done ),
        .I3(pipe_wrapper_i_n_202),
        .I4(pipe_wrapper_i_n_201),
        .I5(pipe_wrapper_i_n_168),
        .O(rxeq_adapt_done_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h80FFFFFF80FF0000)) 
    rxeq_lffs_sel_i_1
       (.I0(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_new_txcoeff_done ),
        .I1(pipe_wrapper_i_n_202),
        .I2(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_lffs_sel ),
        .I3(pipe_wrapper_i_n_254),
        .I4(pipe_wrapper_i_n_253),
        .I5(pipe_wrapper_i_n_171),
        .O(rxeq_lffs_sel_i_1_n_0));
  LUT5 #(
    .INIT(32'hA3B3A080)) 
    \rxeq_new_txcoeff[2]_i_1 
       (.I0(\pipe_lane[0].pipe_eq.pipe_eq_i/new_txcoeff ),
        .I1(pipe_wrapper_i_n_201),
        .I2(pipe_wrapper_i_n_202),
        .I3(\pipe_lane[0].pipe_eq.pipe_eq_i/rxeqscan_new_txcoeff_done ),
        .I4(pipe_wrapper_i_n_170),
        .O(\rxeq_new_txcoeff[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    rxratedone_i_1
       (.I0(pipe_wrapper_i_n_44),
        .I1(pipe_wrapper_i_n_10),
        .I2(pipe_wrapper_i_n_175),
        .O(rxratedone_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_1
       (.I0(p_5_in),
        .I1(p_0_in6_in),
        .O(DRP_START0));
  LUT4 #(
    .INIT(16'h4F40)) 
    \sysclksel[0]_i_1 
       (.I0(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I1(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I2(pipe_wrapper_i_n_4),
        .I3(rate_sysclksel_0),
        .O(\sysclksel[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2FFF200F200)) 
    txpmareset_i_1
       (.I0(\pipe_lane[0].pipe_rate_i/p_1_in [1]),
        .I1(\pipe_lane[0].pipe_rate_i/p_1_in [0]),
        .I2(pipe_wrapper_i_n_176),
        .I3(pipe_wrapper_i_n_11),
        .I4(pipe_wrapper_i_n_6),
        .I5(p_0_in0_in),
        .O(txpmareset_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    txratedone_i_1
       (.I0(pipe_wrapper_i_n_45),
        .I1(pipe_wrapper_i_n_10),
        .I2(pipe_wrapper_i_n_173),
        .O(txratedone_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    userrdy_i_1
       (.I0(pipe_wrapper_i_n_0),
        .I1(\pipe_reset_i/userrdy ),
        .I2(rst_userrdy),
        .O(userrdy_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    x16_reg1_i_1
       (.I0(p_6_in),
        .I1(p_0_in7_in),
        .O(DRP_X160));
  LUT2 #(
    .INIT(4'hE)) 
    x16x20_mode_reg1_i_1
       (.I0(p_7_in),
        .I1(p_0_in8_in),
        .O(DRP_X16X20_MODE0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gt_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_gt_wrapper
   (QRST_CPLLLOCK,
    ext_ch_gt_drprdy,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    gt_phystatus,
    gt_rxcdrlock,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rx0_elec_idle,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxpmaresetdone,
    pipe_rxprbserr,
    gt_rxratedone,
    gt_rxresetdone_0,
    pipe_rxsyncdone,
    gt_rxvalid,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    gt_txratedone,
    gt_txresetdone_0,
    SYNC_TXSYNCDONE,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    pipe_rxstatus,
    RXDATA,
    RXCHARISK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    cpllrst,
    CPLLRESET0,
    pipe_dclk_in,
    drp_mux_en,
    drp_mux_we,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    \cplllock_reg1_reg[0] ,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    RX8B10BEN0,
    \cplllock_reg1_reg[0]_0 ,
    p_0_in0_in,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    rxsyncallin,
    rst_userrdy,
    pipe_rxusrclk_in,
    oobclk,
    pipe_tx_deemph,
    txdetectrx_mux,
    sync_txdlyen,
    Q,
    txelecidle_mux,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    DRPDI,
    RXPD,
    RXSYSCLKSEL,
    TXPD,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPETX0DATA,
    TXMAINCURSOR,
    TXCHARDISPMODE,
    PIPETX0CHARISK,
    DRPADDR,
    gt_cpllpdrefclk,
    p_0_in3_in,
    powerdown,
    cpllpd,
    txpdelecidlemode);
  output [0:0]QRST_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output gt_phystatus;
  output gt_rxcdrlock;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output pipe_rx0_elec_idle;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxpmaresetdone;
  output [0:0]pipe_rxprbserr;
  output gt_rxratedone;
  output gt_rxresetdone_0;
  output [0:0]pipe_rxsyncdone;
  output gt_rxvalid;
  output [0:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output gt_txratedone;
  output gt_txresetdone_0;
  output SYNC_TXSYNCDONE;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [2:0]pipe_rxstatus;
  output [31:0]RXDATA;
  output [1:0]RXCHARISK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output cpllrst;
  input CPLLRESET0;
  input pipe_dclk_in;
  input drp_mux_en;
  input drp_mux_we;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input \cplllock_reg1_reg[0] ;
  input [0:0]int_qplloutclk_out;
  input [0:0]int_qplloutrefclk_out;
  input RX8B10BEN0;
  input \cplllock_reg1_reg[0]_0 ;
  input p_0_in0_in;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input rxsyncallin;
  input rst_userrdy;
  input pipe_rxusrclk_in;
  input oobclk;
  input pipe_tx_deemph;
  input txdetectrx_mux;
  input sync_txdlyen;
  input [2:0]Q;
  input txelecidle_mux;
  input [0:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]RXPD;
  input [0:0]RXSYSCLKSEL;
  input [1:0]TXPD;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPETX0DATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]TXCHARDISPMODE;
  input [1:0]PIPETX0CHARISK;
  input [8:0]DRPADDR;
  input gt_cpllpdrefclk;
  input p_0_in3_in;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;

  wire CPLLPD0;
  wire CPLLRESET0;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [2:0]PIPETXMARGIN;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [2:0]Q;
  wire [0:0]QRST_CPLLLOCK;
  wire RX8B10BEN0;
  wire [1:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [1:0]RXPD;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire [0:0]TXCHARDISPMODE;
  wire [6:0]TXMAINCURSOR;
  wire [1:0]TXPD;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire \cplllock_reg1_reg[0] ;
  wire \cplllock_reg1_reg[0]_0 ;
  wire [0:0]cpllpd;
  wire cpllrst;
  wire drp_mux_en;
  wire drp_mux_we;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire gt_cpllpdrefclk;
  wire gt_phystatus;
  wire gt_rxcdrlock;
  wire gt_rxratedone;
  wire gt_rxresetdone_0;
  wire gt_rxsyncout;
  wire gt_rxvalid;
  wire gt_txratedone;
  wire gt_txresetdone_0;
  wire gt_txsyncout;
  wire \gth_channel.gthe2_channel_i_n_10 ;
  wire \gth_channel.gthe2_channel_i_n_11 ;
  wire \gth_channel.gthe2_channel_i_n_120 ;
  wire \gth_channel.gthe2_channel_i_n_121 ;
  wire \gth_channel.gthe2_channel_i_n_122 ;
  wire \gth_channel.gthe2_channel_i_n_123 ;
  wire \gth_channel.gthe2_channel_i_n_124 ;
  wire \gth_channel.gthe2_channel_i_n_14 ;
  wire \gth_channel.gthe2_channel_i_n_216 ;
  wire \gth_channel.gthe2_channel_i_n_217 ;
  wire \gth_channel.gthe2_channel_i_n_218 ;
  wire \gth_channel.gthe2_channel_i_n_219 ;
  wire \gth_channel.gthe2_channel_i_n_224 ;
  wire \gth_channel.gthe2_channel_i_n_225 ;
  wire [0:0]int_qplloutclk_out;
  wire [0:0]int_qplloutrefclk_out;
  wire oobclk;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_polarity;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire rst_userrdy;
  wire rxsyncallin;
  wire sync_txdlyen;
  wire sys_clk;
  wire txdetectrx_mux;
  wire txelecidle_mux;
  wire [0:0]txpdelecidlemode;
  wire txpdelecidlemode_mux;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

  pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd cpllPDInst
       (.CPLLPD0(CPLLPD0),
        .cpllpd(cpllpd),
        .cpllrst(cpllrst),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .p_0_in3_in(p_0_in3_in),
        .powerdown(powerdown));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
    \gth_channel.gthe2_channel_i 
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(QRST_CPLLLOCK),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET0),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(pipe_dmonitorout),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(drp_mux_en),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(drp_mux_we),
        .EYESCANDATAERROR(pipe_eyescandataerror),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(\cplllock_reg1_reg[0] ),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(\cplllock_reg1_reg[0] ),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(gt_phystatus),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(int_qplloutclk_out),
        .QPLLREFCLK(int_qplloutrefclk_out),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(RX8B10BEN0),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(pipe_rxbufstatus),
        .RXBYTEISALIGNED(\gth_channel.gthe2_channel_i_n_10 ),
        .RXBYTEREALIGN(\gth_channel.gthe2_channel_i_n_11 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(gt_rxcdrlock),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\gth_channel.gthe2_channel_i_n_14 ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_216 ,\gth_channel.gthe2_channel_i_n_217 ,\gth_channel.gthe2_channel_i_n_218 ,\gth_channel.gthe2_channel_i_n_219 }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\gth_channel.gthe2_channel_i_n_224 ,\gth_channel.gthe2_channel_i_n_225 ,RXCHARISK}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gth_channel.gthe2_channel_i_n_120 ,\gth_channel.gthe2_channel_i_n_121 ,\gth_channel.gthe2_channel_i_n_122 ,\gth_channel.gthe2_channel_i_n_123 ,\gth_channel.gthe2_channel_i_n_124 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(pipe_rxcommadet),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(\cplllock_reg1_reg[0]_0 ),
        .RXDFEAGCOVRDEN(RX8B10BEN0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(\cplllock_reg1_reg[0]_0 ),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR(pipe_rxdisperr),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(pipe_rxdlysresetdone),
        .RXELECIDLE(pipe_rx0_elec_idle),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(RX8B10BEN0),
        .RXLPMHFHOLD(\cplllock_reg1_reg[0]_0 ),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(\cplllock_reg1_reg[0]_0 ),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(RX8B10BEN0),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(pipe_rxnotintable),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({1'b0,1'b0,1'b0}),
        .RXPCOMMAALIGNEN(RX8B10BEN0),
        .RXPCSRESET(1'b0),
        .RXPD(RXPD),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(pipe_rxphaligndone),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(p_0_in0_in),
        .RXPMARESETDONE(pipe_rxpmaresetdone),
        .RXPOLARITY(pipe_rx0_polarity),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(1'b0),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({1'b0,1'b0,RXRATE}),
        .RXRATEDONE(gt_rxratedone),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt_rxresetdone_0),
        .RXSLIDE(PLGEN3PCSRXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(pipe_rxstatus),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(pipe_rxsyncdone),
        .RXSYNCIN(gt_rxsyncout),
        .RXSYNCMODE(1'b1),
        .RXSYNCOUT(gt_rxsyncout),
        .RXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .RXUSERRDY(rst_userrdy),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(gt_rxvalid),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(oobclk),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(RX8B10BEN0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,TXCHARDISPMODE}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0CHARISK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0DATA}),
        .TXDEEMPH(pipe_tx_deemph),
        .TXDETECTRX(txdetectrx_mux),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b1}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(sync_txdlyen),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(Q[0]),
        .TXDLYSRESETDONE(pipe_txdlysresetdone),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_mux),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(pipe_txinhibit),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(pipe_txoutclk_out),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({1'b0,1'b1,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD(TXPD),
        .TXPDELECIDLEMODE(txpdelecidlemode_mux),
        .TXPHALIGN(Q[2]),
        .TXPHALIGNDONE(pipe_txphaligndone),
        .TXPHALIGNEN(1'b1),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(Q[1]),
        .TXPHINITDONE(pipe_txphinitdone),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(p_0_in0_in),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,RXRATE}),
        .TXRATEDONE(gt_txratedone),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt_txresetdone_0),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(SYNC_TXPHALIGNDONE),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(gt_txsyncout),
        .TXSYNCMODE(1'b1),
        .TXSYNCOUT(gt_txsyncout),
        .TXSYSCLKSEL({1'b0,RXSYSCLKSEL}),
        .TXUSERRDY(rst_userrdy),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_10 
       (.I0(powerdown),
        .I1(txpdelecidlemode),
        .O(txpdelecidlemode_mux));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_gtx_cpllpd_ovrd" *) 
module pcie3_7x_0_pcie3_7x_0_gtx_cpllpd_ovrd
   (cpllrst,
    CPLLPD0,
    gt_cpllpdrefclk,
    p_0_in3_in,
    powerdown,
    cpllpd);
  output cpllrst;
  output CPLLPD0;
  input gt_cpllpdrefclk;
  input p_0_in3_in;
  input powerdown;
  input [0:0]cpllpd;

  wire CPLLPD0;
  wire [0:0]cpllpd;
  wire cpllpd_0;
  wire \cpllpd_wait_reg[31]_srl32_n_1 ;
  wire \cpllpd_wait_reg[63]_srl32_n_1 ;
  wire \cpllpd_wait_reg[94]_srl31_n_0 ;
  wire \cpllreset_wait_reg[126]_srl31_n_0 ;
  wire \cpllreset_wait_reg[31]_srl32_n_1 ;
  wire \cpllreset_wait_reg[63]_srl32_n_1 ;
  wire \cpllreset_wait_reg[95]_srl32_n_1 ;
  wire cpllrst;
  wire gt_cpllpdrefclk;
  wire p_0_in3_in;
  wire powerdown;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;

  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
    \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllpd_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
    \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllpd_wait_reg[63]_srl32_n_1 ),
        .Q(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \cpllpd_wait_reg[95] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllpd_wait_reg[94]_srl31_n_0 ),
        .Q(cpllpd_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[95]_srl32_n_1 ),
        .Q(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cpllreset_wait_reg[127] 
       (.C(gt_cpllpdrefclk),
        .CE(1'b1),
        .D(\cpllreset_wait_reg[126]_srl31_n_0 ),
        .Q(cpllrst),
        .R(1'b0));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h000000FF)) 
    \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[31]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[31]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[63]_srl32_n_1 ));
  (* srl_bus_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg " *) 
  (* srl_name = "inst/\gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt_cpllpdrefclk),
        .D(\cpllreset_wait_reg[63]_srl32_n_1 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\cpllreset_wait_reg[95]_srl32_n_1 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \gth_channel.gthe2_channel_i_i_1 
       (.I0(cpllpd_0),
        .I1(p_0_in3_in),
        .I2(powerdown),
        .I3(cpllpd),
        .O(CPLLPD0));
endmodule

(* ARI_CAP_ENABLE = "FALSE" *) (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
(* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE" *) (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
(* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RC_STRADDLE = "FALSE" *) 
(* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) (* AXISTEN_IF_WIDTH = "2'b00" *) 
(* CFG_CTL_IF = "TRUE" *) (* CFG_EXT_IF = "TRUE" *) (* CFG_FC_IF = "TRUE" *) 
(* CFG_MGMT_IF = "TRUE" *) (* CFG_STATUS_IF = "TRUE" *) (* CFG_TX_MSG_IF = "TRUE" *) 
(* COMPLETION_SPACE = "16KB" *) (* CRM_CORE_CLK_FREQ_500 = "FALSE" *) (* CRM_USER_CLK_FREQ = "2'b00" *) 
(* C_DATA_WIDTH = "64" *) (* DBG_DESCRAMBLE_EN = "TRUE" *) (* DEV_PORT_TYPE = "0" *) 
(* DNSTREAM_LINK_NUM = "8'b00000000" *) (* ENABLE_FAST_SIM_TRAINING = "TRUE" *) (* ENABLE_JTAG_DBG = "FALSE" *) 
(* EXT_CH_GT_DRP = "FALSE" *) (* EXT_PIPE_INTERFACE = "FALSE" *) (* EXT_PIPE_SIM = "FALSE" *) 
(* EXT_STARTUP_PRIMITIVE = "FALSE" *) (* GEN3_PCS_AUTO_REALIGN = "2'b01" *) (* GEN3_PCS_RX_ELECIDLE_INTERNAL = "TRUE" *) 
(* IMPL_TARGET = "HARD" *) (* INTERFACE_SPEED = "250 MHZ" *) (* KEEP_WIDTH = "2" *) 
(* LL_ACK_TIMEOUT = "9'b000000000" *) (* LL_ACK_TIMEOUT_EN = "FALSE" *) (* LL_ACK_TIMEOUT_FUNC = "0" *) 
(* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
(* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
(* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_REPLAY_TIMEOUT = "9'b000000000" *) 
(* LL_REPLAY_TIMEOUT_EN = "FALSE" *) (* LL_REPLAY_TIMEOUT_FUNC = "0" *) (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) 
(* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) (* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) (* MSIX_EN = "FALSE" *) 
(* MSI_EN = "TRUE" *) (* MULT_PF_DES = "TRUE" *) (* NO_DECODE_LOGIC = "FALSE" *) 
(* ORIG_REF_NAME = "pcie3_7x_0_pcie_3_0_7vx" *) (* PCIE_ASYNC_EN = "FALSE" *) (* PCIE_CHAN_BOND = "0" *) 
(* PCIE_CHAN_BOND_EN = "FALSE" *) (* PCIE_DRP = "FALSE" *) (* PCIE_EXT_CLK = "TRUE" *) 
(* PCIE_EXT_GT_COMMON = "FALSE" *) (* PCIE_FAST_CONFIG = "NONE" *) (* PCIE_GT_DEVICE = "GTH" *) 
(* PCIE_LINK_SPEED = "3" *) (* PCIE_LPM_DFE = "LPM" *) (* PCIE_TXBUF_EN = "FALSE" *) 
(* PCIE_USE_MODE = "2.1" *) (* PER_FUNC_STATUS_IF = "TRUE" *) (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
(* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) (* PF0_AER_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) (* PF0_ARI_CAP_VER = "4'b0001" *) (* PF0_BAR0_APERTURE_SIZE = "5'b00100" *) 
(* PF0_BAR0_CONTROL = "3'b100" *) (* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR1_CONTROL = "3'b000" *) 
(* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR2_CONTROL = "3'b000" *) (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF0_BAR3_CONTROL = "3'b000" *) (* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR4_CONTROL = "3'b000" *) 
(* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR5_CONTROL = "3'b000" *) (* PF0_BIST_REGISTER = "8'b00000000" *) 
(* PF0_CAPABILITY_POINTER = "8'b10000000" *) (* PF0_CLASS_CODE = "24'b000001011000000000000000" *) (* PF0_DEVICE_ID = "16'b0111000000010001" *) 
(* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
(* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE" *) (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
(* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
(* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
(* PF0_DPA_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF0_DPA_CAP_VER = "4'b0001" *) 
(* PF0_DSN_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
(* PF0_INTERRUPT_LINE = "8'b00000000" *) (* PF0_INTERRUPT_PIN = "3'b001" *) (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
(* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE" *) (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
(* PF0_LTR_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_LTR_CAP_VER = "4'b0001" *) (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
(* PF0_MSIX_CAP_PBA_BIR = "0" *) (* PF0_MSIX_CAP_PBA_OFFSET = "0" *) (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
(* PF0_MSIX_CAP_TABLE_OFFSET = "0" *) (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
(* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) (* PF0_PB_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
(* PF0_PB_CAP_VER = "4'b0001" *) (* PF0_PM_CAP_ID = "8'b00000001" *) (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
(* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
(* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) (* PF0_PM_CAP_VER_ID = "3'b011" *) (* PF0_PM_CSR_NOSOFTRESET = "TRUE" *) 
(* PF0_RBAR_CAP_ENABLE = "FALSE" *) (* PF0_RBAR_CAP_INDEX0 = "3'b000" *) (* PF0_RBAR_CAP_INDEX1 = "3'b000" *) 
(* PF0_RBAR_CAP_INDEX2 = "3'b000" *) (* PF0_RBAR_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
(* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_VER = "4'b0001" *) 
(* PF0_RBAR_NUM = "3'b001" *) (* PF0_REVISION_ID = "8'b00000000" *) (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
(* PF0_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
(* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
(* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) 
(* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* PF0_TPHR_CAP_ENABLE = "FALSE" *) (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* PF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF0_TPHR_CAP_VER = "4'b0001" *) (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF0_VC_CAP_VER = "4'b0001" *) (* PF0_VENDOR_ID = "16'b0001000011101110" *) (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
(* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) (* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) (* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR0_CONTROL = "3'b000" *) 
(* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR1_CONTROL = "3'b000" *) (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR2_CONTROL = "3'b000" *) (* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR3_CONTROL = "3'b000" *) 
(* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR4_CONTROL = "3'b000" *) (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR5_CONTROL = "3'b000" *) (* PF1_BIST_REGISTER = "8'b00000000" *) (* PF1_CAPABILITY_POINTER = "8'b10000000" *) 
(* PF1_CLASS_CODE = "24'b000001011000000000000000" *) (* PF1_DEVICE_ID = "16'b0111000000010001" *) (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
(* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF1_DPA_CAP_VER = "4'b0001" *) 
(* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) 
(* PF1_INTERRUPT_LINE = "8'b00000000" *) (* PF1_INTERRUPT_PIN = "3'b000" *) (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
(* PF1_MSIX_CAP_PBA_BIR = "0" *) (* PF1_MSIX_CAP_PBA_OFFSET = "0" *) (* PF1_MSIX_CAP_TABLE_BIR = "0" *) 
(* PF1_MSIX_CAP_TABLE_OFFSET = "0" *) (* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) 
(* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) (* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
(* PF1_PB_CAP_VER = "4'b0001" *) (* PF1_PM_CAP_ID = "8'b00000001" *) (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
(* PF1_PM_CAP_VER_ID = "3'b011" *) (* PF1_RBAR_CAP_ENABLE = "FALSE" *) (* PF1_RBAR_CAP_INDEX0 = "3'b000" *) 
(* PF1_RBAR_CAP_INDEX1 = "3'b000" *) (* PF1_RBAR_CAP_INDEX2 = "3'b000" *) (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
(* PF1_RBAR_CAP_VER = "4'b0001" *) (* PF1_RBAR_NUM = "3'b001" *) (* PF1_REVISION_ID = "8'b00000000" *) 
(* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) 
(* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) 
(* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) (* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
(* PF1_SRIOV_CAP_VER = "4'b0000" *) (* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) 
(* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) (* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) 
(* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* PF1_TPHR_CAP_ENABLE = "FALSE" *) (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF1_TPHR_CAP_VER = "4'b0001" *) (* PIPE_PIPELINE_STAGES = "0" *) 
(* PIPE_SIM = "FALSE" *) (* PIPE_SIM_MODE = "FALSE" *) (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) 
(* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) (* PL_DISABLE_SCRAMBLING = "FALSE" *) (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) 
(* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) (* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) 
(* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) (* PL_EQ_BYPASS_PHASE23 = "FALSE" *) (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) 
(* PL_LANE0_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE1_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE2_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE3_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE4_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE5_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE6_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE7_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LINK_CAP_MAX_LINK_SPEED = "3'b001" *) 
(* PL_LINK_CAP_MAX_LINK_WIDTH = "4'b0001" *) (* PL_N_FTS_COMCLK_GEN1 = "255" *) (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
(* PL_N_FTS_COMCLK_GEN3 = "255" *) (* PL_N_FTS_GEN1 = "255" *) (* PL_N_FTS_GEN2 = "255" *) 
(* PL_N_FTS_GEN3 = "255" *) (* PL_UPSTREAM_FACING = "TRUE" *) (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
(* PM_ASPML1_ENTRY_DELAY = "20'b00000001110101001100" *) (* PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE" *) (* PM_L1_REENTRY_DELAY = "25000" *) 
(* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) (* POWER_DOWN = "FALSE" *) 
(* RCV_MSG_IF = "TRUE" *) (* REF_CLK_FREQ = "0" *) (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
(* SIM_VERSION = "1.0" *) (* SPARE_BIT0 = "0" *) (* SPARE_BIT1 = "0" *) 
(* SPARE_BIT2 = "0" *) (* SPARE_BIT3 = "0" *) (* SPARE_BIT4 = "0" *) 
(* SPARE_BIT5 = "0" *) (* SPARE_BIT6 = "0" *) (* SPARE_BIT7 = "0" *) 
(* SPARE_BIT8 = "0" *) (* SPARE_BYTE0 = "8'b00000000" *) (* SPARE_BYTE1 = "8'b00000000" *) 
(* SPARE_BYTE2 = "8'b00000000" *) (* SPARE_BYTE3 = "8'b00000000" *) (* SPARE_WORD0 = "0" *) 
(* SPARE_WORD1 = "32'b00000000000000000000000000000000" *) (* SPARE_WORD2 = "0" *) (* SPARE_WORD3 = "0" *) 
(* SRIOV_CAP_ENABLE = "FALSE" *) (* TCQ = "100" *) (* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) 
(* TL_COMPL_TIMEOUT_REG1 = "28'b0011001000010001011000100000" *) (* TL_CREDITS_CD = "12'b000000000000" *) (* TL_CREDITS_CH = "8'b00000000" *) 
(* TL_CREDITS_NPD = "12'b000000101000" *) (* TL_CREDITS_NPH = "8'b00100000" *) (* TL_CREDITS_PD = "12'b000110011000" *) 
(* TL_CREDITS_PH = "8'b00100000" *) (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE" *) (* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
(* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) (* TL_LEGACY_MODE_ENABLE = "FALSE" *) (* TL_PF_ENABLE_REG = "FALSE" *) 
(* TL_TAG_MGMT_ENABLE = "TRUE" *) (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) (* TX_FC_IF = "TRUE" *) 
(* TX_MARGIN_FULL_0 = "7'b1001111" *) (* TX_MARGIN_FULL_1 = "7'b1001110" *) (* TX_MARGIN_FULL_2 = "7'b1001101" *) 
(* TX_MARGIN_FULL_3 = "7'b1001100" *) (* TX_MARGIN_FULL_4 = "7'b1000011" *) (* TX_MARGIN_LOW_0 = "7'b1000101" *) 
(* TX_MARGIN_LOW_1 = "7'b1000110" *) (* TX_MARGIN_LOW_2 = "7'b1000011" *) (* TX_MARGIN_LOW_3 = "7'b1000010" *) 
(* TX_MARGIN_LOW_4 = "7'b1000000" *) (* USER_CLK2_FREQ = "2" *) (* USER_CLK_FREQ = "4" *) 
(* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF0_CAPABILITY_POINTER = "8'b10000000" *) (* VF0_MSIX_CAP_PBA_BIR = "0" *) 
(* VF0_MSIX_CAP_PBA_OFFSET = "0" *) (* VF0_MSIX_CAP_TABLE_BIR = "0" *) (* VF0_MSIX_CAP_TABLE_OFFSET = "0" *) 
(* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) (* VF0_PM_CAP_ID = "8'b00000001" *) 
(* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF0_PM_CAP_VER_ID = "3'b011" *) (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF0_TPHR_CAP_ENABLE = "FALSE" *) (* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF0_TPHR_CAP_VER = "4'b0001" *) (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF1_MSIX_CAP_PBA_BIR = "0" *) 
(* VF1_MSIX_CAP_PBA_OFFSET = "0" *) (* VF1_MSIX_CAP_TABLE_BIR = "0" *) (* VF1_MSIX_CAP_TABLE_OFFSET = "0" *) 
(* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) (* VF1_PM_CAP_ID = "8'b00000001" *) 
(* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF1_PM_CAP_VER_ID = "3'b011" *) (* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF1_TPHR_CAP_ENABLE = "FALSE" *) (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF1_TPHR_CAP_VER = "4'b0001" *) (* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF2_MSIX_CAP_PBA_BIR = "0" *) 
(* VF2_MSIX_CAP_PBA_OFFSET = "0" *) (* VF2_MSIX_CAP_TABLE_BIR = "0" *) (* VF2_MSIX_CAP_TABLE_OFFSET = "0" *) 
(* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) (* VF2_PM_CAP_ID = "8'b00000001" *) 
(* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF2_PM_CAP_VER_ID = "3'b011" *) (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF2_TPHR_CAP_ENABLE = "FALSE" *) (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF2_TPHR_CAP_VER = "4'b0001" *) (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF3_MSIX_CAP_PBA_BIR = "0" *) 
(* VF3_MSIX_CAP_PBA_OFFSET = "0" *) (* VF3_MSIX_CAP_TABLE_BIR = "0" *) (* VF3_MSIX_CAP_TABLE_OFFSET = "0" *) 
(* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) (* VF3_PM_CAP_ID = "8'b00000001" *) 
(* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF3_PM_CAP_VER_ID = "3'b011" *) (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF3_TPHR_CAP_ENABLE = "FALSE" *) (* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF3_TPHR_CAP_VER = "4'b0001" *) (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF4_MSIX_CAP_PBA_BIR = "0" *) 
(* VF4_MSIX_CAP_PBA_OFFSET = "0" *) (* VF4_MSIX_CAP_TABLE_BIR = "0" *) (* VF4_MSIX_CAP_TABLE_OFFSET = "0" *) 
(* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) (* VF4_PM_CAP_ID = "8'b00000001" *) 
(* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF4_PM_CAP_VER_ID = "3'b011" *) (* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF4_TPHR_CAP_ENABLE = "FALSE" *) (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF4_TPHR_CAP_VER = "4'b0001" *) (* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF5_MSIX_CAP_PBA_BIR = "0" *) 
(* VF5_MSIX_CAP_PBA_OFFSET = "0" *) (* VF5_MSIX_CAP_TABLE_BIR = "0" *) (* VF5_MSIX_CAP_TABLE_OFFSET = "0" *) 
(* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) (* VF5_PM_CAP_ID = "8'b00000001" *) 
(* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF5_PM_CAP_VER_ID = "3'b011" *) (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* VF5_TPHR_CAP_ENABLE = "FALSE" *) (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF5_TPHR_CAP_VER = "4'b0001" *) (* WIN10_INTEROP = "FALSE" *) (* component_name = "pcie3_7x_v4_3_4" *) 
(* gen_x0y0_ucf = "1" *) (* gen_x0y1_ucf = "0" *) (* gen_x0y2_ucf = "0" *) 
(* gen_x0y3_ucf = "0" *) (* pcie_blk_locn = "0" *) (* silicon_revision = "Production" *) 
(* xlnx_ref_board = "0" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_3_0_7vx
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    int_pclk_out_slave,
    int_pipe_rxusrclk_out,
    int_rxoutclk_out,
    int_dclk_out,
    int_userclk1_out,
    int_userclk2_out,
    int_oobclk_out,
    int_qplllock_out,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    int_pclk_sel_slave,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    qpll_drp_crscode,
    qpll_drp_fsm,
    qpll_drp_done,
    qpll_drp_reset,
    qpll_qplllock,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    qpll_qplld,
    qpll_qpllreset,
    qpll_drp_clk,
    qpll_drp_rst_n,
    qpll_drp_ovrd,
    qpll_drp_gen3,
    qpll_drp_start,
    mmcm_lock,
    user_clk,
    user_reset,
    user_lnk_up,
    user_app_rdy,
    s_axis_rq_tlast,
    s_axis_rq_tdata,
    s_axis_rq_tuser,
    s_axis_rq_tkeep,
    s_axis_rq_tready,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tuser,
    m_axis_rc_tlast,
    m_axis_rc_tkeep,
    m_axis_rc_tvalid,
    m_axis_rc_tready,
    m_axis_cq_tdata,
    m_axis_cq_tuser,
    m_axis_cq_tlast,
    m_axis_cq_tkeep,
    m_axis_cq_tvalid,
    m_axis_cq_tready,
    s_axis_cc_tdata,
    s_axis_cc_tuser,
    s_axis_cc_tlast,
    s_axis_cc_tkeep,
    s_axis_cc_tvalid,
    s_axis_cc_tready,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_subsys_vend_id,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_ext_register_number,
    cfg_ext_function_number,
    cfg_ext_write_data,
    cfg_ext_write_byte_enable,
    cfg_ext_read_data,
    cfg_ext_read_data_valid,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_interrupt_msix_data,
    cfg_interrupt_msix_address,
    cfg_interrupt_msix_int,
    cfg_interrupt_msix_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    user_tph_stt_address,
    user_tph_function_num,
    user_tph_stt_read_data,
    user_tph_stt_read_data_valid,
    user_tph_stt_read_enable,
    sys_clk,
    sys_reset,
    pipe_mmcm_rst_n,
    pipe_txprbssel,
    pipe_rxprbssel,
    pipe_txprbsforceerr,
    pipe_rxprbscntreset,
    pipe_loopback,
    pipe_rxprbserr,
    pipe_txinhibit,
    pipe_rst_fsm,
    pipe_qrst_fsm,
    pipe_rate_fsm,
    pipe_sync_fsm_tx,
    pipe_sync_fsm_rx,
    pipe_drp_fsm,
    pipe_rst_idle,
    pipe_qrst_idle,
    pipe_rate_idle,
    pipe_eyescandataerror,
    pipe_rxstatus,
    pipe_dmonitorout,
    pipe_cpll_lock,
    pipe_qpll_lock,
    pipe_rxpmaresetdone,
    pipe_rxbufstatus,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_txdlysresetdone,
    pipe_rxphaligndone,
    pipe_rxdlysresetdone,
    pipe_rxsyncdone,
    pipe_rxdisperr,
    pipe_rxnotintable,
    pipe_rxcommadet,
    gt_ch_drp_rdy,
    pipe_debug_0,
    pipe_debug_1,
    pipe_debug_2,
    pipe_debug_3,
    pipe_debug_4,
    pipe_debug_5,
    pipe_debug_6,
    pipe_debug_7,
    pipe_debug_8,
    pipe_debug_9,
    pipe_debug,
    free_run_clock,
    common_commands_in,
    pipe_rx_0_sigs,
    pipe_rx_1_sigs,
    pipe_rx_2_sigs,
    pipe_rx_3_sigs,
    pipe_rx_4_sigs,
    pipe_rx_5_sigs,
    pipe_rx_6_sigs,
    pipe_rx_7_sigs,
    common_commands_out,
    pipe_tx_0_sigs,
    pipe_tx_1_sigs,
    pipe_tx_2_sigs,
    pipe_tx_3_sigs,
    pipe_tx_4_sigs,
    pipe_tx_5_sigs,
    pipe_tx_6_sigs,
    pipe_tx_7_sigs,
    ext_ch_gt_drpclk,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdo,
    ext_ch_gt_drprdy,
    icap_clk,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    pcie_drp_rdy,
    pcie_drp_do,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_drp_addr,
    pcie_drp_di,
    startup_eos_in,
    startup_cfgclk,
    startup_cfgmclk,
    startup_eos,
    startup_preq,
    startup_clk,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets,
    cpllpd,
    txpd,
    rxpd,
    txpdelecidlemode,
    txdetectrx,
    txelecidle,
    qpllpd,
    powerdown);
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  output int_pclk_out_slave;
  output int_pipe_rxusrclk_out;
  output [0:0]int_rxoutclk_out;
  output int_dclk_out;
  output int_userclk1_out;
  output int_userclk2_out;
  output int_oobclk_out;
  output [1:0]int_qplllock_out;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  input [0:0]int_pclk_sel_slave;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxoutclk_in;
  input pipe_dclk_in;
  input pipe_userclk1_in;
  input pipe_userclk2_in;
  input pipe_oobclk_in;
  input pipe_mmcm_lock_in;
  output pipe_txoutclk_out;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_pclk_sel_out;
  output pipe_gen3_out;
  input [11:0]qpll_drp_crscode;
  input [17:0]qpll_drp_fsm;
  input [1:0]qpll_drp_done;
  input [1:0]qpll_drp_reset;
  input [1:0]qpll_qplllock;
  input [1:0]qpll_qplloutclk;
  input [1:0]qpll_qplloutrefclk;
  output qpll_qplld;
  output [1:0]qpll_qpllreset;
  output qpll_drp_clk;
  output qpll_drp_rst_n;
  output qpll_drp_ovrd;
  output qpll_drp_gen3;
  output qpll_drp_start;
  output mmcm_lock;
  output user_clk;
  output user_reset;
  output user_lnk_up;
  output user_app_rdy;
  input s_axis_rq_tlast;
  input [63:0]s_axis_rq_tdata;
  input [59:0]s_axis_rq_tuser;
  input [1:0]s_axis_rq_tkeep;
  output [3:0]s_axis_rq_tready;
  input s_axis_rq_tvalid;
  output [63:0]m_axis_rc_tdata;
  output [74:0]m_axis_rc_tuser;
  output m_axis_rc_tlast;
  output [1:0]m_axis_rc_tkeep;
  output m_axis_rc_tvalid;
  input m_axis_rc_tready;
  output [63:0]m_axis_cq_tdata;
  output [84:0]m_axis_cq_tuser;
  output m_axis_cq_tlast;
  output [1:0]m_axis_cq_tkeep;
  output m_axis_cq_tvalid;
  input m_axis_cq_tready;
  input [63:0]s_axis_cc_tdata;
  input [32:0]s_axis_cc_tuser;
  input s_axis_cc_tlast;
  input [1:0]s_axis_cc_tkeep;
  input s_axis_cc_tvalid;
  output [3:0]s_axis_cc_tready;
  output [3:0]pcie_rq_seq_num;
  output pcie_rq_seq_num_vld;
  output [5:0]pcie_rq_tag;
  output pcie_rq_tag_vld;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]pcie_tfc_npd_av;
  input pcie_cq_np_req;
  output [5:0]pcie_cq_np_req_count;
  output cfg_phy_link_down;
  output [1:0]cfg_phy_link_status;
  output [3:0]cfg_negotiated_width;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]cfg_function_status;
  output [5:0]cfg_function_power_state;
  output [11:0]cfg_vf_status;
  output [17:0]cfg_vf_power_state;
  output [1:0]cfg_link_power_state;
  input [18:0]cfg_mgmt_addr;
  input cfg_mgmt_write;
  input [31:0]cfg_mgmt_write_data;
  input [3:0]cfg_mgmt_byte_enable;
  input cfg_mgmt_read;
  output [31:0]cfg_mgmt_read_data;
  output cfg_mgmt_read_write_done;
  input cfg_mgmt_type1_cfg_reg_access;
  output cfg_err_cor_out;
  output cfg_err_nonfatal_out;
  output cfg_err_fatal_out;
  output cfg_ltr_enable;
  output [5:0]cfg_ltssm_state;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_obff_enable;
  output cfg_pl_status_change;
  output [1:0]cfg_tph_requester_enable;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_tph_requester_enable;
  output [17:0]cfg_vf_tph_st_mode;
  output cfg_msg_received;
  output [7:0]cfg_msg_received_data;
  output [4:0]cfg_msg_received_type;
  input cfg_msg_transmit;
  input [2:0]cfg_msg_transmit_type;
  input [31:0]cfg_msg_transmit_data;
  output cfg_msg_transmit_done;
  output [7:0]cfg_fc_ph;
  output [11:0]cfg_fc_pd;
  output [7:0]cfg_fc_nph;
  output [11:0]cfg_fc_npd;
  output [7:0]cfg_fc_cplh;
  output [11:0]cfg_fc_cpld;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_per_func_status_control;
  output [15:0]cfg_per_func_status_data;
  input [2:0]cfg_per_function_number;
  input cfg_per_function_output_request;
  output cfg_per_function_update_done;
  input [15:0]cfg_subsys_vend_id;
  input [63:0]cfg_dsn;
  input cfg_power_state_change_ack;
  output cfg_power_state_change_interrupt;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  output [1:0]cfg_flr_in_process;
  input [1:0]cfg_flr_done;
  output [5:0]cfg_vf_flr_in_process;
  input [5:0]cfg_vf_flr_done;
  input cfg_link_training_enable;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output [9:0]cfg_ext_register_number;
  output [7:0]cfg_ext_function_number;
  output [31:0]cfg_ext_write_data;
  output [3:0]cfg_ext_write_byte_enable;
  input [31:0]cfg_ext_read_data;
  input cfg_ext_read_data_valid;
  input [3:0]cfg_interrupt_int;
  input [1:0]cfg_interrupt_pending;
  output cfg_interrupt_sent;
  output [1:0]cfg_interrupt_msi_enable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msi_mmenable;
  output cfg_interrupt_msi_mask_update;
  output [31:0]cfg_interrupt_msi_data;
  input [3:0]cfg_interrupt_msi_select;
  input [31:0]cfg_interrupt_msi_int;
  input [63:0]cfg_interrupt_msi_pending_status;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msi_fail;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  input [31:0]cfg_interrupt_msix_data;
  input [63:0]cfg_interrupt_msix_address;
  input cfg_interrupt_msix_int;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_msix_fail;
  input [2:0]cfg_interrupt_msi_attr;
  input cfg_interrupt_msi_tph_present;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input [2:0]cfg_interrupt_msi_function_number;
  output cfg_hot_reset_out;
  input cfg_config_space_enable;
  input cfg_req_pm_transition_l23_ready;
  input cfg_hot_reset_in;
  input [7:0]cfg_ds_port_number;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input [4:0]user_tph_stt_address;
  input [2:0]user_tph_function_num;
  output [31:0]user_tph_stt_read_data;
  output user_tph_stt_read_data_valid;
  input user_tph_stt_read_enable;
  input sys_clk;
  input sys_reset;
  input pipe_mmcm_rst_n;
  input [2:0]pipe_txprbssel;
  input [2:0]pipe_rxprbssel;
  input pipe_txprbsforceerr;
  input pipe_rxprbscntreset;
  input [2:0]pipe_loopback;
  output [0:0]pipe_rxprbserr;
  input [0:0]pipe_txinhibit;
  output [4:0]pipe_rst_fsm;
  output [11:0]pipe_qrst_fsm;
  output [4:0]pipe_rate_fsm;
  output [5:0]pipe_sync_fsm_tx;
  output [6:0]pipe_sync_fsm_rx;
  output [6:0]pipe_drp_fsm;
  output pipe_rst_idle;
  output pipe_qrst_idle;
  output pipe_rate_idle;
  output [0:0]pipe_eyescandataerror;
  output [2:0]pipe_rxstatus;
  output [14:0]pipe_dmonitorout;
  output [0:0]pipe_cpll_lock;
  output [0:0]pipe_qpll_lock;
  output [0:0]pipe_rxpmaresetdone;
  output [2:0]pipe_rxbufstatus;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output [0:0]pipe_txdlysresetdone;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxdlysresetdone;
  output [0:0]pipe_rxsyncdone;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [0:0]pipe_rxcommadet;
  output [0:0]gt_ch_drp_rdy;
  output [0:0]pipe_debug_0;
  output [0:0]pipe_debug_1;
  output [0:0]pipe_debug_2;
  output [0:0]pipe_debug_3;
  output [0:0]pipe_debug_4;
  output [0:0]pipe_debug_5;
  output [0:0]pipe_debug_6;
  output [0:0]pipe_debug_7;
  output [0:0]pipe_debug_8;
  output [0:0]pipe_debug_9;
  output [31:0]pipe_debug;
  input free_run_clock;
  input [25:0]common_commands_in;
  input [83:0]pipe_rx_0_sigs;
  input [83:0]pipe_rx_1_sigs;
  input [83:0]pipe_rx_2_sigs;
  input [83:0]pipe_rx_3_sigs;
  input [83:0]pipe_rx_4_sigs;
  input [83:0]pipe_rx_5_sigs;
  input [83:0]pipe_rx_6_sigs;
  input [83:0]pipe_rx_7_sigs;
  output [25:0]common_commands_out;
  output [83:0]pipe_tx_0_sigs;
  output [83:0]pipe_tx_1_sigs;
  output [83:0]pipe_tx_2_sigs;
  output [83:0]pipe_tx_3_sigs;
  output [83:0]pipe_tx_4_sigs;
  output [83:0]pipe_tx_5_sigs;
  output [83:0]pipe_tx_6_sigs;
  output [83:0]pipe_tx_7_sigs;
  output ext_ch_gt_drpclk;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [15:0]ext_ch_gt_drpdi;
  input [0:0]ext_ch_gt_drpwe;
  output [15:0]ext_ch_gt_drpdo;
  output [0:0]ext_ch_gt_drprdy;
  input icap_clk;
  input icap_csib;
  input icap_rdwrb;
  input [31:0]icap_i;
  output [31:0]icap_o;
  output pcie_drp_rdy;
  output [15:0]pcie_drp_do;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input [10:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  input startup_eos_in;
  output startup_cfgclk;
  output startup_cfgmclk;
  output startup_eos;
  output startup_preq;
  input startup_clk;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;
  input [0:0]cpllpd;
  input [1:0]txpd;
  input [1:0]rxpd;
  input [0:0]txpdelecidlemode;
  input [0:0]txdetectrx;
  input [0:0]txelecidle;
  input [0:0]qpllpd;
  input powerdown;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [0:0]cpllpd;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire gt_top_i_n_137;
  wire gt_top_i_n_138;
  wire gt_top_i_n_139;
  wire gt_top_i_n_140;
  wire gt_top_i_n_141;
  wire gt_top_i_n_142;
  wire gt_top_i_n_143;
  wire gt_top_i_n_144;
  wire gt_top_i_n_145;
  wire gt_top_i_n_146;
  wire gt_top_i_n_147;
  wire gt_top_i_n_148;
  wire gt_top_i_n_149;
  wire gt_top_i_n_150;
  wire gt_top_i_n_151;
  wire gt_top_i_n_153;
  wire gt_top_i_n_154;
  wire gt_top_i_n_173;
  wire [0:0]\^int_qplloutclk_out ;
  wire [0:0]\^int_qplloutrefclk_out ;
  wire \ltssm_reg1_reg[0]_srl2_n_0 ;
  wire \ltssm_reg1_reg[1]_srl2_n_0 ;
  wire \ltssm_reg1_reg[2]_srl2_n_0 ;
  wire \ltssm_reg1_reg[3]_srl2_n_0 ;
  wire \ltssm_reg1_reg[4]_srl2_n_0 ;
  wire \ltssm_reg1_reg[5]_srl2_n_0 ;
  wire [5:0]ltssm_reg2;
  wire [63:0]m_axis_cq_tdata;
  wire [1:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [63:0]m_axis_rc_tdata;
  wire [1:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pcie_top_i_n_821;
  wire pcie_top_i_n_822;
  wire [0:0]pipe_cpll_lock;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [6:0]pipe_drp_fsm;
  wire [0:0]pipe_eyescandataerror;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [0:0]pipe_qpll_lock;
  wire [11:0]\^pipe_qrst_fsm ;
  wire pipe_qrst_idle;
  wire [4:0]pipe_rate_fsm;
  wire pipe_rate_idle;
  wire [4:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire [1:0]pipe_rx0_char_is_k;
  wire [31:0]pipe_rx0_data;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire [5:0]pipe_rx0_eq_lffs;
  wire pipe_rx0_eq_lffs_sel;
  wire [2:2]pipe_rx0_eq_new_txcoeff;
  wire [3:0]pipe_rx0_eq_txpreset;
  wire [1:0]pipe_rx0_eqcontrol;
  wire pipe_rx0_eqdone;
  wire [2:0]pipe_rx0_eqpreset;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire [0:0]pipe_rx_slide;
  wire [0:0]pipe_rx_syncdone;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire [0:0]\^pipe_sync_fsm_rx ;
  wire [5:0]pipe_sync_fsm_tx;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [31:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [16:0]pipe_tx0_eqcoeff;
  wire [1:0]pipe_tx0_eqcontrol;
  wire [5:0]pipe_tx0_eqdeemph;
  wire pipe_tx0_eqdone;
  wire [3:0]pipe_tx0_eqpreset;
  wire [1:0]pipe_tx0_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire [1:0]pipe_tx_rate;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire \pipe_wrapper_i/txdetectrx_mux ;
  wire \pipe_wrapper_i/txelecidle_mux ;
  wire powerdown;
  wire [0:0]qpllpd;
  wire [1:0]rxpd;
  wire [63:0]s_axis_cc_tdata;
  wire [1:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [63:0]s_axis_rq_tdata;
  wire [1:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  (* MARK_DEBUG *) wire store_ltssm;
  wire sys_clk;
  wire sys_reset;
  wire [0:0]txdetectrx;
  wire [0:0]txelecidle;
  wire [1:0]txpd;
  wire [0:0]txpdelecidlemode;
  wire user_lnk_up;
  wire user_reset;
  wire user_reset_int;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;

  assign common_commands_out[25] = \<const0> ;
  assign common_commands_out[24] = \<const0> ;
  assign common_commands_out[23] = \<const0> ;
  assign common_commands_out[22] = \<const0> ;
  assign common_commands_out[21] = \<const0> ;
  assign common_commands_out[20] = \<const0> ;
  assign common_commands_out[19] = \<const0> ;
  assign common_commands_out[18] = \<const0> ;
  assign common_commands_out[17] = \<const0> ;
  assign common_commands_out[16] = \<const0> ;
  assign common_commands_out[15] = \<const0> ;
  assign common_commands_out[14] = \<const0> ;
  assign common_commands_out[13] = \<const0> ;
  assign common_commands_out[12] = \<const0> ;
  assign common_commands_out[11] = \<const0> ;
  assign common_commands_out[10] = \<const0> ;
  assign common_commands_out[9] = \<const0> ;
  assign common_commands_out[8] = \<const0> ;
  assign common_commands_out[7] = \<const0> ;
  assign common_commands_out[6] = \<const0> ;
  assign common_commands_out[5] = \<const0> ;
  assign common_commands_out[4] = \<const0> ;
  assign common_commands_out[3] = \<const0> ;
  assign common_commands_out[2] = \<const0> ;
  assign common_commands_out[1] = \<const0> ;
  assign common_commands_out[0] = \<const0> ;
  assign ext_ch_gt_drpclk = pipe_dclk_in;
  assign gt_ch_drp_rdy[0] = pipe_drp_fsm[0];
  assign icap_o[31] = \<const0> ;
  assign icap_o[30] = \<const0> ;
  assign icap_o[29] = \<const0> ;
  assign icap_o[28] = \<const0> ;
  assign icap_o[27] = \<const0> ;
  assign icap_o[26] = \<const0> ;
  assign icap_o[25] = \<const0> ;
  assign icap_o[24] = \<const0> ;
  assign icap_o[23] = \<const0> ;
  assign icap_o[22] = \<const0> ;
  assign icap_o[21] = \<const0> ;
  assign icap_o[20] = \<const0> ;
  assign icap_o[19] = \<const0> ;
  assign icap_o[18] = \<const0> ;
  assign icap_o[17] = \<const0> ;
  assign icap_o[16] = \<const0> ;
  assign icap_o[15] = \<const0> ;
  assign icap_o[14] = \<const0> ;
  assign icap_o[13] = \<const0> ;
  assign icap_o[12] = \<const0> ;
  assign icap_o[11] = \<const0> ;
  assign icap_o[10] = \<const0> ;
  assign icap_o[9] = \<const0> ;
  assign icap_o[8] = \<const0> ;
  assign icap_o[7] = \<const0> ;
  assign icap_o[6] = \<const0> ;
  assign icap_o[5] = \<const0> ;
  assign icap_o[4] = \<const0> ;
  assign icap_o[3] = \<const0> ;
  assign icap_o[2] = \<const0> ;
  assign icap_o[1] = \<const0> ;
  assign icap_o[0] = \<const0> ;
  assign int_dclk_out = \<const0> ;
  assign int_oobclk_out = \<const0> ;
  assign int_pclk_out_slave = \<const0> ;
  assign int_pipe_rxusrclk_out = \<const0> ;
  assign int_qplllock_out[1] = \<const0> ;
  assign int_qplllock_out[0] = pipe_qpll_lock;
  assign int_qplloutclk_out[1] = \<const0> ;
  assign int_qplloutclk_out[0] = \^int_qplloutclk_out [0];
  assign int_qplloutrefclk_out[1] = \<const0> ;
  assign int_qplloutrefclk_out[0] = \^int_qplloutrefclk_out [0];
  assign int_rxoutclk_out[0] = \<const0> ;
  assign int_userclk1_out = \<const0> ;
  assign int_userclk2_out = \<const0> ;
  assign mmcm_lock = pipe_mmcm_lock_in;
  assign pipe_debug[31] = \<const0> ;
  assign pipe_debug[30] = \<const0> ;
  assign pipe_debug[29] = \<const0> ;
  assign pipe_debug[28] = \<const0> ;
  assign pipe_debug[27] = \<const0> ;
  assign pipe_debug[26] = \<const0> ;
  assign pipe_debug[25] = \<const0> ;
  assign pipe_debug[24] = \<const0> ;
  assign pipe_debug[23] = \<const0> ;
  assign pipe_debug[22] = \<const0> ;
  assign pipe_debug[21] = \<const0> ;
  assign pipe_debug[20] = \<const0> ;
  assign pipe_debug[19] = \<const0> ;
  assign pipe_debug[18] = \<const0> ;
  assign pipe_debug[17] = \<const0> ;
  assign pipe_debug[16] = \<const0> ;
  assign pipe_debug[15] = \<const0> ;
  assign pipe_debug[14] = \<const0> ;
  assign pipe_debug[13] = \<const0> ;
  assign pipe_debug[12] = \<const0> ;
  assign pipe_debug[11] = \<const0> ;
  assign pipe_debug[10] = \<const0> ;
  assign pipe_debug[9] = \<const0> ;
  assign pipe_debug[8] = \<const0> ;
  assign pipe_debug[7] = \<const0> ;
  assign pipe_debug[6] = \<const0> ;
  assign pipe_debug[5] = \<const0> ;
  assign pipe_debug[4] = \<const0> ;
  assign pipe_debug[3] = \<const0> ;
  assign pipe_debug[2] = \<const0> ;
  assign pipe_debug[1] = \<const0> ;
  assign pipe_debug[0] = \<const0> ;
  assign pipe_debug_0[0] = \<const0> ;
  assign pipe_debug_1[0] = \<const0> ;
  assign pipe_debug_2[0] = \<const0> ;
  assign pipe_debug_3[0] = \<const0> ;
  assign pipe_debug_4[0] = \<const0> ;
  assign pipe_debug_5[0] = \<const0> ;
  assign pipe_debug_6[0] = \<const0> ;
  assign pipe_debug_7[0] = \<const0> ;
  assign pipe_debug_8[0] = \<const0> ;
  assign pipe_debug_9[0] = \<const0> ;
  assign pipe_gen3_out = \<const0> ;
  assign pipe_qrst_fsm[11:10] = \^pipe_qrst_fsm [11:10];
  assign pipe_qrst_fsm[9] = \<const0> ;
  assign pipe_qrst_fsm[8] = \<const0> ;
  assign pipe_qrst_fsm[7] = \<const0> ;
  assign pipe_qrst_fsm[6] = \<const0> ;
  assign pipe_qrst_fsm[5:0] = \^pipe_qrst_fsm [5:0];
  assign pipe_sync_fsm_rx[6] = \<const0> ;
  assign pipe_sync_fsm_rx[5] = \<const0> ;
  assign pipe_sync_fsm_rx[4] = \<const0> ;
  assign pipe_sync_fsm_rx[3] = \<const0> ;
  assign pipe_sync_fsm_rx[2] = \<const0> ;
  assign pipe_sync_fsm_rx[1] = \<const0> ;
  assign pipe_sync_fsm_rx[0] = \^pipe_sync_fsm_rx [0];
  assign pipe_tx_0_sigs[83] = \<const0> ;
  assign pipe_tx_0_sigs[82] = \<const0> ;
  assign pipe_tx_0_sigs[81] = \<const0> ;
  assign pipe_tx_0_sigs[80] = \<const0> ;
  assign pipe_tx_0_sigs[79] = \<const0> ;
  assign pipe_tx_0_sigs[78] = \<const0> ;
  assign pipe_tx_0_sigs[77] = \<const0> ;
  assign pipe_tx_0_sigs[76] = \<const0> ;
  assign pipe_tx_0_sigs[75] = \<const0> ;
  assign pipe_tx_0_sigs[74] = \<const0> ;
  assign pipe_tx_0_sigs[73] = \<const0> ;
  assign pipe_tx_0_sigs[72] = \<const0> ;
  assign pipe_tx_0_sigs[71] = \<const0> ;
  assign pipe_tx_0_sigs[70] = \<const0> ;
  assign pipe_tx_0_sigs[69] = \<const0> ;
  assign pipe_tx_0_sigs[68] = \<const0> ;
  assign pipe_tx_0_sigs[67] = \<const0> ;
  assign pipe_tx_0_sigs[66] = \<const0> ;
  assign pipe_tx_0_sigs[65] = \<const0> ;
  assign pipe_tx_0_sigs[64] = \<const0> ;
  assign pipe_tx_0_sigs[63] = \<const0> ;
  assign pipe_tx_0_sigs[62] = \<const0> ;
  assign pipe_tx_0_sigs[61] = \<const0> ;
  assign pipe_tx_0_sigs[60] = \<const0> ;
  assign pipe_tx_0_sigs[59] = \<const0> ;
  assign pipe_tx_0_sigs[58] = \<const0> ;
  assign pipe_tx_0_sigs[57] = \<const0> ;
  assign pipe_tx_0_sigs[56] = \<const0> ;
  assign pipe_tx_0_sigs[55] = \<const0> ;
  assign pipe_tx_0_sigs[54] = \<const0> ;
  assign pipe_tx_0_sigs[53] = \<const0> ;
  assign pipe_tx_0_sigs[52] = \<const0> ;
  assign pipe_tx_0_sigs[51] = \<const0> ;
  assign pipe_tx_0_sigs[50] = \<const0> ;
  assign pipe_tx_0_sigs[49] = \<const0> ;
  assign pipe_tx_0_sigs[48] = \<const0> ;
  assign pipe_tx_0_sigs[47] = \<const0> ;
  assign pipe_tx_0_sigs[46] = \<const0> ;
  assign pipe_tx_0_sigs[45] = \<const0> ;
  assign pipe_tx_0_sigs[44] = \<const0> ;
  assign pipe_tx_0_sigs[43] = \<const0> ;
  assign pipe_tx_0_sigs[42] = \<const0> ;
  assign pipe_tx_0_sigs[41] = \<const0> ;
  assign pipe_tx_0_sigs[40] = \<const0> ;
  assign pipe_tx_0_sigs[39] = \<const0> ;
  assign pipe_tx_0_sigs[38] = \<const0> ;
  assign pipe_tx_0_sigs[37] = \<const0> ;
  assign pipe_tx_0_sigs[36] = \<const0> ;
  assign pipe_tx_0_sigs[35] = \<const0> ;
  assign pipe_tx_0_sigs[34] = \<const0> ;
  assign pipe_tx_0_sigs[33] = \<const0> ;
  assign pipe_tx_0_sigs[32] = \<const0> ;
  assign pipe_tx_0_sigs[31] = \<const0> ;
  assign pipe_tx_0_sigs[30] = \<const0> ;
  assign pipe_tx_0_sigs[29] = \<const0> ;
  assign pipe_tx_0_sigs[28] = \<const0> ;
  assign pipe_tx_0_sigs[27] = \<const0> ;
  assign pipe_tx_0_sigs[26] = \<const0> ;
  assign pipe_tx_0_sigs[25] = \<const0> ;
  assign pipe_tx_0_sigs[24] = \<const0> ;
  assign pipe_tx_0_sigs[23] = \<const0> ;
  assign pipe_tx_0_sigs[22] = \<const0> ;
  assign pipe_tx_0_sigs[21] = \<const0> ;
  assign pipe_tx_0_sigs[20] = \<const0> ;
  assign pipe_tx_0_sigs[19] = \<const0> ;
  assign pipe_tx_0_sigs[18] = \<const0> ;
  assign pipe_tx_0_sigs[17] = \<const0> ;
  assign pipe_tx_0_sigs[16] = \<const0> ;
  assign pipe_tx_0_sigs[15] = \<const0> ;
  assign pipe_tx_0_sigs[14] = \<const0> ;
  assign pipe_tx_0_sigs[13] = \<const0> ;
  assign pipe_tx_0_sigs[12] = \<const0> ;
  assign pipe_tx_0_sigs[11] = \<const0> ;
  assign pipe_tx_0_sigs[10] = \<const0> ;
  assign pipe_tx_0_sigs[9] = \<const0> ;
  assign pipe_tx_0_sigs[8] = \<const0> ;
  assign pipe_tx_0_sigs[7] = \<const0> ;
  assign pipe_tx_0_sigs[6] = \<const0> ;
  assign pipe_tx_0_sigs[5] = \<const0> ;
  assign pipe_tx_0_sigs[4] = \<const0> ;
  assign pipe_tx_0_sigs[3] = \<const0> ;
  assign pipe_tx_0_sigs[2] = \<const0> ;
  assign pipe_tx_0_sigs[1] = \<const0> ;
  assign pipe_tx_0_sigs[0] = \<const0> ;
  assign pipe_tx_1_sigs[83] = \<const0> ;
  assign pipe_tx_1_sigs[82] = \<const0> ;
  assign pipe_tx_1_sigs[81] = \<const0> ;
  assign pipe_tx_1_sigs[80] = \<const0> ;
  assign pipe_tx_1_sigs[79] = \<const0> ;
  assign pipe_tx_1_sigs[78] = \<const0> ;
  assign pipe_tx_1_sigs[77] = \<const0> ;
  assign pipe_tx_1_sigs[76] = \<const0> ;
  assign pipe_tx_1_sigs[75] = \<const0> ;
  assign pipe_tx_1_sigs[74] = \<const0> ;
  assign pipe_tx_1_sigs[73] = \<const0> ;
  assign pipe_tx_1_sigs[72] = \<const0> ;
  assign pipe_tx_1_sigs[71] = \<const0> ;
  assign pipe_tx_1_sigs[70] = \<const0> ;
  assign pipe_tx_1_sigs[69] = \<const0> ;
  assign pipe_tx_1_sigs[68] = \<const0> ;
  assign pipe_tx_1_sigs[67] = \<const0> ;
  assign pipe_tx_1_sigs[66] = \<const0> ;
  assign pipe_tx_1_sigs[65] = \<const0> ;
  assign pipe_tx_1_sigs[64] = \<const0> ;
  assign pipe_tx_1_sigs[63] = \<const0> ;
  assign pipe_tx_1_sigs[62] = \<const0> ;
  assign pipe_tx_1_sigs[61] = \<const0> ;
  assign pipe_tx_1_sigs[60] = \<const0> ;
  assign pipe_tx_1_sigs[59] = \<const0> ;
  assign pipe_tx_1_sigs[58] = \<const0> ;
  assign pipe_tx_1_sigs[57] = \<const0> ;
  assign pipe_tx_1_sigs[56] = \<const0> ;
  assign pipe_tx_1_sigs[55] = \<const0> ;
  assign pipe_tx_1_sigs[54] = \<const0> ;
  assign pipe_tx_1_sigs[53] = \<const0> ;
  assign pipe_tx_1_sigs[52] = \<const0> ;
  assign pipe_tx_1_sigs[51] = \<const0> ;
  assign pipe_tx_1_sigs[50] = \<const0> ;
  assign pipe_tx_1_sigs[49] = \<const0> ;
  assign pipe_tx_1_sigs[48] = \<const0> ;
  assign pipe_tx_1_sigs[47] = \<const0> ;
  assign pipe_tx_1_sigs[46] = \<const0> ;
  assign pipe_tx_1_sigs[45] = \<const0> ;
  assign pipe_tx_1_sigs[44] = \<const0> ;
  assign pipe_tx_1_sigs[43] = \<const0> ;
  assign pipe_tx_1_sigs[42] = \<const0> ;
  assign pipe_tx_1_sigs[41] = \<const0> ;
  assign pipe_tx_1_sigs[40] = \<const0> ;
  assign pipe_tx_1_sigs[39] = \<const0> ;
  assign pipe_tx_1_sigs[38] = \<const0> ;
  assign pipe_tx_1_sigs[37] = \<const0> ;
  assign pipe_tx_1_sigs[36] = \<const0> ;
  assign pipe_tx_1_sigs[35] = \<const0> ;
  assign pipe_tx_1_sigs[34] = \<const0> ;
  assign pipe_tx_1_sigs[33] = \<const0> ;
  assign pipe_tx_1_sigs[32] = \<const0> ;
  assign pipe_tx_1_sigs[31] = \<const0> ;
  assign pipe_tx_1_sigs[30] = \<const0> ;
  assign pipe_tx_1_sigs[29] = \<const0> ;
  assign pipe_tx_1_sigs[28] = \<const0> ;
  assign pipe_tx_1_sigs[27] = \<const0> ;
  assign pipe_tx_1_sigs[26] = \<const0> ;
  assign pipe_tx_1_sigs[25] = \<const0> ;
  assign pipe_tx_1_sigs[24] = \<const0> ;
  assign pipe_tx_1_sigs[23] = \<const0> ;
  assign pipe_tx_1_sigs[22] = \<const0> ;
  assign pipe_tx_1_sigs[21] = \<const0> ;
  assign pipe_tx_1_sigs[20] = \<const0> ;
  assign pipe_tx_1_sigs[19] = \<const0> ;
  assign pipe_tx_1_sigs[18] = \<const0> ;
  assign pipe_tx_1_sigs[17] = \<const0> ;
  assign pipe_tx_1_sigs[16] = \<const0> ;
  assign pipe_tx_1_sigs[15] = \<const0> ;
  assign pipe_tx_1_sigs[14] = \<const0> ;
  assign pipe_tx_1_sigs[13] = \<const0> ;
  assign pipe_tx_1_sigs[12] = \<const0> ;
  assign pipe_tx_1_sigs[11] = \<const0> ;
  assign pipe_tx_1_sigs[10] = \<const0> ;
  assign pipe_tx_1_sigs[9] = \<const0> ;
  assign pipe_tx_1_sigs[8] = \<const0> ;
  assign pipe_tx_1_sigs[7] = \<const0> ;
  assign pipe_tx_1_sigs[6] = \<const0> ;
  assign pipe_tx_1_sigs[5] = \<const0> ;
  assign pipe_tx_1_sigs[4] = \<const0> ;
  assign pipe_tx_1_sigs[3] = \<const0> ;
  assign pipe_tx_1_sigs[2] = \<const0> ;
  assign pipe_tx_1_sigs[1] = \<const0> ;
  assign pipe_tx_1_sigs[0] = \<const0> ;
  assign pipe_tx_2_sigs[83] = \<const0> ;
  assign pipe_tx_2_sigs[82] = \<const0> ;
  assign pipe_tx_2_sigs[81] = \<const0> ;
  assign pipe_tx_2_sigs[80] = \<const0> ;
  assign pipe_tx_2_sigs[79] = \<const0> ;
  assign pipe_tx_2_sigs[78] = \<const0> ;
  assign pipe_tx_2_sigs[77] = \<const0> ;
  assign pipe_tx_2_sigs[76] = \<const0> ;
  assign pipe_tx_2_sigs[75] = \<const0> ;
  assign pipe_tx_2_sigs[74] = \<const0> ;
  assign pipe_tx_2_sigs[73] = \<const0> ;
  assign pipe_tx_2_sigs[72] = \<const0> ;
  assign pipe_tx_2_sigs[71] = \<const0> ;
  assign pipe_tx_2_sigs[70] = \<const0> ;
  assign pipe_tx_2_sigs[69] = \<const0> ;
  assign pipe_tx_2_sigs[68] = \<const0> ;
  assign pipe_tx_2_sigs[67] = \<const0> ;
  assign pipe_tx_2_sigs[66] = \<const0> ;
  assign pipe_tx_2_sigs[65] = \<const0> ;
  assign pipe_tx_2_sigs[64] = \<const0> ;
  assign pipe_tx_2_sigs[63] = \<const0> ;
  assign pipe_tx_2_sigs[62] = \<const0> ;
  assign pipe_tx_2_sigs[61] = \<const0> ;
  assign pipe_tx_2_sigs[60] = \<const0> ;
  assign pipe_tx_2_sigs[59] = \<const0> ;
  assign pipe_tx_2_sigs[58] = \<const0> ;
  assign pipe_tx_2_sigs[57] = \<const0> ;
  assign pipe_tx_2_sigs[56] = \<const0> ;
  assign pipe_tx_2_sigs[55] = \<const0> ;
  assign pipe_tx_2_sigs[54] = \<const0> ;
  assign pipe_tx_2_sigs[53] = \<const0> ;
  assign pipe_tx_2_sigs[52] = \<const0> ;
  assign pipe_tx_2_sigs[51] = \<const0> ;
  assign pipe_tx_2_sigs[50] = \<const0> ;
  assign pipe_tx_2_sigs[49] = \<const0> ;
  assign pipe_tx_2_sigs[48] = \<const0> ;
  assign pipe_tx_2_sigs[47] = \<const0> ;
  assign pipe_tx_2_sigs[46] = \<const0> ;
  assign pipe_tx_2_sigs[45] = \<const0> ;
  assign pipe_tx_2_sigs[44] = \<const0> ;
  assign pipe_tx_2_sigs[43] = \<const0> ;
  assign pipe_tx_2_sigs[42] = \<const0> ;
  assign pipe_tx_2_sigs[41] = \<const0> ;
  assign pipe_tx_2_sigs[40] = \<const0> ;
  assign pipe_tx_2_sigs[39] = \<const0> ;
  assign pipe_tx_2_sigs[38] = \<const0> ;
  assign pipe_tx_2_sigs[37] = \<const0> ;
  assign pipe_tx_2_sigs[36] = \<const0> ;
  assign pipe_tx_2_sigs[35] = \<const0> ;
  assign pipe_tx_2_sigs[34] = \<const0> ;
  assign pipe_tx_2_sigs[33] = \<const0> ;
  assign pipe_tx_2_sigs[32] = \<const0> ;
  assign pipe_tx_2_sigs[31] = \<const0> ;
  assign pipe_tx_2_sigs[30] = \<const0> ;
  assign pipe_tx_2_sigs[29] = \<const0> ;
  assign pipe_tx_2_sigs[28] = \<const0> ;
  assign pipe_tx_2_sigs[27] = \<const0> ;
  assign pipe_tx_2_sigs[26] = \<const0> ;
  assign pipe_tx_2_sigs[25] = \<const0> ;
  assign pipe_tx_2_sigs[24] = \<const0> ;
  assign pipe_tx_2_sigs[23] = \<const0> ;
  assign pipe_tx_2_sigs[22] = \<const0> ;
  assign pipe_tx_2_sigs[21] = \<const0> ;
  assign pipe_tx_2_sigs[20] = \<const0> ;
  assign pipe_tx_2_sigs[19] = \<const0> ;
  assign pipe_tx_2_sigs[18] = \<const0> ;
  assign pipe_tx_2_sigs[17] = \<const0> ;
  assign pipe_tx_2_sigs[16] = \<const0> ;
  assign pipe_tx_2_sigs[15] = \<const0> ;
  assign pipe_tx_2_sigs[14] = \<const0> ;
  assign pipe_tx_2_sigs[13] = \<const0> ;
  assign pipe_tx_2_sigs[12] = \<const0> ;
  assign pipe_tx_2_sigs[11] = \<const0> ;
  assign pipe_tx_2_sigs[10] = \<const0> ;
  assign pipe_tx_2_sigs[9] = \<const0> ;
  assign pipe_tx_2_sigs[8] = \<const0> ;
  assign pipe_tx_2_sigs[7] = \<const0> ;
  assign pipe_tx_2_sigs[6] = \<const0> ;
  assign pipe_tx_2_sigs[5] = \<const0> ;
  assign pipe_tx_2_sigs[4] = \<const0> ;
  assign pipe_tx_2_sigs[3] = \<const0> ;
  assign pipe_tx_2_sigs[2] = \<const0> ;
  assign pipe_tx_2_sigs[1] = \<const0> ;
  assign pipe_tx_2_sigs[0] = \<const0> ;
  assign pipe_tx_3_sigs[83] = \<const0> ;
  assign pipe_tx_3_sigs[82] = \<const0> ;
  assign pipe_tx_3_sigs[81] = \<const0> ;
  assign pipe_tx_3_sigs[80] = \<const0> ;
  assign pipe_tx_3_sigs[79] = \<const0> ;
  assign pipe_tx_3_sigs[78] = \<const0> ;
  assign pipe_tx_3_sigs[77] = \<const0> ;
  assign pipe_tx_3_sigs[76] = \<const0> ;
  assign pipe_tx_3_sigs[75] = \<const0> ;
  assign pipe_tx_3_sigs[74] = \<const0> ;
  assign pipe_tx_3_sigs[73] = \<const0> ;
  assign pipe_tx_3_sigs[72] = \<const0> ;
  assign pipe_tx_3_sigs[71] = \<const0> ;
  assign pipe_tx_3_sigs[70] = \<const0> ;
  assign pipe_tx_3_sigs[69] = \<const0> ;
  assign pipe_tx_3_sigs[68] = \<const0> ;
  assign pipe_tx_3_sigs[67] = \<const0> ;
  assign pipe_tx_3_sigs[66] = \<const0> ;
  assign pipe_tx_3_sigs[65] = \<const0> ;
  assign pipe_tx_3_sigs[64] = \<const0> ;
  assign pipe_tx_3_sigs[63] = \<const0> ;
  assign pipe_tx_3_sigs[62] = \<const0> ;
  assign pipe_tx_3_sigs[61] = \<const0> ;
  assign pipe_tx_3_sigs[60] = \<const0> ;
  assign pipe_tx_3_sigs[59] = \<const0> ;
  assign pipe_tx_3_sigs[58] = \<const0> ;
  assign pipe_tx_3_sigs[57] = \<const0> ;
  assign pipe_tx_3_sigs[56] = \<const0> ;
  assign pipe_tx_3_sigs[55] = \<const0> ;
  assign pipe_tx_3_sigs[54] = \<const0> ;
  assign pipe_tx_3_sigs[53] = \<const0> ;
  assign pipe_tx_3_sigs[52] = \<const0> ;
  assign pipe_tx_3_sigs[51] = \<const0> ;
  assign pipe_tx_3_sigs[50] = \<const0> ;
  assign pipe_tx_3_sigs[49] = \<const0> ;
  assign pipe_tx_3_sigs[48] = \<const0> ;
  assign pipe_tx_3_sigs[47] = \<const0> ;
  assign pipe_tx_3_sigs[46] = \<const0> ;
  assign pipe_tx_3_sigs[45] = \<const0> ;
  assign pipe_tx_3_sigs[44] = \<const0> ;
  assign pipe_tx_3_sigs[43] = \<const0> ;
  assign pipe_tx_3_sigs[42] = \<const0> ;
  assign pipe_tx_3_sigs[41] = \<const0> ;
  assign pipe_tx_3_sigs[40] = \<const0> ;
  assign pipe_tx_3_sigs[39] = \<const0> ;
  assign pipe_tx_3_sigs[38] = \<const0> ;
  assign pipe_tx_3_sigs[37] = \<const0> ;
  assign pipe_tx_3_sigs[36] = \<const0> ;
  assign pipe_tx_3_sigs[35] = \<const0> ;
  assign pipe_tx_3_sigs[34] = \<const0> ;
  assign pipe_tx_3_sigs[33] = \<const0> ;
  assign pipe_tx_3_sigs[32] = \<const0> ;
  assign pipe_tx_3_sigs[31] = \<const0> ;
  assign pipe_tx_3_sigs[30] = \<const0> ;
  assign pipe_tx_3_sigs[29] = \<const0> ;
  assign pipe_tx_3_sigs[28] = \<const0> ;
  assign pipe_tx_3_sigs[27] = \<const0> ;
  assign pipe_tx_3_sigs[26] = \<const0> ;
  assign pipe_tx_3_sigs[25] = \<const0> ;
  assign pipe_tx_3_sigs[24] = \<const0> ;
  assign pipe_tx_3_sigs[23] = \<const0> ;
  assign pipe_tx_3_sigs[22] = \<const0> ;
  assign pipe_tx_3_sigs[21] = \<const0> ;
  assign pipe_tx_3_sigs[20] = \<const0> ;
  assign pipe_tx_3_sigs[19] = \<const0> ;
  assign pipe_tx_3_sigs[18] = \<const0> ;
  assign pipe_tx_3_sigs[17] = \<const0> ;
  assign pipe_tx_3_sigs[16] = \<const0> ;
  assign pipe_tx_3_sigs[15] = \<const0> ;
  assign pipe_tx_3_sigs[14] = \<const0> ;
  assign pipe_tx_3_sigs[13] = \<const0> ;
  assign pipe_tx_3_sigs[12] = \<const0> ;
  assign pipe_tx_3_sigs[11] = \<const0> ;
  assign pipe_tx_3_sigs[10] = \<const0> ;
  assign pipe_tx_3_sigs[9] = \<const0> ;
  assign pipe_tx_3_sigs[8] = \<const0> ;
  assign pipe_tx_3_sigs[7] = \<const0> ;
  assign pipe_tx_3_sigs[6] = \<const0> ;
  assign pipe_tx_3_sigs[5] = \<const0> ;
  assign pipe_tx_3_sigs[4] = \<const0> ;
  assign pipe_tx_3_sigs[3] = \<const0> ;
  assign pipe_tx_3_sigs[2] = \<const0> ;
  assign pipe_tx_3_sigs[1] = \<const0> ;
  assign pipe_tx_3_sigs[0] = \<const0> ;
  assign pipe_tx_4_sigs[83] = \<const0> ;
  assign pipe_tx_4_sigs[82] = \<const0> ;
  assign pipe_tx_4_sigs[81] = \<const0> ;
  assign pipe_tx_4_sigs[80] = \<const0> ;
  assign pipe_tx_4_sigs[79] = \<const0> ;
  assign pipe_tx_4_sigs[78] = \<const0> ;
  assign pipe_tx_4_sigs[77] = \<const0> ;
  assign pipe_tx_4_sigs[76] = \<const0> ;
  assign pipe_tx_4_sigs[75] = \<const0> ;
  assign pipe_tx_4_sigs[74] = \<const0> ;
  assign pipe_tx_4_sigs[73] = \<const0> ;
  assign pipe_tx_4_sigs[72] = \<const0> ;
  assign pipe_tx_4_sigs[71] = \<const0> ;
  assign pipe_tx_4_sigs[70] = \<const0> ;
  assign pipe_tx_4_sigs[69] = \<const0> ;
  assign pipe_tx_4_sigs[68] = \<const0> ;
  assign pipe_tx_4_sigs[67] = \<const0> ;
  assign pipe_tx_4_sigs[66] = \<const0> ;
  assign pipe_tx_4_sigs[65] = \<const0> ;
  assign pipe_tx_4_sigs[64] = \<const0> ;
  assign pipe_tx_4_sigs[63] = \<const0> ;
  assign pipe_tx_4_sigs[62] = \<const0> ;
  assign pipe_tx_4_sigs[61] = \<const0> ;
  assign pipe_tx_4_sigs[60] = \<const0> ;
  assign pipe_tx_4_sigs[59] = \<const0> ;
  assign pipe_tx_4_sigs[58] = \<const0> ;
  assign pipe_tx_4_sigs[57] = \<const0> ;
  assign pipe_tx_4_sigs[56] = \<const0> ;
  assign pipe_tx_4_sigs[55] = \<const0> ;
  assign pipe_tx_4_sigs[54] = \<const0> ;
  assign pipe_tx_4_sigs[53] = \<const0> ;
  assign pipe_tx_4_sigs[52] = \<const0> ;
  assign pipe_tx_4_sigs[51] = \<const0> ;
  assign pipe_tx_4_sigs[50] = \<const0> ;
  assign pipe_tx_4_sigs[49] = \<const0> ;
  assign pipe_tx_4_sigs[48] = \<const0> ;
  assign pipe_tx_4_sigs[47] = \<const0> ;
  assign pipe_tx_4_sigs[46] = \<const0> ;
  assign pipe_tx_4_sigs[45] = \<const0> ;
  assign pipe_tx_4_sigs[44] = \<const0> ;
  assign pipe_tx_4_sigs[43] = \<const0> ;
  assign pipe_tx_4_sigs[42] = \<const0> ;
  assign pipe_tx_4_sigs[41] = \<const0> ;
  assign pipe_tx_4_sigs[40] = \<const0> ;
  assign pipe_tx_4_sigs[39] = \<const0> ;
  assign pipe_tx_4_sigs[38] = \<const0> ;
  assign pipe_tx_4_sigs[37] = \<const0> ;
  assign pipe_tx_4_sigs[36] = \<const0> ;
  assign pipe_tx_4_sigs[35] = \<const0> ;
  assign pipe_tx_4_sigs[34] = \<const0> ;
  assign pipe_tx_4_sigs[33] = \<const0> ;
  assign pipe_tx_4_sigs[32] = \<const0> ;
  assign pipe_tx_4_sigs[31] = \<const0> ;
  assign pipe_tx_4_sigs[30] = \<const0> ;
  assign pipe_tx_4_sigs[29] = \<const0> ;
  assign pipe_tx_4_sigs[28] = \<const0> ;
  assign pipe_tx_4_sigs[27] = \<const0> ;
  assign pipe_tx_4_sigs[26] = \<const0> ;
  assign pipe_tx_4_sigs[25] = \<const0> ;
  assign pipe_tx_4_sigs[24] = \<const0> ;
  assign pipe_tx_4_sigs[23] = \<const0> ;
  assign pipe_tx_4_sigs[22] = \<const0> ;
  assign pipe_tx_4_sigs[21] = \<const0> ;
  assign pipe_tx_4_sigs[20] = \<const0> ;
  assign pipe_tx_4_sigs[19] = \<const0> ;
  assign pipe_tx_4_sigs[18] = \<const0> ;
  assign pipe_tx_4_sigs[17] = \<const0> ;
  assign pipe_tx_4_sigs[16] = \<const0> ;
  assign pipe_tx_4_sigs[15] = \<const0> ;
  assign pipe_tx_4_sigs[14] = \<const0> ;
  assign pipe_tx_4_sigs[13] = \<const0> ;
  assign pipe_tx_4_sigs[12] = \<const0> ;
  assign pipe_tx_4_sigs[11] = \<const0> ;
  assign pipe_tx_4_sigs[10] = \<const0> ;
  assign pipe_tx_4_sigs[9] = \<const0> ;
  assign pipe_tx_4_sigs[8] = \<const0> ;
  assign pipe_tx_4_sigs[7] = \<const0> ;
  assign pipe_tx_4_sigs[6] = \<const0> ;
  assign pipe_tx_4_sigs[5] = \<const0> ;
  assign pipe_tx_4_sigs[4] = \<const0> ;
  assign pipe_tx_4_sigs[3] = \<const0> ;
  assign pipe_tx_4_sigs[2] = \<const0> ;
  assign pipe_tx_4_sigs[1] = \<const0> ;
  assign pipe_tx_4_sigs[0] = \<const0> ;
  assign pipe_tx_5_sigs[83] = \<const0> ;
  assign pipe_tx_5_sigs[82] = \<const0> ;
  assign pipe_tx_5_sigs[81] = \<const0> ;
  assign pipe_tx_5_sigs[80] = \<const0> ;
  assign pipe_tx_5_sigs[79] = \<const0> ;
  assign pipe_tx_5_sigs[78] = \<const0> ;
  assign pipe_tx_5_sigs[77] = \<const0> ;
  assign pipe_tx_5_sigs[76] = \<const0> ;
  assign pipe_tx_5_sigs[75] = \<const0> ;
  assign pipe_tx_5_sigs[74] = \<const0> ;
  assign pipe_tx_5_sigs[73] = \<const0> ;
  assign pipe_tx_5_sigs[72] = \<const0> ;
  assign pipe_tx_5_sigs[71] = \<const0> ;
  assign pipe_tx_5_sigs[70] = \<const0> ;
  assign pipe_tx_5_sigs[69] = \<const0> ;
  assign pipe_tx_5_sigs[68] = \<const0> ;
  assign pipe_tx_5_sigs[67] = \<const0> ;
  assign pipe_tx_5_sigs[66] = \<const0> ;
  assign pipe_tx_5_sigs[65] = \<const0> ;
  assign pipe_tx_5_sigs[64] = \<const0> ;
  assign pipe_tx_5_sigs[63] = \<const0> ;
  assign pipe_tx_5_sigs[62] = \<const0> ;
  assign pipe_tx_5_sigs[61] = \<const0> ;
  assign pipe_tx_5_sigs[60] = \<const0> ;
  assign pipe_tx_5_sigs[59] = \<const0> ;
  assign pipe_tx_5_sigs[58] = \<const0> ;
  assign pipe_tx_5_sigs[57] = \<const0> ;
  assign pipe_tx_5_sigs[56] = \<const0> ;
  assign pipe_tx_5_sigs[55] = \<const0> ;
  assign pipe_tx_5_sigs[54] = \<const0> ;
  assign pipe_tx_5_sigs[53] = \<const0> ;
  assign pipe_tx_5_sigs[52] = \<const0> ;
  assign pipe_tx_5_sigs[51] = \<const0> ;
  assign pipe_tx_5_sigs[50] = \<const0> ;
  assign pipe_tx_5_sigs[49] = \<const0> ;
  assign pipe_tx_5_sigs[48] = \<const0> ;
  assign pipe_tx_5_sigs[47] = \<const0> ;
  assign pipe_tx_5_sigs[46] = \<const0> ;
  assign pipe_tx_5_sigs[45] = \<const0> ;
  assign pipe_tx_5_sigs[44] = \<const0> ;
  assign pipe_tx_5_sigs[43] = \<const0> ;
  assign pipe_tx_5_sigs[42] = \<const0> ;
  assign pipe_tx_5_sigs[41] = \<const0> ;
  assign pipe_tx_5_sigs[40] = \<const0> ;
  assign pipe_tx_5_sigs[39] = \<const0> ;
  assign pipe_tx_5_sigs[38] = \<const0> ;
  assign pipe_tx_5_sigs[37] = \<const0> ;
  assign pipe_tx_5_sigs[36] = \<const0> ;
  assign pipe_tx_5_sigs[35] = \<const0> ;
  assign pipe_tx_5_sigs[34] = \<const0> ;
  assign pipe_tx_5_sigs[33] = \<const0> ;
  assign pipe_tx_5_sigs[32] = \<const0> ;
  assign pipe_tx_5_sigs[31] = \<const0> ;
  assign pipe_tx_5_sigs[30] = \<const0> ;
  assign pipe_tx_5_sigs[29] = \<const0> ;
  assign pipe_tx_5_sigs[28] = \<const0> ;
  assign pipe_tx_5_sigs[27] = \<const0> ;
  assign pipe_tx_5_sigs[26] = \<const0> ;
  assign pipe_tx_5_sigs[25] = \<const0> ;
  assign pipe_tx_5_sigs[24] = \<const0> ;
  assign pipe_tx_5_sigs[23] = \<const0> ;
  assign pipe_tx_5_sigs[22] = \<const0> ;
  assign pipe_tx_5_sigs[21] = \<const0> ;
  assign pipe_tx_5_sigs[20] = \<const0> ;
  assign pipe_tx_5_sigs[19] = \<const0> ;
  assign pipe_tx_5_sigs[18] = \<const0> ;
  assign pipe_tx_5_sigs[17] = \<const0> ;
  assign pipe_tx_5_sigs[16] = \<const0> ;
  assign pipe_tx_5_sigs[15] = \<const0> ;
  assign pipe_tx_5_sigs[14] = \<const0> ;
  assign pipe_tx_5_sigs[13] = \<const0> ;
  assign pipe_tx_5_sigs[12] = \<const0> ;
  assign pipe_tx_5_sigs[11] = \<const0> ;
  assign pipe_tx_5_sigs[10] = \<const0> ;
  assign pipe_tx_5_sigs[9] = \<const0> ;
  assign pipe_tx_5_sigs[8] = \<const0> ;
  assign pipe_tx_5_sigs[7] = \<const0> ;
  assign pipe_tx_5_sigs[6] = \<const0> ;
  assign pipe_tx_5_sigs[5] = \<const0> ;
  assign pipe_tx_5_sigs[4] = \<const0> ;
  assign pipe_tx_5_sigs[3] = \<const0> ;
  assign pipe_tx_5_sigs[2] = \<const0> ;
  assign pipe_tx_5_sigs[1] = \<const0> ;
  assign pipe_tx_5_sigs[0] = \<const0> ;
  assign pipe_tx_6_sigs[83] = \<const0> ;
  assign pipe_tx_6_sigs[82] = \<const0> ;
  assign pipe_tx_6_sigs[81] = \<const0> ;
  assign pipe_tx_6_sigs[80] = \<const0> ;
  assign pipe_tx_6_sigs[79] = \<const0> ;
  assign pipe_tx_6_sigs[78] = \<const0> ;
  assign pipe_tx_6_sigs[77] = \<const0> ;
  assign pipe_tx_6_sigs[76] = \<const0> ;
  assign pipe_tx_6_sigs[75] = \<const0> ;
  assign pipe_tx_6_sigs[74] = \<const0> ;
  assign pipe_tx_6_sigs[73] = \<const0> ;
  assign pipe_tx_6_sigs[72] = \<const0> ;
  assign pipe_tx_6_sigs[71] = \<const0> ;
  assign pipe_tx_6_sigs[70] = \<const0> ;
  assign pipe_tx_6_sigs[69] = \<const0> ;
  assign pipe_tx_6_sigs[68] = \<const0> ;
  assign pipe_tx_6_sigs[67] = \<const0> ;
  assign pipe_tx_6_sigs[66] = \<const0> ;
  assign pipe_tx_6_sigs[65] = \<const0> ;
  assign pipe_tx_6_sigs[64] = \<const0> ;
  assign pipe_tx_6_sigs[63] = \<const0> ;
  assign pipe_tx_6_sigs[62] = \<const0> ;
  assign pipe_tx_6_sigs[61] = \<const0> ;
  assign pipe_tx_6_sigs[60] = \<const0> ;
  assign pipe_tx_6_sigs[59] = \<const0> ;
  assign pipe_tx_6_sigs[58] = \<const0> ;
  assign pipe_tx_6_sigs[57] = \<const0> ;
  assign pipe_tx_6_sigs[56] = \<const0> ;
  assign pipe_tx_6_sigs[55] = \<const0> ;
  assign pipe_tx_6_sigs[54] = \<const0> ;
  assign pipe_tx_6_sigs[53] = \<const0> ;
  assign pipe_tx_6_sigs[52] = \<const0> ;
  assign pipe_tx_6_sigs[51] = \<const0> ;
  assign pipe_tx_6_sigs[50] = \<const0> ;
  assign pipe_tx_6_sigs[49] = \<const0> ;
  assign pipe_tx_6_sigs[48] = \<const0> ;
  assign pipe_tx_6_sigs[47] = \<const0> ;
  assign pipe_tx_6_sigs[46] = \<const0> ;
  assign pipe_tx_6_sigs[45] = \<const0> ;
  assign pipe_tx_6_sigs[44] = \<const0> ;
  assign pipe_tx_6_sigs[43] = \<const0> ;
  assign pipe_tx_6_sigs[42] = \<const0> ;
  assign pipe_tx_6_sigs[41] = \<const0> ;
  assign pipe_tx_6_sigs[40] = \<const0> ;
  assign pipe_tx_6_sigs[39] = \<const0> ;
  assign pipe_tx_6_sigs[38] = \<const0> ;
  assign pipe_tx_6_sigs[37] = \<const0> ;
  assign pipe_tx_6_sigs[36] = \<const0> ;
  assign pipe_tx_6_sigs[35] = \<const0> ;
  assign pipe_tx_6_sigs[34] = \<const0> ;
  assign pipe_tx_6_sigs[33] = \<const0> ;
  assign pipe_tx_6_sigs[32] = \<const0> ;
  assign pipe_tx_6_sigs[31] = \<const0> ;
  assign pipe_tx_6_sigs[30] = \<const0> ;
  assign pipe_tx_6_sigs[29] = \<const0> ;
  assign pipe_tx_6_sigs[28] = \<const0> ;
  assign pipe_tx_6_sigs[27] = \<const0> ;
  assign pipe_tx_6_sigs[26] = \<const0> ;
  assign pipe_tx_6_sigs[25] = \<const0> ;
  assign pipe_tx_6_sigs[24] = \<const0> ;
  assign pipe_tx_6_sigs[23] = \<const0> ;
  assign pipe_tx_6_sigs[22] = \<const0> ;
  assign pipe_tx_6_sigs[21] = \<const0> ;
  assign pipe_tx_6_sigs[20] = \<const0> ;
  assign pipe_tx_6_sigs[19] = \<const0> ;
  assign pipe_tx_6_sigs[18] = \<const0> ;
  assign pipe_tx_6_sigs[17] = \<const0> ;
  assign pipe_tx_6_sigs[16] = \<const0> ;
  assign pipe_tx_6_sigs[15] = \<const0> ;
  assign pipe_tx_6_sigs[14] = \<const0> ;
  assign pipe_tx_6_sigs[13] = \<const0> ;
  assign pipe_tx_6_sigs[12] = \<const0> ;
  assign pipe_tx_6_sigs[11] = \<const0> ;
  assign pipe_tx_6_sigs[10] = \<const0> ;
  assign pipe_tx_6_sigs[9] = \<const0> ;
  assign pipe_tx_6_sigs[8] = \<const0> ;
  assign pipe_tx_6_sigs[7] = \<const0> ;
  assign pipe_tx_6_sigs[6] = \<const0> ;
  assign pipe_tx_6_sigs[5] = \<const0> ;
  assign pipe_tx_6_sigs[4] = \<const0> ;
  assign pipe_tx_6_sigs[3] = \<const0> ;
  assign pipe_tx_6_sigs[2] = \<const0> ;
  assign pipe_tx_6_sigs[1] = \<const0> ;
  assign pipe_tx_6_sigs[0] = \<const0> ;
  assign pipe_tx_7_sigs[83] = \<const0> ;
  assign pipe_tx_7_sigs[82] = \<const0> ;
  assign pipe_tx_7_sigs[81] = \<const0> ;
  assign pipe_tx_7_sigs[80] = \<const0> ;
  assign pipe_tx_7_sigs[79] = \<const0> ;
  assign pipe_tx_7_sigs[78] = \<const0> ;
  assign pipe_tx_7_sigs[77] = \<const0> ;
  assign pipe_tx_7_sigs[76] = \<const0> ;
  assign pipe_tx_7_sigs[75] = \<const0> ;
  assign pipe_tx_7_sigs[74] = \<const0> ;
  assign pipe_tx_7_sigs[73] = \<const0> ;
  assign pipe_tx_7_sigs[72] = \<const0> ;
  assign pipe_tx_7_sigs[71] = \<const0> ;
  assign pipe_tx_7_sigs[70] = \<const0> ;
  assign pipe_tx_7_sigs[69] = \<const0> ;
  assign pipe_tx_7_sigs[68] = \<const0> ;
  assign pipe_tx_7_sigs[67] = \<const0> ;
  assign pipe_tx_7_sigs[66] = \<const0> ;
  assign pipe_tx_7_sigs[65] = \<const0> ;
  assign pipe_tx_7_sigs[64] = \<const0> ;
  assign pipe_tx_7_sigs[63] = \<const0> ;
  assign pipe_tx_7_sigs[62] = \<const0> ;
  assign pipe_tx_7_sigs[61] = \<const0> ;
  assign pipe_tx_7_sigs[60] = \<const0> ;
  assign pipe_tx_7_sigs[59] = \<const0> ;
  assign pipe_tx_7_sigs[58] = \<const0> ;
  assign pipe_tx_7_sigs[57] = \<const0> ;
  assign pipe_tx_7_sigs[56] = \<const0> ;
  assign pipe_tx_7_sigs[55] = \<const0> ;
  assign pipe_tx_7_sigs[54] = \<const0> ;
  assign pipe_tx_7_sigs[53] = \<const0> ;
  assign pipe_tx_7_sigs[52] = \<const0> ;
  assign pipe_tx_7_sigs[51] = \<const0> ;
  assign pipe_tx_7_sigs[50] = \<const0> ;
  assign pipe_tx_7_sigs[49] = \<const0> ;
  assign pipe_tx_7_sigs[48] = \<const0> ;
  assign pipe_tx_7_sigs[47] = \<const0> ;
  assign pipe_tx_7_sigs[46] = \<const0> ;
  assign pipe_tx_7_sigs[45] = \<const0> ;
  assign pipe_tx_7_sigs[44] = \<const0> ;
  assign pipe_tx_7_sigs[43] = \<const0> ;
  assign pipe_tx_7_sigs[42] = \<const0> ;
  assign pipe_tx_7_sigs[41] = \<const0> ;
  assign pipe_tx_7_sigs[40] = \<const0> ;
  assign pipe_tx_7_sigs[39] = \<const0> ;
  assign pipe_tx_7_sigs[38] = \<const0> ;
  assign pipe_tx_7_sigs[37] = \<const0> ;
  assign pipe_tx_7_sigs[36] = \<const0> ;
  assign pipe_tx_7_sigs[35] = \<const0> ;
  assign pipe_tx_7_sigs[34] = \<const0> ;
  assign pipe_tx_7_sigs[33] = \<const0> ;
  assign pipe_tx_7_sigs[32] = \<const0> ;
  assign pipe_tx_7_sigs[31] = \<const0> ;
  assign pipe_tx_7_sigs[30] = \<const0> ;
  assign pipe_tx_7_sigs[29] = \<const0> ;
  assign pipe_tx_7_sigs[28] = \<const0> ;
  assign pipe_tx_7_sigs[27] = \<const0> ;
  assign pipe_tx_7_sigs[26] = \<const0> ;
  assign pipe_tx_7_sigs[25] = \<const0> ;
  assign pipe_tx_7_sigs[24] = \<const0> ;
  assign pipe_tx_7_sigs[23] = \<const0> ;
  assign pipe_tx_7_sigs[22] = \<const0> ;
  assign pipe_tx_7_sigs[21] = \<const0> ;
  assign pipe_tx_7_sigs[20] = \<const0> ;
  assign pipe_tx_7_sigs[19] = \<const0> ;
  assign pipe_tx_7_sigs[18] = \<const0> ;
  assign pipe_tx_7_sigs[17] = \<const0> ;
  assign pipe_tx_7_sigs[16] = \<const0> ;
  assign pipe_tx_7_sigs[15] = \<const0> ;
  assign pipe_tx_7_sigs[14] = \<const0> ;
  assign pipe_tx_7_sigs[13] = \<const0> ;
  assign pipe_tx_7_sigs[12] = \<const0> ;
  assign pipe_tx_7_sigs[11] = \<const0> ;
  assign pipe_tx_7_sigs[10] = \<const0> ;
  assign pipe_tx_7_sigs[9] = \<const0> ;
  assign pipe_tx_7_sigs[8] = \<const0> ;
  assign pipe_tx_7_sigs[7] = \<const0> ;
  assign pipe_tx_7_sigs[6] = \<const0> ;
  assign pipe_tx_7_sigs[5] = \<const0> ;
  assign pipe_tx_7_sigs[4] = \<const0> ;
  assign pipe_tx_7_sigs[3] = \<const0> ;
  assign pipe_tx_7_sigs[2] = \<const0> ;
  assign pipe_tx_7_sigs[1] = \<const0> ;
  assign pipe_tx_7_sigs[0] = \<const0> ;
  assign qpll_drp_clk = \<const0> ;
  assign qpll_drp_gen3 = \<const0> ;
  assign qpll_drp_ovrd = \<const0> ;
  assign qpll_drp_rst_n = \<const0> ;
  assign qpll_drp_start = \<const0> ;
  assign qpll_qplld = \<const0> ;
  assign qpll_qpllreset[1] = \<const0> ;
  assign qpll_qpllreset[0] = \<const0> ;
  assign startup_cfgclk = \<const0> ;
  assign startup_cfgmclk = \<const0> ;
  assign startup_eos = \<const0> ;
  assign startup_preq = \<const0> ;
  assign user_app_rdy = \<const1> ;
  assign user_clk = pipe_userclk2_in;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  pcie3_7x_0_pcie3_7x_0_gt_top gt_top_i
       (.D(pipe_tx0_eqcontrol),
        .\FSM_onehot_fsm_reg[10] ({pipe_rst_idle,pipe_rst_fsm[4]}),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[6] (pipe_sync_fsm_tx),
        .PIPERX0EQLPNEWTXCOEFFORPRESET({gt_top_i_n_137,gt_top_i_n_138,gt_top_i_n_139,gt_top_i_n_140,gt_top_i_n_141,gt_top_i_n_142,gt_top_i_n_143,gt_top_i_n_144,gt_top_i_n_145,gt_top_i_n_146,gt_top_i_n_147,gt_top_i_n_148,gt_top_i_n_149,gt_top_i_n_150,gt_top_i_n_151,pipe_rx0_eq_new_txcoeff,gt_top_i_n_153,gt_top_i_n_154}),
        .PIPETX0CHARISK(pipe_tx0_char_is_k),
        .PIPETX0DATA(pipe_tx0_data),
        .PIPETX0POWERDOWN(pipe_tx0_powerdown),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PLGEN3PCSRXSLIDE(pipe_rx_slide),
        .PLGEN3PCSRXSYNCDONE(pipe_rx_syncdone),
        .Q(pipe_rate_idle),
        .QRST_FSM({\^pipe_qrst_fsm [11:10],\^pipe_qrst_fsm [5:0]}),
        .RXCHARISK(pipe_rx0_char_is_k),
        .RXDATA(pipe_rx0_data),
        .TXCHARDISPMODE(pipe_tx0_compliance),
        .cpllpd(cpllpd),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .\fsm_reg[6] (pipe_drp_fsm),
        .int_qplloutclk_out(\^int_qplloutclk_out ),
        .int_qplloutrefclk_out(\^int_qplloutrefclk_out ),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_cpll_lock(pipe_cpll_lock),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qpll_lock(pipe_qpll_lock),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rate_fsm(pipe_rate_fsm),
        .pipe_rst_fsm(pipe_rst_fsm[3:0]),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_eqdone(pipe_rx0_eqdone),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_sync_fsm_rx(\^pipe_sync_fsm_rx ),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_eqdone(pipe_tx0_eqdone),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .pipe_userclk2_in(pipe_userclk2_in),
        .powerdown(powerdown),
        .qpllpd(qpllpd),
        .\reg_phy_rdy_reg[1]_0 (gt_top_i_n_173),
        .\rxeq_control_reg1_reg[1] (pipe_rx0_eqcontrol),
        .\rxeq_lffs_reg1_reg[5] (pipe_rx0_eq_lffs),
        .\rxeq_preset_reg1_reg[2] (pipe_rx0_eqpreset),
        .\rxeq_txpreset_reg1_reg[3] (pipe_rx0_eq_txpreset),
        .rxpd(rxpd),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset),
        .txdetectrx_mux(\pipe_wrapper_i/txdetectrx_mux ),
        .txelecidle_mux(\pipe_wrapper_i/txelecidle_mux ),
        .\txeq_deemph_reg1_reg[5] (pipe_tx0_eqdeemph),
        .\txeq_preset_reg1_reg[3] (pipe_tx0_eqpreset),
        .\txeq_txcoeff_reg[18] ({pipe_tx0_eqcoeff[16:6],pipe_tx0_eqcoeff[4:0]}),
        .txpd(txpd),
        .txpdelecidlemode(txpdelecidlemode));
  (* srl_bus_name = "inst/\ltssm_reg1_reg " *) 
  (* srl_name = "inst/\ltssm_reg1_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pipe_userclk2_in),
        .D(cfg_ltssm_state[0]),
        .Q(\ltssm_reg1_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\ltssm_reg1_reg " *) 
  (* srl_name = "inst/\ltssm_reg1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pipe_userclk2_in),
        .D(cfg_ltssm_state[1]),
        .Q(\ltssm_reg1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\ltssm_reg1_reg " *) 
  (* srl_name = "inst/\ltssm_reg1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pipe_userclk2_in),
        .D(cfg_ltssm_state[2]),
        .Q(\ltssm_reg1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\ltssm_reg1_reg " *) 
  (* srl_name = "inst/\ltssm_reg1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pipe_userclk2_in),
        .D(cfg_ltssm_state[3]),
        .Q(\ltssm_reg1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\ltssm_reg1_reg " *) 
  (* srl_name = "inst/\ltssm_reg1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pipe_userclk2_in),
        .D(cfg_ltssm_state[4]),
        .Q(\ltssm_reg1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\ltssm_reg1_reg " *) 
  (* srl_name = "inst/\ltssm_reg1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ltssm_reg1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pipe_userclk2_in),
        .D(cfg_ltssm_state[5]),
        .Q(\ltssm_reg1_reg[5]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[0]_srl2_n_0 ),
        .Q(ltssm_reg2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[1]_srl2_n_0 ),
        .Q(ltssm_reg2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[2]_srl2_n_0 ),
        .Q(ltssm_reg2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[3]_srl2_n_0 ),
        .Q(ltssm_reg2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[4]_srl2_n_0 ),
        .Q(ltssm_reg2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ltssm_reg2_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\ltssm_reg1_reg[5]_srl2_n_0 ),
        .Q(ltssm_reg2[5]),
        .R(1'b0));
  pcie3_7x_0_pcie3_7x_0_pcie_top pcie_top_i
       (.D(pipe_tx0_eqcontrol),
        .PIPERX0EQLPNEWTXCOEFFORPRESET({gt_top_i_n_137,gt_top_i_n_138,gt_top_i_n_139,gt_top_i_n_140,gt_top_i_n_141,gt_top_i_n_142,gt_top_i_n_143,gt_top_i_n_144,gt_top_i_n_145,gt_top_i_n_146,gt_top_i_n_147,gt_top_i_n_148,gt_top_i_n_149,gt_top_i_n_150,gt_top_i_n_151,pipe_rx0_eq_new_txcoeff,gt_top_i_n_153,gt_top_i_n_154}),
        .PIPETX0CHARISK(pipe_tx0_char_is_k),
        .PIPETX0DATA(pipe_tx0_data),
        .PIPETX0POWERDOWN(pipe_tx0_powerdown),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PLGEN3PCSRXSLIDE(pipe_rx_slide),
        .PLGEN3PCSRXSYNCDONE(pipe_rx_syncdone),
        .RXCHARISK(pipe_rx0_char_is_k),
        .RXDATA(pipe_rx0_data),
        .TXCHARDISPMODE(pipe_tx0_compliance),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_config_space_enable_0(pipe_rx0_eqpreset),
        .cfg_config_space_enable_1(pipe_rx0_eq_txpreset),
        .cfg_config_space_enable_2(pipe_tx0_eqpreset),
        .cfg_config_space_enable_3(pipe_rx0_eq_lffs),
        .cfg_config_space_enable_4(pipe_tx0_eqdeemph),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_cor_out_0({pipe_tx0_eqcoeff[16:6],pipe_tx0_eqcoeff[4:0]}),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address(cfg_interrupt_msix_address),
        .cfg_interrupt_msix_data(cfg_interrupt_msix_data),
        .cfg_interrupt_msix_enable(cfg_interrupt_msix_enable),
        .cfg_interrupt_msix_fail(cfg_interrupt_msix_fail),
        .cfg_interrupt_msix_int(cfg_interrupt_msix_int),
        .cfg_interrupt_msix_mask(cfg_interrupt_msix_mask),
        .cfg_interrupt_msix_sent(cfg_interrupt_msix_sent),
        .cfg_interrupt_msix_vf_enable(cfg_interrupt_msix_vf_enable),
        .cfg_interrupt_msix_vf_mask(cfg_interrupt_msix_vf_mask),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .\eq_state_reg[1] (pipe_rx0_eqcontrol),
        .in0(cfg_ltssm_state),
        .ltssm_reg2(ltssm_reg2),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_eqdone(pipe_rx0_eqdone),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_eqdone(pipe_tx0_eqdone),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .powerdown(powerdown),
        .\reg_phy_rdy_reg[0] (gt_top_i_n_173),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .store_ltssm(store_ltssm),
        .sys_reset(sys_reset),
        .sys_reset_0(pcie_top_i_n_822),
        .txdetectrx(txdetectrx),
        .txdetectrx_mux(\pipe_wrapper_i/txdetectrx_mux ),
        .txelecidle(txelecidle),
        .txelecidle_mux(\pipe_wrapper_i/txelecidle_mux ),
        .user_lnk_up(user_lnk_up),
        .user_reset_int(user_reset_int),
        .user_reset_int_reg(pcie_top_i_n_821),
        .user_tph_function_num(user_tph_function_num),
        .user_tph_stt_address(user_tph_stt_address),
        .user_tph_stt_read_data(user_tph_stt_read_data),
        .user_tph_stt_read_data_valid(user_tph_stt_read_data_valid),
        .user_tph_stt_read_enable(user_tph_stt_read_enable));
  FDPE user_reset_int_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(pcie_top_i_n_821),
        .PRE(pcie_top_i_n_822),
        .Q(user_reset_int));
  FDPE user_reset_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(user_reset_int),
        .PRE(pcie_top_i_n_822),
        .Q(user_reset));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_7vx
   (cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_hot_reset_out,
    cfg_input_update_done,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msix_sent,
    cfg_interrupt_sent,
    cfg_ltr_enable,
    cfg_mc_update_done,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_phy_link_down,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    cfg_tph_stt_read_enable,
    cfg_tph_stt_write_enable,
    pcie_drp_rdy,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    pipe_rx0_polarity,
    TXCHARDISPMODE,
    pipe_tx0_elec_idle,
    pipe_tx_deemph,
    pipe_tx_swing,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_vf_status,
    cfg_per_func_status_data,
    pcie_drp_do,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_link_power_state,
    cfg_obff_enable,
    cfg_phy_link_status,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    PIPERX0EQCONTROL,
    PIPETX0CHARISK,
    D,
    PIPETX0POWERDOWN,
    PIPETXRATE,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    ADDRARDADDR,
    cfg_config_space_enable_0,
    PIPETXMARGIN,
    cfg_ext_write_data,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    CFGTPHSTTWRITEDATA,
    PIPETX0DATA,
    cfg_ext_write_byte_enable,
    cfg_negotiated_width,
    CFGTPHSTTWRITEBYTEVALID,
    pcie_rq_seq_num,
    cfg_config_space_enable_1,
    cfg_config_space_enable_2,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    in0,
    cfg_tph_st_mode,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    cfg_config_space_enable_3,
    cfg_config_space_enable_4,
    m_axis_rc_tuser,
    cfg_ext_function_number,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_function_status,
    cfg_msg_received_data,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    PLGEN3PCSRXSLIDE,
    m_axis_cq_tuser,
    cfg_ext_register_number,
    txdetectrx_mux,
    txelecidle_mux,
    user_lnk_up,
    user_reset_int_reg,
    sys_reset_0,
    \FSM_onehot_reg_state_reg[3] ,
    \ltssm_reg2_reg[0] ,
    pipe_userclk1_in,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_ext_read_data_valid,
    cfg_hot_reset_in,
    Q,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msix_int,
    cfg_link_training_enable,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    cfg_tph_stt_read_data_valid,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    mgmt_reset_n,
    mgmt_sticky_reset_n,
    pcie_cq_np_req,
    pipe_pclk_in,
    pipe_reset_n,
    pipe_rx0_elec_idle,
    pipe_rx0_eqdone,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_eq_lffs_sel,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pipe_tx0_eqdone,
    pipe_rxusrclk_in,
    reset_n,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    pipe_userclk2_in,
    pcie_drp_addr,
    cfg_subsys_vend_id,
    pcie_drp_di,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    cfg_err_cor_out_0,
    cfg_mgmt_addr,
    cfg_flr_done,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_pending,
    RXCHARISK,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_function_number,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    cfg_per_function_number,
    pipe_rxstatus,
    cfg_ext_read_data,
    cfg_interrupt_msi_int,
    cfg_interrupt_msix_data,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    DOADO,
    PIPERX0DATA,
    PIPERX1DATA,
    s_axis_cc_tuser,
    cfg_interrupt_int,
    cfg_interrupt_msi_select,
    cfg_mgmt_byte_enable,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_vf_flr_done,
    cfg_dsn,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msix_address,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    PLGEN3PCSRXSYNCDONE,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag,
    data0,
    txdetectrx,
    powerdown,
    txelecidle,
    user_reset_int,
    sys_reset,
    ltssm_reg2);
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output cfg_hot_reset_out;
  output cfg_input_update_done;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msix_fail;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_sent;
  output cfg_ltr_enable;
  output cfg_mc_update_done;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_phy_link_down;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output cfg_tph_stt_read_enable;
  output cfg_tph_stt_write_enable;
  output pcie_drp_rdy;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output pipe_rx0_polarity;
  output [0:0]TXCHARDISPMODE;
  output pipe_tx0_elec_idle;
  output pipe_tx_deemph;
  output pipe_tx_swing;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_vf_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]pcie_drp_do;
  output [17:0]cfg_vf_power_state;
  output [17:0]cfg_vf_tph_st_mode;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_flr_in_process;
  output [1:0]cfg_interrupt_msi_enable;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]cfg_phy_link_status;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_tph_requester_enable;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]PIPERX0EQCONTROL;
  output [1:0]PIPETX0CHARISK;
  output [1:0]D;
  output [1:0]PIPETX0POWERDOWN;
  output [1:0]PIPETXRATE;
  output [63:0]m_axis_cq_tdata;
  output [63:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]ADDRARDADDR;
  output [2:0]cfg_config_space_enable_0;
  output [2:0]PIPETXMARGIN;
  output [31:0]cfg_ext_write_data;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [31:0]CFGTPHSTTWRITEDATA;
  output [31:0]PIPETX0DATA;
  output [3:0]cfg_ext_write_byte_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]CFGTPHSTTWRITEBYTEVALID;
  output [3:0]pcie_rq_seq_num;
  output [3:0]cfg_config_space_enable_1;
  output [3:0]cfg_config_space_enable_2;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_function_power_state;
  output [5:0]cfg_interrupt_msi_mmenable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  output [5:0]in0;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_flr_in_process;
  output [5:0]cfg_vf_tph_requester_enable;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [5:0]cfg_config_space_enable_3;
  output [5:0]cfg_config_space_enable_4;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_ext_function_number;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_function_status;
  output [7:0]cfg_msg_received_data;
  output [1:0]m_axis_cq_tkeep;
  output [1:0]m_axis_rc_tkeep;
  output [0:0]PLGEN3PCSRXSLIDE;
  output [84:0]m_axis_cq_tuser;
  output [9:0]cfg_ext_register_number;
  output txdetectrx_mux;
  output txelecidle_mux;
  output user_lnk_up;
  output user_reset_int_reg;
  output sys_reset_0;
  output [0:0]\FSM_onehot_reg_state_reg[3] ;
  output \ltssm_reg2_reg[0] ;
  input pipe_userclk1_in;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input cfg_ext_read_data_valid;
  input cfg_hot_reset_in;
  input [1:0]Q;
  input cfg_interrupt_msi_tph_present;
  input cfg_interrupt_msix_int;
  input cfg_link_training_enable;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input cfg_tph_stt_read_data_valid;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input mgmt_reset_n;
  input mgmt_sticky_reset_n;
  input pcie_cq_np_req;
  input pipe_pclk_in;
  input pipe_reset_n;
  input pipe_rx0_elec_idle;
  input pipe_rx0_eqdone;
  input pipe_rx0_eq_adapt_done;
  input pipe_rx0_eq_lffs_sel;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pipe_tx0_eqdone;
  input pipe_rxusrclk_in;
  input reset_n;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input pipe_userclk2_in;
  input [10:0]pcie_drp_addr;
  input [15:0]cfg_subsys_vend_id;
  input [15:0]pcie_drp_di;
  input [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  input [15:0]cfg_err_cor_out_0;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_flr_done;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [1:0]cfg_interrupt_pending;
  input [1:0]RXCHARISK;
  input m_axis_cq_tready;
  input m_axis_rc_tready;
  input [63:0]s_axis_cc_tdata;
  input [63:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_interrupt_msi_function_number;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [2:0]cfg_per_function_number;
  input [2:0]pipe_rxstatus;
  input [31:0]cfg_ext_read_data;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msix_data;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [31:0]DOADO;
  input [31:0]PIPERX0DATA;
  input [0:0]PIPERX1DATA;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_mgmt_byte_enable;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [5:0]cfg_vf_flr_done;
  input [63:0]cfg_dsn;
  input [63:0]cfg_interrupt_msi_pending_status;
  input [63:0]cfg_interrupt_msix_address;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [0:0]PLGEN3PCSRXSYNCDONE;
  input [1:0]s_axis_cc_tkeep;
  input [1:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input data0;
  input [0:0]txdetectrx;
  input powerdown;
  input [0:0]txelecidle;
  input user_reset_int;
  input sys_reset;
  input [5:0]ltssm_reg2;

  wire [7:0]ADDRARDADDR;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire [1:0]D;
  wire [31:0]DOADO;
  wire [0:0]\FSM_onehot_reg_state_reg[3] ;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAU;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBU;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMREADENABLEU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBU;
  wire [143:0]MICOMPLETIONRAMWRITEDATA;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [8:0]MIREQUESTRAMREADADDRESSA;
  wire [8:0]MIREQUESTRAMREADADDRESSB;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [8:0]MIREQUESTRAMWRITEADDRESSA;
  wire [8:0]MIREQUESTRAMWRITEADDRESSB;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire PCIE_3_0_i_n_10;
  wire PCIE_3_0_i_n_1000;
  wire PCIE_3_0_i_n_1001;
  wire PCIE_3_0_i_n_1002;
  wire PCIE_3_0_i_n_1003;
  wire PCIE_3_0_i_n_1004;
  wire PCIE_3_0_i_n_1005;
  wire PCIE_3_0_i_n_1006;
  wire PCIE_3_0_i_n_1007;
  wire PCIE_3_0_i_n_1008;
  wire PCIE_3_0_i_n_1009;
  wire PCIE_3_0_i_n_1010;
  wire PCIE_3_0_i_n_1011;
  wire PCIE_3_0_i_n_1012;
  wire PCIE_3_0_i_n_1013;
  wire PCIE_3_0_i_n_1014;
  wire PCIE_3_0_i_n_1015;
  wire PCIE_3_0_i_n_1016;
  wire PCIE_3_0_i_n_1017;
  wire PCIE_3_0_i_n_1018;
  wire PCIE_3_0_i_n_1019;
  wire PCIE_3_0_i_n_1020;
  wire PCIE_3_0_i_n_1021;
  wire PCIE_3_0_i_n_1022;
  wire PCIE_3_0_i_n_1023;
  wire PCIE_3_0_i_n_1024;
  wire PCIE_3_0_i_n_1025;
  wire PCIE_3_0_i_n_1026;
  wire PCIE_3_0_i_n_1027;
  wire PCIE_3_0_i_n_1028;
  wire PCIE_3_0_i_n_1029;
  wire PCIE_3_0_i_n_1030;
  wire PCIE_3_0_i_n_1031;
  wire PCIE_3_0_i_n_1032;
  wire PCIE_3_0_i_n_1033;
  wire PCIE_3_0_i_n_1034;
  wire PCIE_3_0_i_n_1035;
  wire PCIE_3_0_i_n_1036;
  wire PCIE_3_0_i_n_1037;
  wire PCIE_3_0_i_n_1038;
  wire PCIE_3_0_i_n_1039;
  wire PCIE_3_0_i_n_1040;
  wire PCIE_3_0_i_n_1041;
  wire PCIE_3_0_i_n_1042;
  wire PCIE_3_0_i_n_1043;
  wire PCIE_3_0_i_n_1044;
  wire PCIE_3_0_i_n_1045;
  wire PCIE_3_0_i_n_1046;
  wire PCIE_3_0_i_n_1047;
  wire PCIE_3_0_i_n_1048;
  wire PCIE_3_0_i_n_1049;
  wire PCIE_3_0_i_n_1050;
  wire PCIE_3_0_i_n_1051;
  wire PCIE_3_0_i_n_1052;
  wire PCIE_3_0_i_n_1053;
  wire PCIE_3_0_i_n_1054;
  wire PCIE_3_0_i_n_1055;
  wire PCIE_3_0_i_n_1056;
  wire PCIE_3_0_i_n_1057;
  wire PCIE_3_0_i_n_1058;
  wire PCIE_3_0_i_n_1059;
  wire PCIE_3_0_i_n_1060;
  wire PCIE_3_0_i_n_1061;
  wire PCIE_3_0_i_n_1062;
  wire PCIE_3_0_i_n_17;
  wire PCIE_3_0_i_n_2101;
  wire PCIE_3_0_i_n_2102;
  wire PCIE_3_0_i_n_2103;
  wire PCIE_3_0_i_n_2104;
  wire PCIE_3_0_i_n_2105;
  wire PCIE_3_0_i_n_2106;
  wire PCIE_3_0_i_n_2109;
  wire PCIE_3_0_i_n_2110;
  wire PCIE_3_0_i_n_2111;
  wire PCIE_3_0_i_n_2112;
  wire PCIE_3_0_i_n_2113;
  wire PCIE_3_0_i_n_2114;
  wire PCIE_3_0_i_n_433;
  wire PCIE_3_0_i_n_434;
  wire PCIE_3_0_i_n_435;
  wire PCIE_3_0_i_n_436;
  wire PCIE_3_0_i_n_437;
  wire PCIE_3_0_i_n_438;
  wire PCIE_3_0_i_n_439;
  wire PCIE_3_0_i_n_440;
  wire PCIE_3_0_i_n_441;
  wire PCIE_3_0_i_n_442;
  wire PCIE_3_0_i_n_443;
  wire PCIE_3_0_i_n_444;
  wire PCIE_3_0_i_n_445;
  wire PCIE_3_0_i_n_446;
  wire PCIE_3_0_i_n_447;
  wire PCIE_3_0_i_n_448;
  wire PCIE_3_0_i_n_45;
  wire PCIE_3_0_i_n_47;
  wire PCIE_3_0_i_n_553;
  wire PCIE_3_0_i_n_554;
  wire PCIE_3_0_i_n_613;
  wire PCIE_3_0_i_n_614;
  wire PCIE_3_0_i_n_615;
  wire PCIE_3_0_i_n_616;
  wire PCIE_3_0_i_n_617;
  wire PCIE_3_0_i_n_618;
  wire PCIE_3_0_i_n_619;
  wire PCIE_3_0_i_n_620;
  wire PCIE_3_0_i_n_621;
  wire PCIE_3_0_i_n_622;
  wire PCIE_3_0_i_n_623;
  wire PCIE_3_0_i_n_624;
  wire PCIE_3_0_i_n_625;
  wire PCIE_3_0_i_n_626;
  wire PCIE_3_0_i_n_627;
  wire PCIE_3_0_i_n_628;
  wire PCIE_3_0_i_n_629;
  wire PCIE_3_0_i_n_630;
  wire PCIE_3_0_i_n_631;
  wire PCIE_3_0_i_n_632;
  wire PCIE_3_0_i_n_633;
  wire PCIE_3_0_i_n_634;
  wire PCIE_3_0_i_n_635;
  wire PCIE_3_0_i_n_636;
  wire PCIE_3_0_i_n_637;
  wire PCIE_3_0_i_n_638;
  wire PCIE_3_0_i_n_639;
  wire PCIE_3_0_i_n_640;
  wire PCIE_3_0_i_n_641;
  wire PCIE_3_0_i_n_642;
  wire PCIE_3_0_i_n_643;
  wire PCIE_3_0_i_n_644;
  wire PCIE_3_0_i_n_645;
  wire PCIE_3_0_i_n_646;
  wire PCIE_3_0_i_n_647;
  wire PCIE_3_0_i_n_648;
  wire PCIE_3_0_i_n_649;
  wire PCIE_3_0_i_n_650;
  wire PCIE_3_0_i_n_651;
  wire PCIE_3_0_i_n_652;
  wire PCIE_3_0_i_n_653;
  wire PCIE_3_0_i_n_654;
  wire PCIE_3_0_i_n_655;
  wire PCIE_3_0_i_n_656;
  wire PCIE_3_0_i_n_657;
  wire PCIE_3_0_i_n_658;
  wire PCIE_3_0_i_n_659;
  wire PCIE_3_0_i_n_660;
  wire PCIE_3_0_i_n_661;
  wire PCIE_3_0_i_n_662;
  wire PCIE_3_0_i_n_663;
  wire PCIE_3_0_i_n_664;
  wire PCIE_3_0_i_n_665;
  wire PCIE_3_0_i_n_666;
  wire PCIE_3_0_i_n_667;
  wire PCIE_3_0_i_n_668;
  wire PCIE_3_0_i_n_669;
  wire PCIE_3_0_i_n_670;
  wire PCIE_3_0_i_n_671;
  wire PCIE_3_0_i_n_672;
  wire PCIE_3_0_i_n_673;
  wire PCIE_3_0_i_n_674;
  wire PCIE_3_0_i_n_675;
  wire PCIE_3_0_i_n_676;
  wire PCIE_3_0_i_n_677;
  wire PCIE_3_0_i_n_678;
  wire PCIE_3_0_i_n_679;
  wire PCIE_3_0_i_n_680;
  wire PCIE_3_0_i_n_681;
  wire PCIE_3_0_i_n_682;
  wire PCIE_3_0_i_n_683;
  wire PCIE_3_0_i_n_684;
  wire PCIE_3_0_i_n_685;
  wire PCIE_3_0_i_n_686;
  wire PCIE_3_0_i_n_687;
  wire PCIE_3_0_i_n_688;
  wire PCIE_3_0_i_n_689;
  wire PCIE_3_0_i_n_690;
  wire PCIE_3_0_i_n_691;
  wire PCIE_3_0_i_n_692;
  wire PCIE_3_0_i_n_693;
  wire PCIE_3_0_i_n_694;
  wire PCIE_3_0_i_n_695;
  wire PCIE_3_0_i_n_696;
  wire PCIE_3_0_i_n_697;
  wire PCIE_3_0_i_n_698;
  wire PCIE_3_0_i_n_699;
  wire PCIE_3_0_i_n_7;
  wire PCIE_3_0_i_n_700;
  wire PCIE_3_0_i_n_701;
  wire PCIE_3_0_i_n_702;
  wire PCIE_3_0_i_n_703;
  wire PCIE_3_0_i_n_704;
  wire PCIE_3_0_i_n_705;
  wire PCIE_3_0_i_n_706;
  wire PCIE_3_0_i_n_707;
  wire PCIE_3_0_i_n_708;
  wire PCIE_3_0_i_n_709;
  wire PCIE_3_0_i_n_710;
  wire PCIE_3_0_i_n_711;
  wire PCIE_3_0_i_n_712;
  wire PCIE_3_0_i_n_713;
  wire PCIE_3_0_i_n_714;
  wire PCIE_3_0_i_n_715;
  wire PCIE_3_0_i_n_716;
  wire PCIE_3_0_i_n_717;
  wire PCIE_3_0_i_n_718;
  wire PCIE_3_0_i_n_719;
  wire PCIE_3_0_i_n_720;
  wire PCIE_3_0_i_n_721;
  wire PCIE_3_0_i_n_722;
  wire PCIE_3_0_i_n_723;
  wire PCIE_3_0_i_n_724;
  wire PCIE_3_0_i_n_725;
  wire PCIE_3_0_i_n_726;
  wire PCIE_3_0_i_n_727;
  wire PCIE_3_0_i_n_728;
  wire PCIE_3_0_i_n_729;
  wire PCIE_3_0_i_n_730;
  wire PCIE_3_0_i_n_731;
  wire PCIE_3_0_i_n_732;
  wire PCIE_3_0_i_n_733;
  wire PCIE_3_0_i_n_734;
  wire PCIE_3_0_i_n_735;
  wire PCIE_3_0_i_n_736;
  wire PCIE_3_0_i_n_737;
  wire PCIE_3_0_i_n_738;
  wire PCIE_3_0_i_n_739;
  wire PCIE_3_0_i_n_740;
  wire PCIE_3_0_i_n_741;
  wire PCIE_3_0_i_n_742;
  wire PCIE_3_0_i_n_743;
  wire PCIE_3_0_i_n_744;
  wire PCIE_3_0_i_n_745;
  wire PCIE_3_0_i_n_746;
  wire PCIE_3_0_i_n_747;
  wire PCIE_3_0_i_n_748;
  wire PCIE_3_0_i_n_749;
  wire PCIE_3_0_i_n_750;
  wire PCIE_3_0_i_n_751;
  wire PCIE_3_0_i_n_752;
  wire PCIE_3_0_i_n_753;
  wire PCIE_3_0_i_n_754;
  wire PCIE_3_0_i_n_755;
  wire PCIE_3_0_i_n_756;
  wire PCIE_3_0_i_n_757;
  wire PCIE_3_0_i_n_758;
  wire PCIE_3_0_i_n_759;
  wire PCIE_3_0_i_n_760;
  wire PCIE_3_0_i_n_761;
  wire PCIE_3_0_i_n_762;
  wire PCIE_3_0_i_n_763;
  wire PCIE_3_0_i_n_764;
  wire PCIE_3_0_i_n_765;
  wire PCIE_3_0_i_n_766;
  wire PCIE_3_0_i_n_767;
  wire PCIE_3_0_i_n_768;
  wire PCIE_3_0_i_n_769;
  wire PCIE_3_0_i_n_770;
  wire PCIE_3_0_i_n_771;
  wire PCIE_3_0_i_n_772;
  wire PCIE_3_0_i_n_773;
  wire PCIE_3_0_i_n_774;
  wire PCIE_3_0_i_n_775;
  wire PCIE_3_0_i_n_776;
  wire PCIE_3_0_i_n_777;
  wire PCIE_3_0_i_n_778;
  wire PCIE_3_0_i_n_779;
  wire PCIE_3_0_i_n_780;
  wire PCIE_3_0_i_n_781;
  wire PCIE_3_0_i_n_782;
  wire PCIE_3_0_i_n_783;
  wire PCIE_3_0_i_n_784;
  wire PCIE_3_0_i_n_785;
  wire PCIE_3_0_i_n_786;
  wire PCIE_3_0_i_n_787;
  wire PCIE_3_0_i_n_788;
  wire PCIE_3_0_i_n_789;
  wire PCIE_3_0_i_n_790;
  wire PCIE_3_0_i_n_791;
  wire PCIE_3_0_i_n_792;
  wire PCIE_3_0_i_n_793;
  wire PCIE_3_0_i_n_794;
  wire PCIE_3_0_i_n_795;
  wire PCIE_3_0_i_n_796;
  wire PCIE_3_0_i_n_797;
  wire PCIE_3_0_i_n_798;
  wire PCIE_3_0_i_n_799;
  wire PCIE_3_0_i_n_8;
  wire PCIE_3_0_i_n_80;
  wire PCIE_3_0_i_n_800;
  wire PCIE_3_0_i_n_801;
  wire PCIE_3_0_i_n_802;
  wire PCIE_3_0_i_n_803;
  wire PCIE_3_0_i_n_804;
  wire PCIE_3_0_i_n_805;
  wire PCIE_3_0_i_n_806;
  wire PCIE_3_0_i_n_871;
  wire PCIE_3_0_i_n_872;
  wire PCIE_3_0_i_n_873;
  wire PCIE_3_0_i_n_874;
  wire PCIE_3_0_i_n_875;
  wire PCIE_3_0_i_n_876;
  wire PCIE_3_0_i_n_877;
  wire PCIE_3_0_i_n_878;
  wire PCIE_3_0_i_n_879;
  wire PCIE_3_0_i_n_880;
  wire PCIE_3_0_i_n_881;
  wire PCIE_3_0_i_n_882;
  wire PCIE_3_0_i_n_883;
  wire PCIE_3_0_i_n_884;
  wire PCIE_3_0_i_n_885;
  wire PCIE_3_0_i_n_886;
  wire PCIE_3_0_i_n_887;
  wire PCIE_3_0_i_n_888;
  wire PCIE_3_0_i_n_889;
  wire PCIE_3_0_i_n_890;
  wire PCIE_3_0_i_n_891;
  wire PCIE_3_0_i_n_892;
  wire PCIE_3_0_i_n_893;
  wire PCIE_3_0_i_n_894;
  wire PCIE_3_0_i_n_895;
  wire PCIE_3_0_i_n_896;
  wire PCIE_3_0_i_n_897;
  wire PCIE_3_0_i_n_898;
  wire PCIE_3_0_i_n_899;
  wire PCIE_3_0_i_n_9;
  wire PCIE_3_0_i_n_900;
  wire PCIE_3_0_i_n_901;
  wire PCIE_3_0_i_n_902;
  wire PCIE_3_0_i_n_903;
  wire PCIE_3_0_i_n_904;
  wire PCIE_3_0_i_n_905;
  wire PCIE_3_0_i_n_906;
  wire PCIE_3_0_i_n_907;
  wire PCIE_3_0_i_n_908;
  wire PCIE_3_0_i_n_909;
  wire PCIE_3_0_i_n_910;
  wire PCIE_3_0_i_n_911;
  wire PCIE_3_0_i_n_912;
  wire PCIE_3_0_i_n_913;
  wire PCIE_3_0_i_n_914;
  wire PCIE_3_0_i_n_915;
  wire PCIE_3_0_i_n_916;
  wire PCIE_3_0_i_n_917;
  wire PCIE_3_0_i_n_918;
  wire PCIE_3_0_i_n_919;
  wire PCIE_3_0_i_n_920;
  wire PCIE_3_0_i_n_921;
  wire PCIE_3_0_i_n_922;
  wire PCIE_3_0_i_n_923;
  wire PCIE_3_0_i_n_924;
  wire PCIE_3_0_i_n_925;
  wire PCIE_3_0_i_n_926;
  wire PCIE_3_0_i_n_927;
  wire PCIE_3_0_i_n_928;
  wire PCIE_3_0_i_n_929;
  wire PCIE_3_0_i_n_930;
  wire PCIE_3_0_i_n_931;
  wire PCIE_3_0_i_n_932;
  wire PCIE_3_0_i_n_933;
  wire PCIE_3_0_i_n_934;
  wire PCIE_3_0_i_n_935;
  wire PCIE_3_0_i_n_936;
  wire PCIE_3_0_i_n_937;
  wire PCIE_3_0_i_n_938;
  wire PCIE_3_0_i_n_939;
  wire PCIE_3_0_i_n_940;
  wire PCIE_3_0_i_n_941;
  wire PCIE_3_0_i_n_942;
  wire PCIE_3_0_i_n_943;
  wire PCIE_3_0_i_n_944;
  wire PCIE_3_0_i_n_945;
  wire PCIE_3_0_i_n_946;
  wire PCIE_3_0_i_n_947;
  wire PCIE_3_0_i_n_948;
  wire PCIE_3_0_i_n_949;
  wire PCIE_3_0_i_n_950;
  wire PCIE_3_0_i_n_951;
  wire PCIE_3_0_i_n_952;
  wire PCIE_3_0_i_n_953;
  wire PCIE_3_0_i_n_954;
  wire PCIE_3_0_i_n_955;
  wire PCIE_3_0_i_n_956;
  wire PCIE_3_0_i_n_957;
  wire PCIE_3_0_i_n_958;
  wire PCIE_3_0_i_n_959;
  wire PCIE_3_0_i_n_960;
  wire PCIE_3_0_i_n_961;
  wire PCIE_3_0_i_n_962;
  wire PCIE_3_0_i_n_963;
  wire PCIE_3_0_i_n_964;
  wire PCIE_3_0_i_n_965;
  wire PCIE_3_0_i_n_966;
  wire PCIE_3_0_i_n_967;
  wire PCIE_3_0_i_n_968;
  wire PCIE_3_0_i_n_969;
  wire PCIE_3_0_i_n_970;
  wire PCIE_3_0_i_n_971;
  wire PCIE_3_0_i_n_972;
  wire PCIE_3_0_i_n_973;
  wire PCIE_3_0_i_n_974;
  wire PCIE_3_0_i_n_975;
  wire PCIE_3_0_i_n_976;
  wire PCIE_3_0_i_n_977;
  wire PCIE_3_0_i_n_978;
  wire PCIE_3_0_i_n_979;
  wire PCIE_3_0_i_n_980;
  wire PCIE_3_0_i_n_981;
  wire PCIE_3_0_i_n_982;
  wire PCIE_3_0_i_n_983;
  wire PCIE_3_0_i_n_984;
  wire PCIE_3_0_i_n_985;
  wire PCIE_3_0_i_n_986;
  wire PCIE_3_0_i_n_987;
  wire PCIE_3_0_i_n_988;
  wire PCIE_3_0_i_n_989;
  wire PCIE_3_0_i_n_990;
  wire PCIE_3_0_i_n_991;
  wire PCIE_3_0_i_n_992;
  wire PCIE_3_0_i_n_993;
  wire PCIE_3_0_i_n_994;
  wire PCIE_3_0_i_n_995;
  wire PCIE_3_0_i_n_996;
  wire PCIE_3_0_i_n_997;
  wire PCIE_3_0_i_n_998;
  wire PCIE_3_0_i_n_999;
  wire [31:0]PIPERX0DATA;
  wire [1:0]PIPERX0EQCONTROL;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [0:0]PIPERX1DATA;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [1:0]PIPETX0POWERDOWN;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [1:0]Q;
  wire [1:0]RXCHARISK;
  wire [0:0]TXCHARDISPMODE;
  wire cfg_config_space_enable;
  wire [2:0]cfg_config_space_enable_0;
  wire [3:0]cfg_config_space_enable_1;
  wire [3:0]cfg_config_space_enable_2;
  wire [5:0]cfg_config_space_enable_3;
  wire [5:0]cfg_config_space_enable_4;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire [15:0]cfg_err_cor_out_0;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire cfg_input_update_done;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire cfg_mc_update_done;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_read_enable;
  wire cfg_tph_stt_write_enable;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire data0;
  wire [5:0]in0;
  wire [5:0]ltssm_reg2;
  wire \ltssm_reg2_reg[0] ;
  wire [63:0]m_axis_cq_tdata;
  wire [1:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [63:0]m_axis_rc_tdata;
  wire [1:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_pclk_in;
  wire pipe_reset_n;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_eqdone;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire [1:0]pipe_rx1_eqcontrol_pcie;
  wire [5:0]pipe_rx1_eqlp_lffs;
  wire [3:0]pipe_rx1_eqlp_txpreset;
  wire [2:0]pipe_rx1_eqpreset;
  wire pipe_rx1_polarity;
  wire [1:0]pipe_rx2_eqcontrol_pcie;
  wire [5:0]pipe_rx2_eqlp_lffs;
  wire [3:0]pipe_rx2_eqlp_txpreset;
  wire [2:0]pipe_rx2_eqpreset;
  wire pipe_rx2_polarity;
  wire [1:0]pipe_rx3_eqcontrol_pcie;
  wire [5:0]pipe_rx3_eqlp_lffs;
  wire [3:0]pipe_rx3_eqlp_txpreset;
  wire [2:0]pipe_rx3_eqpreset;
  wire pipe_rx3_polarity;
  wire [1:0]pipe_rx4_eqcontrol_pcie;
  wire [5:0]pipe_rx4_eqlp_lffs;
  wire [3:0]pipe_rx4_eqlp_txpreset;
  wire [2:0]pipe_rx4_eqpreset;
  wire pipe_rx4_polarity;
  wire [1:0]pipe_rx5_eqcontrol_pcie;
  wire [5:0]pipe_rx5_eqlp_lffs;
  wire [3:0]pipe_rx5_eqlp_txpreset;
  wire [2:0]pipe_rx5_eqpreset;
  wire pipe_rx5_polarity;
  wire [1:0]pipe_rx6_eqcontrol_pcie;
  wire [5:0]pipe_rx6_eqlp_lffs;
  wire [3:0]pipe_rx6_eqlp_txpreset;
  wire [2:0]pipe_rx6_eqpreset;
  wire pipe_rx6_polarity;
  wire [1:0]pipe_rx7_eqcontrol_pcie;
  wire [5:0]pipe_rx7_eqlp_lffs;
  wire [3:0]pipe_rx7_eqlp_txpreset;
  wire [2:0]pipe_rx7_eqpreset;
  wire pipe_rx7_polarity;
  wire [7:1]pipe_rx_slide;
  wire [2:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx0_elec_idle;
  wire pipe_tx0_eqdone;
  wire [1:0]pipe_tx1_char_is_k;
  wire pipe_tx1_compliance;
  wire [31:0]pipe_tx1_data;
  wire pipe_tx1_data_valid;
  wire pipe_tx1_elec_idle;
  wire [1:0]pipe_tx1_eqcontrol;
  wire [5:0]pipe_tx1_eqdeemph;
  wire [3:0]pipe_tx1_eqpreset;
  wire [1:0]pipe_tx1_powerdown;
  wire pipe_tx1_start_block;
  wire [1:0]pipe_tx1_syncheader;
  wire [1:0]pipe_tx2_char_is_k;
  wire pipe_tx2_compliance;
  wire [31:0]pipe_tx2_data;
  wire pipe_tx2_data_valid;
  wire pipe_tx2_elec_idle;
  wire [1:0]pipe_tx2_eqcontrol;
  wire [5:0]pipe_tx2_eqdeemph;
  wire [3:0]pipe_tx2_eqpreset;
  wire [1:0]pipe_tx2_powerdown;
  wire pipe_tx2_start_block;
  wire [1:0]pipe_tx2_syncheader;
  wire [1:0]pipe_tx3_char_is_k;
  wire pipe_tx3_compliance;
  wire [31:0]pipe_tx3_data;
  wire pipe_tx3_data_valid;
  wire pipe_tx3_elec_idle;
  wire [1:0]pipe_tx3_eqcontrol;
  wire [5:0]pipe_tx3_eqdeemph;
  wire [3:0]pipe_tx3_eqpreset;
  wire [1:0]pipe_tx3_powerdown;
  wire pipe_tx3_start_block;
  wire [1:0]pipe_tx3_syncheader;
  wire [1:0]pipe_tx4_char_is_k;
  wire pipe_tx4_compliance;
  wire [31:0]pipe_tx4_data;
  wire pipe_tx4_data_valid;
  wire pipe_tx4_elec_idle;
  wire [1:0]pipe_tx4_eqcontrol;
  wire [5:0]pipe_tx4_eqdeemph;
  wire [3:0]pipe_tx4_eqpreset;
  wire [1:0]pipe_tx4_powerdown;
  wire pipe_tx4_start_block;
  wire [1:0]pipe_tx4_syncheader;
  wire [1:0]pipe_tx5_char_is_k;
  wire pipe_tx5_compliance;
  wire [31:0]pipe_tx5_data;
  wire pipe_tx5_data_valid;
  wire pipe_tx5_elec_idle;
  wire [1:0]pipe_tx5_eqcontrol;
  wire [5:0]pipe_tx5_eqdeemph;
  wire [3:0]pipe_tx5_eqpreset;
  wire [1:0]pipe_tx5_powerdown;
  wire pipe_tx5_start_block;
  wire [1:0]pipe_tx5_syncheader;
  wire [1:0]pipe_tx6_char_is_k;
  wire pipe_tx6_compliance;
  wire [31:0]pipe_tx6_data;
  wire pipe_tx6_data_valid;
  wire pipe_tx6_elec_idle;
  wire [1:0]pipe_tx6_eqcontrol;
  wire [5:0]pipe_tx6_eqdeemph;
  wire [3:0]pipe_tx6_eqpreset;
  wire [1:0]pipe_tx6_powerdown;
  wire pipe_tx6_start_block;
  wire [1:0]pipe_tx6_syncheader;
  wire [1:0]pipe_tx7_char_is_k;
  wire pipe_tx7_compliance;
  wire [31:0]pipe_tx7_data;
  wire pipe_tx7_data_valid;
  wire pipe_tx7_elec_idle;
  wire [1:0]pipe_tx7_eqcontrol;
  wire [5:0]pipe_tx7_eqdeemph;
  wire [3:0]pipe_tx7_eqpreset;
  wire [1:0]pipe_tx7_powerdown;
  wire pipe_tx7_start_block;
  wire [1:0]pipe_tx7_syncheader;
  wire pipe_tx_deemph;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_reset;
  wire pipe_tx_swing;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire powerdown;
  wire reset_n;
  wire reset_sync0;
  wire reset_sync1;
  wire [63:0]s_axis_cc_tdata;
  wire [1:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [63:0]s_axis_rq_tdata;
  wire [1:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire store_ltssm_inferred_i_2_n_0;
  wire store_ltssm_inferred_i_3_n_0;
  wire sys_reset;
  wire sys_reset_0;
  wire [0:0]txdetectrx;
  wire txdetectrx_mux;
  wire [0:0]txelecidle;
  wire txelecidle_mux;
  wire user_lnk_up;
  wire user_reset_int;
  wire user_reset_int_reg;
  wire [1:0]NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED;
  wire [1:0]NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_reg_state[3]_i_1 
       (.I0(cfg_input_update_done),
        .I1(Q[1]),
        .I2(cfg_mc_update_done),
        .I3(Q[0]),
        .O(\FSM_onehot_reg_state_reg[3] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PCIE_3_0 #(
    .ARI_CAP_ENABLE("FALSE"),
    .AXISTEN_IF_CC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_CC_PARITY_CHK("FALSE"),
    .AXISTEN_IF_CQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_ENABLE_CLIENT_TAG("FALSE"),
    .AXISTEN_IF_ENABLE_MSG_ROUTE(18'h00000),
    .AXISTEN_IF_ENABLE_RX_MSG_INTFC("FALSE"),
    .AXISTEN_IF_RC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RC_STRADDLE("FALSE"),
    .AXISTEN_IF_RQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RQ_PARITY_CHK("FALSE"),
    .AXISTEN_IF_WIDTH(2'h0),
    .CRM_CORE_CLK_FREQ_500("FALSE"),
    .CRM_USER_CLK_FREQ(2'h0),
    .DNSTREAM_LINK_NUM(8'h00),
    .GEN3_PCS_AUTO_REALIGN(2'h1),
    .GEN3_PCS_RX_ELECIDLE_INTERNAL("TRUE"),
    .LL_ACK_TIMEOUT(9'h000),
    .LL_ACK_TIMEOUT_EN("FALSE"),
    .LL_ACK_TIMEOUT_FUNC(0),
    .LL_CPL_FC_UPDATE_TIMER(16'h0000),
    .LL_CPL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_FC_UPDATE_TIMER(16'h0000),
    .LL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_NP_FC_UPDATE_TIMER(16'h0000),
    .LL_NP_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_P_FC_UPDATE_TIMER(16'h0000),
    .LL_P_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_REPLAY_TIMEOUT(9'h000),
    .LL_REPLAY_TIMEOUT_EN("FALSE"),
    .LL_REPLAY_TIMEOUT_FUNC(0),
    .LTR_TX_MESSAGE_MINIMUM_INTERVAL(10'h0FA),
    .LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE("FALSE"),
    .LTR_TX_MESSAGE_ON_LTR_ENABLE("FALSE"),
    .PF0_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF0_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF0_AER_CAP_NEXTPTR(12'h000),
    .PF0_ARI_CAP_NEXTPTR(12'h000),
    .PF0_ARI_CAP_NEXT_FUNC(8'h00),
    .PF0_ARI_CAP_VER(4'h1),
    .PF0_BAR0_APERTURE_SIZE(5'h04),
    .PF0_BAR0_CONTROL(3'h4),
    .PF0_BAR1_APERTURE_SIZE(5'h00),
    .PF0_BAR1_CONTROL(3'h0),
    .PF0_BAR2_APERTURE_SIZE(5'h00),
    .PF0_BAR2_CONTROL(3'h0),
    .PF0_BAR3_APERTURE_SIZE(5'h00),
    .PF0_BAR3_CONTROL(3'h0),
    .PF0_BAR4_APERTURE_SIZE(5'h00),
    .PF0_BAR4_CONTROL(3'h0),
    .PF0_BAR5_APERTURE_SIZE(5'h00),
    .PF0_BAR5_CONTROL(3'h0),
    .PF0_BIST_REGISTER(8'h00),
    .PF0_CAPABILITY_POINTER(8'h80),
    .PF0_CLASS_CODE(24'h058000),
    .PF0_DEVICE_ID(16'h7011),
    .PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE("TRUE"),
    .PF0_DEV_CAP2_LTR_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_OBFF_SUPPORT(2'h0),
    .PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP_ENDPOINT_L0S_LATENCY(0),
    .PF0_DEV_CAP_ENDPOINT_L1_LATENCY(0),
    .PF0_DEV_CAP_EXT_TAG_SUPPORTED("FALSE"),
    .PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE("FALSE"),
    .PF0_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF0_DPA_CAP_NEXTPTR(12'h000),
    .PF0_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF0_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF0_DPA_CAP_VER(4'h1),
    .PF0_DSN_CAP_NEXTPTR(12'h000),
    .PF0_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF0_EXPANSION_ROM_ENABLE("FALSE"),
    .PF0_INTERRUPT_LINE(8'h00),
    .PF0_INTERRUPT_PIN(3'h1),
    .PF0_LINK_CAP_ASPM_SUPPORT(0),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_STATUS_SLOT_CLOCK_CONFIG("TRUE"),
    .PF0_LTR_CAP_MAX_NOSNOOP_LAT(10'h000),
    .PF0_LTR_CAP_MAX_SNOOP_LAT(10'h000),
    .PF0_LTR_CAP_NEXTPTR(12'h000),
    .PF0_LTR_CAP_VER(4'h1),
    .PF0_MSIX_CAP_NEXTPTR(8'h00),
    .PF0_MSIX_CAP_PBA_BIR(0),
    .PF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_BIR(0),
    .PF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF0_MSI_CAP_MULTIMSGCAP(0),
    .PF0_MSI_CAP_NEXTPTR(8'hC0),
    .PF0_PB_CAP_NEXTPTR(12'h000),
    .PF0_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF0_PB_CAP_VER(4'h1),
    .PF0_PM_CAP_ID(8'h01),
    .PF0_PM_CAP_NEXTPTR(8'h90),
    .PF0_PM_CAP_PMESUPPORT_D0("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D1("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D3HOT("FALSE"),
    .PF0_PM_CAP_SUPP_D1_STATE("FALSE"),
    .PF0_PM_CAP_VER_ID(3'h3),
    .PF0_PM_CSR_NOSOFTRESET("TRUE"),
    .PF0_RBAR_CAP_ENABLE("FALSE"),
    .PF0_RBAR_CAP_INDEX0(3'h0),
    .PF0_RBAR_CAP_INDEX1(3'h0),
    .PF0_RBAR_CAP_INDEX2(3'h0),
    .PF0_RBAR_CAP_NEXTPTR(12'h000),
    .PF0_RBAR_CAP_SIZE0(20'h00000),
    .PF0_RBAR_CAP_SIZE1(20'h00000),
    .PF0_RBAR_CAP_SIZE2(20'h00000),
    .PF0_RBAR_CAP_VER(4'h1),
    .PF0_RBAR_NUM(3'h1),
    .PF0_REVISION_ID(8'h00),
    .PF0_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR0_CONTROL(3'h0),
    .PF0_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR1_CONTROL(3'h0),
    .PF0_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR2_CONTROL(3'h0),
    .PF0_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR3_CONTROL(3'h0),
    .PF0_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR4_CONTROL(3'h0),
    .PF0_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR5_CONTROL(3'h0),
    .PF0_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF0_SRIOV_CAP_NEXTPTR(12'h000),
    .PF0_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF0_SRIOV_CAP_VER(4'h0),
    .PF0_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF0_SRIOV_FUNC_DEP_LINK(16'h0000),
    .PF0_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF0_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF0_SUBSYSTEM_ID(16'h0007),
    .PF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF0_TPHR_CAP_ENABLE("FALSE"),
    .PF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF0_TPHR_CAP_NEXTPTR(12'h000),
    .PF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF0_TPHR_CAP_VER(4'h1),
    .PF0_VC_CAP_NEXTPTR(12'h000),
    .PF0_VC_CAP_VER(4'h1),
    .PF1_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF1_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF1_AER_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXT_FUNC(8'h00),
    .PF1_BAR0_APERTURE_SIZE(5'h00),
    .PF1_BAR0_CONTROL(3'h0),
    .PF1_BAR1_APERTURE_SIZE(5'h00),
    .PF1_BAR1_CONTROL(3'h0),
    .PF1_BAR2_APERTURE_SIZE(5'h00),
    .PF1_BAR2_CONTROL(3'h0),
    .PF1_BAR3_APERTURE_SIZE(5'h00),
    .PF1_BAR3_CONTROL(3'h0),
    .PF1_BAR4_APERTURE_SIZE(5'h00),
    .PF1_BAR4_CONTROL(3'h0),
    .PF1_BAR5_APERTURE_SIZE(5'h00),
    .PF1_BAR5_CONTROL(3'h0),
    .PF1_BIST_REGISTER(8'h00),
    .PF1_CAPABILITY_POINTER(8'h80),
    .PF1_CLASS_CODE(24'h058000),
    .PF1_DEVICE_ID(16'h7011),
    .PF1_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF1_DPA_CAP_NEXTPTR(12'h000),
    .PF1_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF1_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF1_DPA_CAP_VER(4'h1),
    .PF1_DSN_CAP_NEXTPTR(12'h000),
    .PF1_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF1_EXPANSION_ROM_ENABLE("FALSE"),
    .PF1_INTERRUPT_LINE(8'h00),
    .PF1_INTERRUPT_PIN(3'h0),
    .PF1_MSIX_CAP_NEXTPTR(8'h00),
    .PF1_MSIX_CAP_PBA_BIR(0),
    .PF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_BIR(0),
    .PF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF1_MSI_CAP_MULTIMSGCAP(0),
    .PF1_MSI_CAP_NEXTPTR(8'h00),
    .PF1_PB_CAP_NEXTPTR(12'h000),
    .PF1_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF1_PB_CAP_VER(4'h1),
    .PF1_PM_CAP_ID(8'h01),
    .PF1_PM_CAP_NEXTPTR(8'h00),
    .PF1_PM_CAP_VER_ID(3'h3),
    .PF1_RBAR_CAP_ENABLE("FALSE"),
    .PF1_RBAR_CAP_INDEX0(3'h0),
    .PF1_RBAR_CAP_INDEX1(3'h0),
    .PF1_RBAR_CAP_INDEX2(3'h0),
    .PF1_RBAR_CAP_NEXTPTR(12'h000),
    .PF1_RBAR_CAP_SIZE0(20'h00000),
    .PF1_RBAR_CAP_SIZE1(20'h00000),
    .PF1_RBAR_CAP_SIZE2(20'h00000),
    .PF1_RBAR_CAP_VER(4'h1),
    .PF1_RBAR_NUM(3'h1),
    .PF1_REVISION_ID(8'h00),
    .PF1_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR0_CONTROL(3'h0),
    .PF1_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR1_CONTROL(3'h0),
    .PF1_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR2_CONTROL(3'h0),
    .PF1_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR3_CONTROL(3'h0),
    .PF1_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR4_CONTROL(3'h0),
    .PF1_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR5_CONTROL(3'h0),
    .PF1_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF1_SRIOV_CAP_NEXTPTR(12'h000),
    .PF1_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF1_SRIOV_CAP_VER(4'h0),
    .PF1_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF1_SRIOV_FUNC_DEP_LINK(16'h0001),
    .PF1_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF1_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF1_SUBSYSTEM_ID(16'h0007),
    .PF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF1_TPHR_CAP_ENABLE("FALSE"),
    .PF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF1_TPHR_CAP_NEXTPTR(12'h000),
    .PF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF1_TPHR_CAP_VER(4'h1),
    .PL_DISABLE_EI_INFER_IN_L0("FALSE"),
    .PL_DISABLE_GEN3_DC_BALANCE("FALSE"),
    .PL_DISABLE_SCRAMBLING("FALSE"),
    .PL_DISABLE_UPCONFIG_CAPABLE("FALSE"),
    .PL_EQ_ADAPT_DISABLE_COEFF_CHECK("FALSE"),
    .PL_EQ_ADAPT_DISABLE_PRESET_CHECK("FALSE"),
    .PL_EQ_ADAPT_ITER_COUNT(5'h02),
    .PL_EQ_ADAPT_REJECT_RETRY_COUNT(2'h1),
    .PL_EQ_BYPASS_PHASE23("FALSE"),
    .PL_EQ_SHORT_ADAPT_PHASE("FALSE"),
    .PL_LANE0_EQ_CONTROL(16'h3400),
    .PL_LANE1_EQ_CONTROL(16'h3400),
    .PL_LANE2_EQ_CONTROL(16'h3400),
    .PL_LANE3_EQ_CONTROL(16'h3400),
    .PL_LANE4_EQ_CONTROL(16'h3400),
    .PL_LANE5_EQ_CONTROL(16'h3400),
    .PL_LANE6_EQ_CONTROL(16'h3400),
    .PL_LANE7_EQ_CONTROL(16'h3400),
    .PL_LINK_CAP_MAX_LINK_SPEED(3'h1),
    .PL_LINK_CAP_MAX_LINK_WIDTH(4'h1),
    .PL_N_FTS_COMCLK_GEN1(255),
    .PL_N_FTS_COMCLK_GEN2(255),
    .PL_N_FTS_COMCLK_GEN3(255),
    .PL_N_FTS_GEN1(255),
    .PL_N_FTS_GEN2(255),
    .PL_N_FTS_GEN3(255),
    .PL_SIM_FAST_LINK_TRAINING("TRUE"),
    .PL_UPSTREAM_FACING("TRUE"),
    .PM_ASPML0S_TIMEOUT(16'h05DC),
    .PM_ASPML1_ENTRY_DELAY(20'h01D4C),
    .PM_ENABLE_SLOT_POWER_CAPTURE("TRUE"),
    .PM_L1_REENTRY_DELAY(32'h000061A8),
    .PM_PME_SERVICE_TIMEOUT_DELAY(20'h186A0),
    .PM_PME_TURNOFF_ACK_DELAY(16'h0064),
    .SIM_VERSION("1.0"),
    .SPARE_BIT0(0),
    .SPARE_BIT1(0),
    .SPARE_BIT2(0),
    .SPARE_BIT3(0),
    .SPARE_BIT4(0),
    .SPARE_BIT5(0),
    .SPARE_BIT6(0),
    .SPARE_BIT7(0),
    .SPARE_BIT8(0),
    .SPARE_BYTE0(8'h00),
    .SPARE_BYTE1(8'h00),
    .SPARE_BYTE2(8'h00),
    .SPARE_BYTE3(8'h00),
    .SPARE_WORD0(32'h00000000),
    .SPARE_WORD1(32'h00000000),
    .SPARE_WORD2(32'h00000000),
    .SPARE_WORD3(32'h00000000),
    .SRIOV_CAP_ENABLE("FALSE"),
    .TL_COMPL_TIMEOUT_REG0(24'hBEBC20),
    .TL_COMPL_TIMEOUT_REG1(28'h3211620),
    .TL_CREDITS_CD(12'h000),
    .TL_CREDITS_CH(8'h00),
    .TL_CREDITS_NPD(12'h028),
    .TL_CREDITS_NPH(8'h20),
    .TL_CREDITS_PD(12'h198),
    .TL_CREDITS_PH(8'h20),
    .TL_ENABLE_MESSAGE_RID_CHECK_ENABLE("TRUE"),
    .TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_MODE_ENABLE("FALSE"),
    .TL_PF_ENABLE_REG("FALSE"),
    .TL_TAG_MGMT_ENABLE("TRUE"),
    .VF0_ARI_CAP_NEXTPTR(12'h000),
    .VF0_CAPABILITY_POINTER(8'h80),
    .VF0_MSIX_CAP_PBA_BIR(0),
    .VF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_BIR(0),
    .VF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF0_MSI_CAP_MULTIMSGCAP(0),
    .VF0_PM_CAP_ID(8'h01),
    .VF0_PM_CAP_NEXTPTR(8'h00),
    .VF0_PM_CAP_VER_ID(3'h3),
    .VF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF0_TPHR_CAP_ENABLE("FALSE"),
    .VF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF0_TPHR_CAP_NEXTPTR(12'h000),
    .VF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF0_TPHR_CAP_VER(4'h1),
    .VF1_ARI_CAP_NEXTPTR(12'h000),
    .VF1_MSIX_CAP_PBA_BIR(0),
    .VF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_BIR(0),
    .VF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF1_MSI_CAP_MULTIMSGCAP(0),
    .VF1_PM_CAP_ID(8'h01),
    .VF1_PM_CAP_NEXTPTR(8'h00),
    .VF1_PM_CAP_VER_ID(3'h3),
    .VF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF1_TPHR_CAP_ENABLE("FALSE"),
    .VF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF1_TPHR_CAP_NEXTPTR(12'h000),
    .VF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF1_TPHR_CAP_VER(4'h1),
    .VF2_ARI_CAP_NEXTPTR(12'h000),
    .VF2_MSIX_CAP_PBA_BIR(0),
    .VF2_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_BIR(0),
    .VF2_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF2_MSI_CAP_MULTIMSGCAP(0),
    .VF2_PM_CAP_ID(8'h01),
    .VF2_PM_CAP_NEXTPTR(8'h00),
    .VF2_PM_CAP_VER_ID(3'h3),
    .VF2_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF2_TPHR_CAP_ENABLE("FALSE"),
    .VF2_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF2_TPHR_CAP_NEXTPTR(12'h000),
    .VF2_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF2_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF2_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF2_TPHR_CAP_VER(4'h1),
    .VF3_ARI_CAP_NEXTPTR(12'h000),
    .VF3_MSIX_CAP_PBA_BIR(0),
    .VF3_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_BIR(0),
    .VF3_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF3_MSI_CAP_MULTIMSGCAP(0),
    .VF3_PM_CAP_ID(8'h01),
    .VF3_PM_CAP_NEXTPTR(8'h00),
    .VF3_PM_CAP_VER_ID(3'h3),
    .VF3_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF3_TPHR_CAP_ENABLE("FALSE"),
    .VF3_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF3_TPHR_CAP_NEXTPTR(12'h000),
    .VF3_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF3_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF3_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF3_TPHR_CAP_VER(4'h1),
    .VF4_ARI_CAP_NEXTPTR(12'h000),
    .VF4_MSIX_CAP_PBA_BIR(0),
    .VF4_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_BIR(0),
    .VF4_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF4_MSI_CAP_MULTIMSGCAP(0),
    .VF4_PM_CAP_ID(8'h01),
    .VF4_PM_CAP_NEXTPTR(8'h00),
    .VF4_PM_CAP_VER_ID(3'h3),
    .VF4_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF4_TPHR_CAP_ENABLE("FALSE"),
    .VF4_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF4_TPHR_CAP_NEXTPTR(12'h000),
    .VF4_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF4_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF4_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF4_TPHR_CAP_VER(4'h1),
    .VF5_ARI_CAP_NEXTPTR(12'h000),
    .VF5_MSIX_CAP_PBA_BIR(0),
    .VF5_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_BIR(0),
    .VF5_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF5_MSI_CAP_MULTIMSGCAP(0),
    .VF5_PM_CAP_ID(8'h01),
    .VF5_PM_CAP_NEXTPTR(8'h00),
    .VF5_PM_CAP_VER_ID(3'h3),
    .VF5_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF5_TPHR_CAP_ENABLE("FALSE"),
    .VF5_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF5_TPHR_CAP_NEXTPTR(12'h000),
    .VF5_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF5_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF5_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF5_TPHR_CAP_VER(4'h1)) 
    PCIE_3_0_i
       (.CFGCONFIGSPACEENABLE(cfg_config_space_enable),
        .CFGCURRENTSPEED(cfg_current_speed),
        .CFGDEVID({1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CFGDPASUBSTATECHANGE(cfg_dpa_substate_change),
        .CFGDSBUSNUMBER(cfg_ds_bus_number),
        .CFGDSDEVICENUMBER(cfg_ds_device_number),
        .CFGDSFUNCTIONNUMBER(cfg_ds_function_number),
        .CFGDSN(cfg_dsn),
        .CFGDSPORTNUMBER(cfg_ds_port_number),
        .CFGERRCORIN(cfg_err_cor_in),
        .CFGERRCOROUT(cfg_err_cor_out),
        .CFGERRFATALOUT(cfg_err_fatal_out),
        .CFGERRNONFATALOUT(cfg_err_nonfatal_out),
        .CFGERRUNCORIN(cfg_err_uncor_in),
        .CFGEXTFUNCTIONNUMBER(cfg_ext_function_number),
        .CFGEXTREADDATA(cfg_ext_read_data),
        .CFGEXTREADDATAVALID(cfg_ext_read_data_valid),
        .CFGEXTREADRECEIVED(cfg_ext_read_received),
        .CFGEXTREGISTERNUMBER(cfg_ext_register_number),
        .CFGEXTWRITEBYTEENABLE(cfg_ext_write_byte_enable),
        .CFGEXTWRITEDATA(cfg_ext_write_data),
        .CFGEXTWRITERECEIVED(cfg_ext_write_received),
        .CFGFCCPLD(cfg_fc_cpld),
        .CFGFCCPLH(cfg_fc_cplh),
        .CFGFCNPD(cfg_fc_npd),
        .CFGFCNPH(cfg_fc_nph),
        .CFGFCPD(cfg_fc_pd),
        .CFGFCPH(cfg_fc_ph),
        .CFGFCSEL(cfg_fc_sel),
        .CFGFLRDONE(cfg_flr_done),
        .CFGFLRINPROCESS(cfg_flr_in_process),
        .CFGFUNCTIONPOWERSTATE(cfg_function_power_state),
        .CFGFUNCTIONSTATUS(cfg_function_status),
        .CFGHOTRESETIN(cfg_hot_reset_in),
        .CFGHOTRESETOUT(cfg_hot_reset_out),
        .CFGINPUTUPDATEDONE(cfg_input_update_done),
        .CFGINPUTUPDATEREQUEST(Q[1]),
        .CFGINTERRUPTAOUTPUT(PCIE_3_0_i_n_7),
        .CFGINTERRUPTBOUTPUT(PCIE_3_0_i_n_8),
        .CFGINTERRUPTCOUTPUT(PCIE_3_0_i_n_9),
        .CFGINTERRUPTDOUTPUT(PCIE_3_0_i_n_10),
        .CFGINTERRUPTINT(cfg_interrupt_int),
        .CFGINTERRUPTMSIATTR(cfg_interrupt_msi_attr),
        .CFGINTERRUPTMSIDATA(cfg_interrupt_msi_data),
        .CFGINTERRUPTMSIENABLE(cfg_interrupt_msi_enable),
        .CFGINTERRUPTMSIFAIL(cfg_interrupt_msi_fail),
        .CFGINTERRUPTMSIFUNCTIONNUMBER(cfg_interrupt_msi_function_number),
        .CFGINTERRUPTMSIINT(cfg_interrupt_msi_int),
        .CFGINTERRUPTMSIMASKUPDATE(cfg_interrupt_msi_mask_update),
        .CFGINTERRUPTMSIMMENABLE(cfg_interrupt_msi_mmenable),
        .CFGINTERRUPTMSIPENDINGSTATUS(cfg_interrupt_msi_pending_status),
        .CFGINTERRUPTMSISELECT(cfg_interrupt_msi_select),
        .CFGINTERRUPTMSISENT(cfg_interrupt_msi_sent),
        .CFGINTERRUPTMSITPHPRESENT(cfg_interrupt_msi_tph_present),
        .CFGINTERRUPTMSITPHSTTAG(cfg_interrupt_msi_tph_st_tag),
        .CFGINTERRUPTMSITPHTYPE(cfg_interrupt_msi_tph_type),
        .CFGINTERRUPTMSIVFENABLE(cfg_interrupt_msi_vf_enable),
        .CFGINTERRUPTMSIXADDRESS(cfg_interrupt_msix_address),
        .CFGINTERRUPTMSIXDATA(cfg_interrupt_msix_data),
        .CFGINTERRUPTMSIXENABLE(cfg_interrupt_msix_enable),
        .CFGINTERRUPTMSIXFAIL(cfg_interrupt_msix_fail),
        .CFGINTERRUPTMSIXINT(cfg_interrupt_msix_int),
        .CFGINTERRUPTMSIXMASK(cfg_interrupt_msix_mask),
        .CFGINTERRUPTMSIXSENT(cfg_interrupt_msix_sent),
        .CFGINTERRUPTMSIXVFENABLE(cfg_interrupt_msix_vf_enable),
        .CFGINTERRUPTMSIXVFMASK(cfg_interrupt_msix_vf_mask),
        .CFGINTERRUPTPENDING(cfg_interrupt_pending),
        .CFGINTERRUPTSENT(cfg_interrupt_sent),
        .CFGLINKPOWERSTATE(cfg_link_power_state),
        .CFGLINKTRAININGENABLE(cfg_link_training_enable),
        .CFGLOCALERROR(PCIE_3_0_i_n_17),
        .CFGLTRENABLE(cfg_ltr_enable),
        .CFGLTSSMSTATE(in0),
        .CFGMAXPAYLOAD(cfg_max_payload),
        .CFGMAXREADREQ(cfg_max_read_req),
        .CFGMCUPDATEDONE(cfg_mc_update_done),
        .CFGMCUPDATEREQUEST(Q[0]),
        .CFGMGMTADDR(cfg_mgmt_addr),
        .CFGMGMTBYTEENABLE(cfg_mgmt_byte_enable),
        .CFGMGMTREAD(cfg_mgmt_read),
        .CFGMGMTREADDATA(cfg_mgmt_read_data),
        .CFGMGMTREADWRITEDONE(cfg_mgmt_read_write_done),
        .CFGMGMTTYPE1CFGREGACCESS(cfg_mgmt_type1_cfg_reg_access),
        .CFGMGMTWRITE(cfg_mgmt_write),
        .CFGMGMTWRITEDATA(cfg_mgmt_write_data),
        .CFGMSGRECEIVED(cfg_msg_received),
        .CFGMSGRECEIVEDDATA(cfg_msg_received_data),
        .CFGMSGRECEIVEDTYPE(cfg_msg_received_type),
        .CFGMSGTRANSMIT(cfg_msg_transmit),
        .CFGMSGTRANSMITDATA(cfg_msg_transmit_data),
        .CFGMSGTRANSMITDONE(cfg_msg_transmit_done),
        .CFGMSGTRANSMITTYPE(cfg_msg_transmit_type),
        .CFGNEGOTIATEDWIDTH(cfg_negotiated_width),
        .CFGOBFFENABLE(cfg_obff_enable),
        .CFGPERFUNCSTATUSCONTROL(cfg_per_func_status_control),
        .CFGPERFUNCSTATUSDATA(cfg_per_func_status_data),
        .CFGPERFUNCTIONNUMBER(cfg_per_function_number),
        .CFGPERFUNCTIONOUTPUTREQUEST(cfg_per_function_output_request),
        .CFGPERFUNCTIONUPDATEDONE(cfg_per_function_update_done),
        .CFGPHYLINKDOWN(cfg_phy_link_down),
        .CFGPHYLINKSTATUS(cfg_phy_link_status),
        .CFGPLSTATUSCHANGE(cfg_pl_status_change),
        .CFGPOWERSTATECHANGEACK(cfg_power_state_change_ack),
        .CFGPOWERSTATECHANGEINTERRUPT(cfg_power_state_change_interrupt),
        .CFGRCBSTATUS(cfg_rcb_status),
        .CFGREQPMTRANSITIONL23READY(cfg_req_pm_transition_l23_ready),
        .CFGREVID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGSUBSYSID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CFGSUBSYSVENDID(cfg_subsys_vend_id),
        .CFGTPHFUNCTIONNUM(ADDRARDADDR[7:5]),
        .CFGTPHREQUESTERENABLE(cfg_tph_requester_enable),
        .CFGTPHSTMODE(cfg_tph_st_mode),
        .CFGTPHSTTADDRESS(ADDRARDADDR[4:0]),
        .CFGTPHSTTREADDATA(DOADO),
        .CFGTPHSTTREADDATAVALID(cfg_tph_stt_read_data_valid),
        .CFGTPHSTTREADENABLE(cfg_tph_stt_read_enable),
        .CFGTPHSTTWRITEBYTEVALID(CFGTPHSTTWRITEBYTEVALID),
        .CFGTPHSTTWRITEDATA(CFGTPHSTTWRITEDATA),
        .CFGTPHSTTWRITEENABLE(cfg_tph_stt_write_enable),
        .CFGVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CFGVFFLRDONE(cfg_vf_flr_done),
        .CFGVFFLRINPROCESS(cfg_vf_flr_in_process),
        .CFGVFPOWERSTATE(cfg_vf_power_state),
        .CFGVFSTATUS(cfg_vf_status),
        .CFGVFTPHREQUESTERENABLE(cfg_vf_tph_requester_enable),
        .CFGVFTPHSTMODE(cfg_vf_tph_st_mode),
        .CORECLK(pipe_userclk1_in),
        .CORECLKMICOMPLETIONRAML(pipe_userclk1_in),
        .CORECLKMICOMPLETIONRAMU(pipe_userclk1_in),
        .CORECLKMIREPLAYRAM(pipe_userclk1_in),
        .CORECLKMIREQUESTRAM(pipe_userclk1_in),
        .DBGDATAOUT({PCIE_3_0_i_n_433,PCIE_3_0_i_n_434,PCIE_3_0_i_n_435,PCIE_3_0_i_n_436,PCIE_3_0_i_n_437,PCIE_3_0_i_n_438,PCIE_3_0_i_n_439,PCIE_3_0_i_n_440,PCIE_3_0_i_n_441,PCIE_3_0_i_n_442,PCIE_3_0_i_n_443,PCIE_3_0_i_n_444,PCIE_3_0_i_n_445,PCIE_3_0_i_n_446,PCIE_3_0_i_n_447,PCIE_3_0_i_n_448}),
        .DRPADDR(pcie_drp_addr),
        .DRPCLK(pcie_drp_clk),
        .DRPDI(pcie_drp_di),
        .DRPDO(pcie_drp_do),
        .DRPEN(pcie_drp_en),
        .DRPRDY(pcie_drp_rdy),
        .DRPWE(pcie_drp_we),
        .MAXISCQTDATA({PCIE_3_0_i_n_615,PCIE_3_0_i_n_616,PCIE_3_0_i_n_617,PCIE_3_0_i_n_618,PCIE_3_0_i_n_619,PCIE_3_0_i_n_620,PCIE_3_0_i_n_621,PCIE_3_0_i_n_622,PCIE_3_0_i_n_623,PCIE_3_0_i_n_624,PCIE_3_0_i_n_625,PCIE_3_0_i_n_626,PCIE_3_0_i_n_627,PCIE_3_0_i_n_628,PCIE_3_0_i_n_629,PCIE_3_0_i_n_630,PCIE_3_0_i_n_631,PCIE_3_0_i_n_632,PCIE_3_0_i_n_633,PCIE_3_0_i_n_634,PCIE_3_0_i_n_635,PCIE_3_0_i_n_636,PCIE_3_0_i_n_637,PCIE_3_0_i_n_638,PCIE_3_0_i_n_639,PCIE_3_0_i_n_640,PCIE_3_0_i_n_641,PCIE_3_0_i_n_642,PCIE_3_0_i_n_643,PCIE_3_0_i_n_644,PCIE_3_0_i_n_645,PCIE_3_0_i_n_646,PCIE_3_0_i_n_647,PCIE_3_0_i_n_648,PCIE_3_0_i_n_649,PCIE_3_0_i_n_650,PCIE_3_0_i_n_651,PCIE_3_0_i_n_652,PCIE_3_0_i_n_653,PCIE_3_0_i_n_654,PCIE_3_0_i_n_655,PCIE_3_0_i_n_656,PCIE_3_0_i_n_657,PCIE_3_0_i_n_658,PCIE_3_0_i_n_659,PCIE_3_0_i_n_660,PCIE_3_0_i_n_661,PCIE_3_0_i_n_662,PCIE_3_0_i_n_663,PCIE_3_0_i_n_664,PCIE_3_0_i_n_665,PCIE_3_0_i_n_666,PCIE_3_0_i_n_667,PCIE_3_0_i_n_668,PCIE_3_0_i_n_669,PCIE_3_0_i_n_670,PCIE_3_0_i_n_671,PCIE_3_0_i_n_672,PCIE_3_0_i_n_673,PCIE_3_0_i_n_674,PCIE_3_0_i_n_675,PCIE_3_0_i_n_676,PCIE_3_0_i_n_677,PCIE_3_0_i_n_678,PCIE_3_0_i_n_679,PCIE_3_0_i_n_680,PCIE_3_0_i_n_681,PCIE_3_0_i_n_682,PCIE_3_0_i_n_683,PCIE_3_0_i_n_684,PCIE_3_0_i_n_685,PCIE_3_0_i_n_686,PCIE_3_0_i_n_687,PCIE_3_0_i_n_688,PCIE_3_0_i_n_689,PCIE_3_0_i_n_690,PCIE_3_0_i_n_691,PCIE_3_0_i_n_692,PCIE_3_0_i_n_693,PCIE_3_0_i_n_694,PCIE_3_0_i_n_695,PCIE_3_0_i_n_696,PCIE_3_0_i_n_697,PCIE_3_0_i_n_698,PCIE_3_0_i_n_699,PCIE_3_0_i_n_700,PCIE_3_0_i_n_701,PCIE_3_0_i_n_702,PCIE_3_0_i_n_703,PCIE_3_0_i_n_704,PCIE_3_0_i_n_705,PCIE_3_0_i_n_706,PCIE_3_0_i_n_707,PCIE_3_0_i_n_708,PCIE_3_0_i_n_709,PCIE_3_0_i_n_710,PCIE_3_0_i_n_711,PCIE_3_0_i_n_712,PCIE_3_0_i_n_713,PCIE_3_0_i_n_714,PCIE_3_0_i_n_715,PCIE_3_0_i_n_716,PCIE_3_0_i_n_717,PCIE_3_0_i_n_718,PCIE_3_0_i_n_719,PCIE_3_0_i_n_720,PCIE_3_0_i_n_721,PCIE_3_0_i_n_722,PCIE_3_0_i_n_723,PCIE_3_0_i_n_724,PCIE_3_0_i_n_725,PCIE_3_0_i_n_726,PCIE_3_0_i_n_727,PCIE_3_0_i_n_728,PCIE_3_0_i_n_729,PCIE_3_0_i_n_730,PCIE_3_0_i_n_731,PCIE_3_0_i_n_732,PCIE_3_0_i_n_733,PCIE_3_0_i_n_734,PCIE_3_0_i_n_735,PCIE_3_0_i_n_736,PCIE_3_0_i_n_737,PCIE_3_0_i_n_738,PCIE_3_0_i_n_739,PCIE_3_0_i_n_740,PCIE_3_0_i_n_741,PCIE_3_0_i_n_742,PCIE_3_0_i_n_743,PCIE_3_0_i_n_744,PCIE_3_0_i_n_745,PCIE_3_0_i_n_746,PCIE_3_0_i_n_747,PCIE_3_0_i_n_748,PCIE_3_0_i_n_749,PCIE_3_0_i_n_750,PCIE_3_0_i_n_751,PCIE_3_0_i_n_752,PCIE_3_0_i_n_753,PCIE_3_0_i_n_754,PCIE_3_0_i_n_755,PCIE_3_0_i_n_756,PCIE_3_0_i_n_757,PCIE_3_0_i_n_758,PCIE_3_0_i_n_759,PCIE_3_0_i_n_760,PCIE_3_0_i_n_761,PCIE_3_0_i_n_762,PCIE_3_0_i_n_763,PCIE_3_0_i_n_764,PCIE_3_0_i_n_765,PCIE_3_0_i_n_766,PCIE_3_0_i_n_767,PCIE_3_0_i_n_768,PCIE_3_0_i_n_769,PCIE_3_0_i_n_770,PCIE_3_0_i_n_771,PCIE_3_0_i_n_772,PCIE_3_0_i_n_773,PCIE_3_0_i_n_774,PCIE_3_0_i_n_775,PCIE_3_0_i_n_776,PCIE_3_0_i_n_777,PCIE_3_0_i_n_778,PCIE_3_0_i_n_779,PCIE_3_0_i_n_780,PCIE_3_0_i_n_781,PCIE_3_0_i_n_782,PCIE_3_0_i_n_783,PCIE_3_0_i_n_784,PCIE_3_0_i_n_785,PCIE_3_0_i_n_786,PCIE_3_0_i_n_787,PCIE_3_0_i_n_788,PCIE_3_0_i_n_789,PCIE_3_0_i_n_790,PCIE_3_0_i_n_791,PCIE_3_0_i_n_792,PCIE_3_0_i_n_793,PCIE_3_0_i_n_794,PCIE_3_0_i_n_795,PCIE_3_0_i_n_796,PCIE_3_0_i_n_797,PCIE_3_0_i_n_798,PCIE_3_0_i_n_799,PCIE_3_0_i_n_800,PCIE_3_0_i_n_801,PCIE_3_0_i_n_802,PCIE_3_0_i_n_803,PCIE_3_0_i_n_804,PCIE_3_0_i_n_805,PCIE_3_0_i_n_806,m_axis_cq_tdata}),
        .MAXISCQTKEEP({PCIE_3_0_i_n_2101,PCIE_3_0_i_n_2102,PCIE_3_0_i_n_2103,PCIE_3_0_i_n_2104,PCIE_3_0_i_n_2105,PCIE_3_0_i_n_2106,m_axis_cq_tkeep}),
        .MAXISCQTLAST(m_axis_cq_tlast),
        .MAXISCQTREADY({m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready}),
        .MAXISCQTUSER(m_axis_cq_tuser),
        .MAXISCQTVALID(m_axis_cq_tvalid),
        .MAXISRCTDATA({PCIE_3_0_i_n_871,PCIE_3_0_i_n_872,PCIE_3_0_i_n_873,PCIE_3_0_i_n_874,PCIE_3_0_i_n_875,PCIE_3_0_i_n_876,PCIE_3_0_i_n_877,PCIE_3_0_i_n_878,PCIE_3_0_i_n_879,PCIE_3_0_i_n_880,PCIE_3_0_i_n_881,PCIE_3_0_i_n_882,PCIE_3_0_i_n_883,PCIE_3_0_i_n_884,PCIE_3_0_i_n_885,PCIE_3_0_i_n_886,PCIE_3_0_i_n_887,PCIE_3_0_i_n_888,PCIE_3_0_i_n_889,PCIE_3_0_i_n_890,PCIE_3_0_i_n_891,PCIE_3_0_i_n_892,PCIE_3_0_i_n_893,PCIE_3_0_i_n_894,PCIE_3_0_i_n_895,PCIE_3_0_i_n_896,PCIE_3_0_i_n_897,PCIE_3_0_i_n_898,PCIE_3_0_i_n_899,PCIE_3_0_i_n_900,PCIE_3_0_i_n_901,PCIE_3_0_i_n_902,PCIE_3_0_i_n_903,PCIE_3_0_i_n_904,PCIE_3_0_i_n_905,PCIE_3_0_i_n_906,PCIE_3_0_i_n_907,PCIE_3_0_i_n_908,PCIE_3_0_i_n_909,PCIE_3_0_i_n_910,PCIE_3_0_i_n_911,PCIE_3_0_i_n_912,PCIE_3_0_i_n_913,PCIE_3_0_i_n_914,PCIE_3_0_i_n_915,PCIE_3_0_i_n_916,PCIE_3_0_i_n_917,PCIE_3_0_i_n_918,PCIE_3_0_i_n_919,PCIE_3_0_i_n_920,PCIE_3_0_i_n_921,PCIE_3_0_i_n_922,PCIE_3_0_i_n_923,PCIE_3_0_i_n_924,PCIE_3_0_i_n_925,PCIE_3_0_i_n_926,PCIE_3_0_i_n_927,PCIE_3_0_i_n_928,PCIE_3_0_i_n_929,PCIE_3_0_i_n_930,PCIE_3_0_i_n_931,PCIE_3_0_i_n_932,PCIE_3_0_i_n_933,PCIE_3_0_i_n_934,PCIE_3_0_i_n_935,PCIE_3_0_i_n_936,PCIE_3_0_i_n_937,PCIE_3_0_i_n_938,PCIE_3_0_i_n_939,PCIE_3_0_i_n_940,PCIE_3_0_i_n_941,PCIE_3_0_i_n_942,PCIE_3_0_i_n_943,PCIE_3_0_i_n_944,PCIE_3_0_i_n_945,PCIE_3_0_i_n_946,PCIE_3_0_i_n_947,PCIE_3_0_i_n_948,PCIE_3_0_i_n_949,PCIE_3_0_i_n_950,PCIE_3_0_i_n_951,PCIE_3_0_i_n_952,PCIE_3_0_i_n_953,PCIE_3_0_i_n_954,PCIE_3_0_i_n_955,PCIE_3_0_i_n_956,PCIE_3_0_i_n_957,PCIE_3_0_i_n_958,PCIE_3_0_i_n_959,PCIE_3_0_i_n_960,PCIE_3_0_i_n_961,PCIE_3_0_i_n_962,PCIE_3_0_i_n_963,PCIE_3_0_i_n_964,PCIE_3_0_i_n_965,PCIE_3_0_i_n_966,PCIE_3_0_i_n_967,PCIE_3_0_i_n_968,PCIE_3_0_i_n_969,PCIE_3_0_i_n_970,PCIE_3_0_i_n_971,PCIE_3_0_i_n_972,PCIE_3_0_i_n_973,PCIE_3_0_i_n_974,PCIE_3_0_i_n_975,PCIE_3_0_i_n_976,PCIE_3_0_i_n_977,PCIE_3_0_i_n_978,PCIE_3_0_i_n_979,PCIE_3_0_i_n_980,PCIE_3_0_i_n_981,PCIE_3_0_i_n_982,PCIE_3_0_i_n_983,PCIE_3_0_i_n_984,PCIE_3_0_i_n_985,PCIE_3_0_i_n_986,PCIE_3_0_i_n_987,PCIE_3_0_i_n_988,PCIE_3_0_i_n_989,PCIE_3_0_i_n_990,PCIE_3_0_i_n_991,PCIE_3_0_i_n_992,PCIE_3_0_i_n_993,PCIE_3_0_i_n_994,PCIE_3_0_i_n_995,PCIE_3_0_i_n_996,PCIE_3_0_i_n_997,PCIE_3_0_i_n_998,PCIE_3_0_i_n_999,PCIE_3_0_i_n_1000,PCIE_3_0_i_n_1001,PCIE_3_0_i_n_1002,PCIE_3_0_i_n_1003,PCIE_3_0_i_n_1004,PCIE_3_0_i_n_1005,PCIE_3_0_i_n_1006,PCIE_3_0_i_n_1007,PCIE_3_0_i_n_1008,PCIE_3_0_i_n_1009,PCIE_3_0_i_n_1010,PCIE_3_0_i_n_1011,PCIE_3_0_i_n_1012,PCIE_3_0_i_n_1013,PCIE_3_0_i_n_1014,PCIE_3_0_i_n_1015,PCIE_3_0_i_n_1016,PCIE_3_0_i_n_1017,PCIE_3_0_i_n_1018,PCIE_3_0_i_n_1019,PCIE_3_0_i_n_1020,PCIE_3_0_i_n_1021,PCIE_3_0_i_n_1022,PCIE_3_0_i_n_1023,PCIE_3_0_i_n_1024,PCIE_3_0_i_n_1025,PCIE_3_0_i_n_1026,PCIE_3_0_i_n_1027,PCIE_3_0_i_n_1028,PCIE_3_0_i_n_1029,PCIE_3_0_i_n_1030,PCIE_3_0_i_n_1031,PCIE_3_0_i_n_1032,PCIE_3_0_i_n_1033,PCIE_3_0_i_n_1034,PCIE_3_0_i_n_1035,PCIE_3_0_i_n_1036,PCIE_3_0_i_n_1037,PCIE_3_0_i_n_1038,PCIE_3_0_i_n_1039,PCIE_3_0_i_n_1040,PCIE_3_0_i_n_1041,PCIE_3_0_i_n_1042,PCIE_3_0_i_n_1043,PCIE_3_0_i_n_1044,PCIE_3_0_i_n_1045,PCIE_3_0_i_n_1046,PCIE_3_0_i_n_1047,PCIE_3_0_i_n_1048,PCIE_3_0_i_n_1049,PCIE_3_0_i_n_1050,PCIE_3_0_i_n_1051,PCIE_3_0_i_n_1052,PCIE_3_0_i_n_1053,PCIE_3_0_i_n_1054,PCIE_3_0_i_n_1055,PCIE_3_0_i_n_1056,PCIE_3_0_i_n_1057,PCIE_3_0_i_n_1058,PCIE_3_0_i_n_1059,PCIE_3_0_i_n_1060,PCIE_3_0_i_n_1061,PCIE_3_0_i_n_1062,m_axis_rc_tdata}),
        .MAXISRCTKEEP({PCIE_3_0_i_n_2109,PCIE_3_0_i_n_2110,PCIE_3_0_i_n_2111,PCIE_3_0_i_n_2112,PCIE_3_0_i_n_2113,PCIE_3_0_i_n_2114,m_axis_rc_tkeep}),
        .MAXISRCTLAST(m_axis_rc_tlast),
        .MAXISRCTREADY({m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready}),
        .MAXISRCTUSER(m_axis_rc_tuser),
        .MAXISRCTVALID(m_axis_rc_tvalid),
        .MGMTRESETN(mgmt_reset_n),
        .MGMTSTICKYRESETN(mgmt_sticky_reset_n),
        .MICOMPLETIONRAMREADADDRESSAL(MICOMPLETIONRAMREADADDRESSAL),
        .MICOMPLETIONRAMREADADDRESSAU(MICOMPLETIONRAMREADADDRESSAU),
        .MICOMPLETIONRAMREADADDRESSBL(MICOMPLETIONRAMREADADDRESSBL),
        .MICOMPLETIONRAMREADADDRESSBU(MICOMPLETIONRAMREADADDRESSBU),
        .MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEADDRESSAL(MICOMPLETIONRAMWRITEADDRESSAL),
        .MICOMPLETIONRAMWRITEADDRESSAU(MICOMPLETIONRAMWRITEADDRESSAU),
        .MICOMPLETIONRAMWRITEADDRESSBL(MICOMPLETIONRAMWRITEADDRESSBL),
        .MICOMPLETIONRAMWRITEADDRESSBU(MICOMPLETIONRAMWRITEADDRESSBU),
        .MICOMPLETIONRAMWRITEDATAL(MICOMPLETIONRAMWRITEDATA[71:0]),
        .MICOMPLETIONRAMWRITEDATAU(MICOMPLETIONRAMWRITEDATA[143:72]),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMREADENABLE(NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED[1:0]),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADADDRESSA(MIREQUESTRAMREADADDRESSA),
        .MIREQUESTRAMREADADDRESSB(MIREQUESTRAMREADADDRESSB),
        .MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEADDRESSA(MIREQUESTRAMWRITEADDRESSA),
        .MIREQUESTRAMWRITEADDRESSB(MIREQUESTRAMWRITEADDRESSB),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .PCIECQNPREQ(pcie_cq_np_req),
        .PCIECQNPREQCOUNT(pcie_cq_np_req_count),
        .PCIERQSEQNUM(pcie_rq_seq_num),
        .PCIERQSEQNUMVLD(pcie_rq_seq_num_vld),
        .PCIERQTAG(pcie_rq_tag),
        .PCIERQTAGAV(NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED[1:0]),
        .PCIERQTAGVLD(pcie_rq_tag_vld),
        .PCIETFCNPDAV(pcie_tfc_npd_av),
        .PCIETFCNPHAV(pcie_tfc_nph_av),
        .PIPECLK(pipe_pclk_in),
        .PIPEEQFS({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .PIPEEQLF({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .PIPERESETN(pipe_reset_n),
        .PIPERX0CHARISK(RXCHARISK),
        .PIPERX0DATA(PIPERX0DATA),
        .PIPERX0DATAVALID(1'b0),
        .PIPERX0ELECIDLE(pipe_rx0_elec_idle),
        .PIPERX0EQCONTROL(PIPERX0EQCONTROL),
        .PIPERX0EQDONE(pipe_rx0_eqdone),
        .PIPERX0EQLPADAPTDONE(pipe_rx0_eq_adapt_done),
        .PIPERX0EQLPLFFS(cfg_config_space_enable_3),
        .PIPERX0EQLPLFFSSEL(pipe_rx0_eq_lffs_sel),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX0EQLPTXPRESET(cfg_config_space_enable_1),
        .PIPERX0EQPRESET(cfg_config_space_enable_0),
        .PIPERX0PHYSTATUS(pipe_rx0_phy_status),
        .PIPERX0POLARITY(pipe_rx0_polarity),
        .PIPERX0STARTBLOCK(1'b0),
        .PIPERX0STATUS(pipe_rxstatus),
        .PIPERX0SYNCHEADER({1'b0,1'b0}),
        .PIPERX0VALID(pipe_rx0_valid),
        .PIPERX1CHARISK({1'b0,1'b0}),
        .PIPERX1DATA({PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA}),
        .PIPERX1DATAVALID(1'b0),
        .PIPERX1ELECIDLE(1'b1),
        .PIPERX1EQCONTROL(pipe_rx1_eqcontrol_pcie),
        .PIPERX1EQDONE(1'b0),
        .PIPERX1EQLPADAPTDONE(1'b0),
        .PIPERX1EQLPLFFS(pipe_rx1_eqlp_lffs),
        .PIPERX1EQLPLFFSSEL(1'b0),
        .PIPERX1EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX1EQLPTXPRESET(pipe_rx1_eqlp_txpreset),
        .PIPERX1EQPRESET(pipe_rx1_eqpreset),
        .PIPERX1PHYSTATUS(1'b0),
        .PIPERX1POLARITY(pipe_rx1_polarity),
        .PIPERX1STARTBLOCK(1'b0),
        .PIPERX1STATUS({1'b0,1'b0,1'b0}),
        .PIPERX1SYNCHEADER({1'b0,1'b0}),
        .PIPERX1VALID(1'b0),
        .PIPERX2CHARISK({1'b0,1'b0}),
        .PIPERX2DATA({PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA}),
        .PIPERX2DATAVALID(1'b0),
        .PIPERX2ELECIDLE(1'b1),
        .PIPERX2EQCONTROL(pipe_rx2_eqcontrol_pcie),
        .PIPERX2EQDONE(1'b0),
        .PIPERX2EQLPADAPTDONE(1'b0),
        .PIPERX2EQLPLFFS(pipe_rx2_eqlp_lffs),
        .PIPERX2EQLPLFFSSEL(1'b0),
        .PIPERX2EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX2EQLPTXPRESET(pipe_rx2_eqlp_txpreset),
        .PIPERX2EQPRESET(pipe_rx2_eqpreset),
        .PIPERX2PHYSTATUS(1'b0),
        .PIPERX2POLARITY(pipe_rx2_polarity),
        .PIPERX2STARTBLOCK(1'b0),
        .PIPERX2STATUS({1'b0,1'b0,1'b0}),
        .PIPERX2SYNCHEADER({1'b0,1'b0}),
        .PIPERX2VALID(1'b0),
        .PIPERX3CHARISK({1'b0,1'b0}),
        .PIPERX3DATA({PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA}),
        .PIPERX3DATAVALID(1'b0),
        .PIPERX3ELECIDLE(1'b1),
        .PIPERX3EQCONTROL(pipe_rx3_eqcontrol_pcie),
        .PIPERX3EQDONE(1'b0),
        .PIPERX3EQLPADAPTDONE(1'b0),
        .PIPERX3EQLPLFFS(pipe_rx3_eqlp_lffs),
        .PIPERX3EQLPLFFSSEL(1'b0),
        .PIPERX3EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX3EQLPTXPRESET(pipe_rx3_eqlp_txpreset),
        .PIPERX3EQPRESET(pipe_rx3_eqpreset),
        .PIPERX3PHYSTATUS(1'b0),
        .PIPERX3POLARITY(pipe_rx3_polarity),
        .PIPERX3STARTBLOCK(1'b0),
        .PIPERX3STATUS({1'b0,1'b0,1'b0}),
        .PIPERX3SYNCHEADER({1'b0,1'b0}),
        .PIPERX3VALID(1'b0),
        .PIPERX4CHARISK({1'b0,1'b0}),
        .PIPERX4DATA({PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA}),
        .PIPERX4DATAVALID(1'b0),
        .PIPERX4ELECIDLE(1'b1),
        .PIPERX4EQCONTROL(pipe_rx4_eqcontrol_pcie),
        .PIPERX4EQDONE(1'b0),
        .PIPERX4EQLPADAPTDONE(1'b0),
        .PIPERX4EQLPLFFS(pipe_rx4_eqlp_lffs),
        .PIPERX4EQLPLFFSSEL(1'b0),
        .PIPERX4EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX4EQLPTXPRESET(pipe_rx4_eqlp_txpreset),
        .PIPERX4EQPRESET(pipe_rx4_eqpreset),
        .PIPERX4PHYSTATUS(1'b0),
        .PIPERX4POLARITY(pipe_rx4_polarity),
        .PIPERX4STARTBLOCK(1'b0),
        .PIPERX4STATUS({1'b0,1'b0,1'b0}),
        .PIPERX4SYNCHEADER({1'b0,1'b0}),
        .PIPERX4VALID(1'b0),
        .PIPERX5CHARISK({1'b0,1'b0}),
        .PIPERX5DATA({PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA}),
        .PIPERX5DATAVALID(1'b0),
        .PIPERX5ELECIDLE(1'b1),
        .PIPERX5EQCONTROL(pipe_rx5_eqcontrol_pcie),
        .PIPERX5EQDONE(1'b0),
        .PIPERX5EQLPADAPTDONE(1'b0),
        .PIPERX5EQLPLFFS(pipe_rx5_eqlp_lffs),
        .PIPERX5EQLPLFFSSEL(1'b0),
        .PIPERX5EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX5EQLPTXPRESET(pipe_rx5_eqlp_txpreset),
        .PIPERX5EQPRESET(pipe_rx5_eqpreset),
        .PIPERX5PHYSTATUS(1'b0),
        .PIPERX5POLARITY(pipe_rx5_polarity),
        .PIPERX5STARTBLOCK(1'b0),
        .PIPERX5STATUS({1'b0,1'b0,1'b0}),
        .PIPERX5SYNCHEADER({1'b0,1'b0}),
        .PIPERX5VALID(1'b0),
        .PIPERX6CHARISK({1'b0,1'b0}),
        .PIPERX6DATA({PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA}),
        .PIPERX6DATAVALID(1'b0),
        .PIPERX6ELECIDLE(1'b1),
        .PIPERX6EQCONTROL(pipe_rx6_eqcontrol_pcie),
        .PIPERX6EQDONE(1'b0),
        .PIPERX6EQLPADAPTDONE(1'b0),
        .PIPERX6EQLPLFFS(pipe_rx6_eqlp_lffs),
        .PIPERX6EQLPLFFSSEL(1'b0),
        .PIPERX6EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX6EQLPTXPRESET(pipe_rx6_eqlp_txpreset),
        .PIPERX6EQPRESET(pipe_rx6_eqpreset),
        .PIPERX6PHYSTATUS(1'b0),
        .PIPERX6POLARITY(pipe_rx6_polarity),
        .PIPERX6STARTBLOCK(1'b0),
        .PIPERX6STATUS({1'b0,1'b0,1'b0}),
        .PIPERX6SYNCHEADER({1'b0,1'b0}),
        .PIPERX6VALID(1'b0),
        .PIPERX7CHARISK({1'b0,1'b0}),
        .PIPERX7DATA({PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA,PIPERX1DATA}),
        .PIPERX7DATAVALID(1'b0),
        .PIPERX7ELECIDLE(1'b1),
        .PIPERX7EQCONTROL(pipe_rx7_eqcontrol_pcie),
        .PIPERX7EQDONE(1'b0),
        .PIPERX7EQLPADAPTDONE(1'b0),
        .PIPERX7EQLPLFFS(pipe_rx7_eqlp_lffs),
        .PIPERX7EQLPLFFSSEL(1'b0),
        .PIPERX7EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPERX7EQLPTXPRESET(pipe_rx7_eqlp_txpreset),
        .PIPERX7EQPRESET(pipe_rx7_eqpreset),
        .PIPERX7PHYSTATUS(1'b0),
        .PIPERX7POLARITY(pipe_rx7_polarity),
        .PIPERX7STARTBLOCK(1'b0),
        .PIPERX7STATUS({1'b0,1'b0,1'b0}),
        .PIPERX7SYNCHEADER({1'b0,1'b0}),
        .PIPERX7VALID(1'b0),
        .PIPETX0CHARISK(PIPETX0CHARISK),
        .PIPETX0COMPLIANCE(TXCHARDISPMODE),
        .PIPETX0DATA(PIPETX0DATA),
        .PIPETX0DATAVALID(PCIE_3_0_i_n_45),
        .PIPETX0ELECIDLE(pipe_tx0_elec_idle),
        .PIPETX0EQCOEFF({1'b0,cfg_err_cor_out_0[15:5],1'b0,cfg_err_cor_out_0[4:0]}),
        .PIPETX0EQCONTROL(D),
        .PIPETX0EQDEEMPH(cfg_config_space_enable_4),
        .PIPETX0EQDONE(pipe_tx0_eqdone),
        .PIPETX0EQPRESET(cfg_config_space_enable_2),
        .PIPETX0POWERDOWN(PIPETX0POWERDOWN),
        .PIPETX0STARTBLOCK(PCIE_3_0_i_n_47),
        .PIPETX0SYNCHEADER({PCIE_3_0_i_n_553,PCIE_3_0_i_n_554}),
        .PIPETX1CHARISK(pipe_tx1_char_is_k),
        .PIPETX1COMPLIANCE(pipe_tx1_compliance),
        .PIPETX1DATA(pipe_tx1_data),
        .PIPETX1DATAVALID(pipe_tx1_data_valid),
        .PIPETX1ELECIDLE(pipe_tx1_elec_idle),
        .PIPETX1EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX1EQCONTROL(pipe_tx1_eqcontrol),
        .PIPETX1EQDEEMPH(pipe_tx1_eqdeemph),
        .PIPETX1EQDONE(1'b0),
        .PIPETX1EQPRESET(pipe_tx1_eqpreset),
        .PIPETX1POWERDOWN(pipe_tx1_powerdown),
        .PIPETX1STARTBLOCK(pipe_tx1_start_block),
        .PIPETX1SYNCHEADER(pipe_tx1_syncheader),
        .PIPETX2CHARISK(pipe_tx2_char_is_k),
        .PIPETX2COMPLIANCE(pipe_tx2_compliance),
        .PIPETX2DATA(pipe_tx2_data),
        .PIPETX2DATAVALID(pipe_tx2_data_valid),
        .PIPETX2ELECIDLE(pipe_tx2_elec_idle),
        .PIPETX2EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX2EQCONTROL(pipe_tx2_eqcontrol),
        .PIPETX2EQDEEMPH(pipe_tx2_eqdeemph),
        .PIPETX2EQDONE(1'b0),
        .PIPETX2EQPRESET(pipe_tx2_eqpreset),
        .PIPETX2POWERDOWN(pipe_tx2_powerdown),
        .PIPETX2STARTBLOCK(pipe_tx2_start_block),
        .PIPETX2SYNCHEADER(pipe_tx2_syncheader),
        .PIPETX3CHARISK(pipe_tx3_char_is_k),
        .PIPETX3COMPLIANCE(pipe_tx3_compliance),
        .PIPETX3DATA(pipe_tx3_data),
        .PIPETX3DATAVALID(pipe_tx3_data_valid),
        .PIPETX3ELECIDLE(pipe_tx3_elec_idle),
        .PIPETX3EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX3EQCONTROL(pipe_tx3_eqcontrol),
        .PIPETX3EQDEEMPH(pipe_tx3_eqdeemph),
        .PIPETX3EQDONE(1'b0),
        .PIPETX3EQPRESET(pipe_tx3_eqpreset),
        .PIPETX3POWERDOWN(pipe_tx3_powerdown),
        .PIPETX3STARTBLOCK(pipe_tx3_start_block),
        .PIPETX3SYNCHEADER(pipe_tx3_syncheader),
        .PIPETX4CHARISK(pipe_tx4_char_is_k),
        .PIPETX4COMPLIANCE(pipe_tx4_compliance),
        .PIPETX4DATA(pipe_tx4_data),
        .PIPETX4DATAVALID(pipe_tx4_data_valid),
        .PIPETX4ELECIDLE(pipe_tx4_elec_idle),
        .PIPETX4EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX4EQCONTROL(pipe_tx4_eqcontrol),
        .PIPETX4EQDEEMPH(pipe_tx4_eqdeemph),
        .PIPETX4EQDONE(1'b0),
        .PIPETX4EQPRESET(pipe_tx4_eqpreset),
        .PIPETX4POWERDOWN(pipe_tx4_powerdown),
        .PIPETX4STARTBLOCK(pipe_tx4_start_block),
        .PIPETX4SYNCHEADER(pipe_tx4_syncheader),
        .PIPETX5CHARISK(pipe_tx5_char_is_k),
        .PIPETX5COMPLIANCE(pipe_tx5_compliance),
        .PIPETX5DATA(pipe_tx5_data),
        .PIPETX5DATAVALID(pipe_tx5_data_valid),
        .PIPETX5ELECIDLE(pipe_tx5_elec_idle),
        .PIPETX5EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX5EQCONTROL(pipe_tx5_eqcontrol),
        .PIPETX5EQDEEMPH(pipe_tx5_eqdeemph),
        .PIPETX5EQDONE(1'b0),
        .PIPETX5EQPRESET(pipe_tx5_eqpreset),
        .PIPETX5POWERDOWN(pipe_tx5_powerdown),
        .PIPETX5STARTBLOCK(pipe_tx5_start_block),
        .PIPETX5SYNCHEADER(pipe_tx5_syncheader),
        .PIPETX6CHARISK(pipe_tx6_char_is_k),
        .PIPETX6COMPLIANCE(pipe_tx6_compliance),
        .PIPETX6DATA(pipe_tx6_data),
        .PIPETX6DATAVALID(pipe_tx6_data_valid),
        .PIPETX6ELECIDLE(pipe_tx6_elec_idle),
        .PIPETX6EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX6EQCONTROL(pipe_tx6_eqcontrol),
        .PIPETX6EQDEEMPH(pipe_tx6_eqdeemph),
        .PIPETX6EQDONE(1'b0),
        .PIPETX6EQPRESET(pipe_tx6_eqpreset),
        .PIPETX6POWERDOWN(pipe_tx6_powerdown),
        .PIPETX6STARTBLOCK(pipe_tx6_start_block),
        .PIPETX6SYNCHEADER(pipe_tx6_syncheader),
        .PIPETX7CHARISK(pipe_tx7_char_is_k),
        .PIPETX7COMPLIANCE(pipe_tx7_compliance),
        .PIPETX7DATA(pipe_tx7_data),
        .PIPETX7DATAVALID(pipe_tx7_data_valid),
        .PIPETX7ELECIDLE(pipe_tx7_elec_idle),
        .PIPETX7EQCOEFF({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PIPETX7EQCONTROL(pipe_tx7_eqcontrol),
        .PIPETX7EQDEEMPH(pipe_tx7_eqdeemph),
        .PIPETX7EQDONE(1'b0),
        .PIPETX7EQPRESET(pipe_tx7_eqpreset),
        .PIPETX7POWERDOWN(pipe_tx7_powerdown),
        .PIPETX7STARTBLOCK(pipe_tx7_start_block),
        .PIPETX7SYNCHEADER(pipe_tx7_syncheader),
        .PIPETXDEEMPH(pipe_tx_deemph),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PIPETXRCVRDET(pipe_tx_rcvr_det),
        .PIPETXRESET(pipe_tx_reset),
        .PIPETXSWING(pipe_tx_swing),
        .PLDISABLESCRAMBLER(1'b0),
        .PLEQINPROGRESS(PCIE_3_0_i_n_80),
        .PLEQPHASE({PCIE_3_0_i_n_613,PCIE_3_0_i_n_614}),
        .PLEQRESETEIEOSCOUNT(1'b0),
        .PLGEN3PCSDISABLE(1'b0),
        .PLGEN3PCSRXSLIDE({pipe_rx_slide,PLGEN3PCSRXSLIDE}),
        .PLGEN3PCSRXSYNCDONE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PLGEN3PCSRXSYNCDONE}),
        .RECCLK(pipe_rxusrclk_in),
        .RESETN(reset_n),
        .SAXISCCTDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_cc_tdata}),
        .SAXISCCTKEEP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_cc_tkeep}),
        .SAXISCCTLAST(s_axis_cc_tlast),
        .SAXISCCTREADY(s_axis_cc_tready),
        .SAXISCCTUSER(s_axis_cc_tuser),
        .SAXISCCTVALID(s_axis_cc_tvalid),
        .SAXISRQTDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_rq_tdata}),
        .SAXISRQTKEEP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_rq_tkeep}),
        .SAXISRQTLAST(s_axis_rq_tlast),
        .SAXISRQTREADY(s_axis_rq_tready),
        .SAXISRQTUSER(s_axis_rq_tuser),
        .SAXISRQTVALID(s_axis_rq_tvalid),
        .USERCLK(pipe_userclk2_in));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_8 
       (.I0(txdetectrx),
        .I1(powerdown),
        .I2(pipe_tx_rcvr_det),
        .O(txdetectrx_mux));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_9 
       (.I0(txelecidle),
        .I1(powerdown),
        .I2(pipe_tx0_elec_idle),
        .O(txelecidle_mux));
  pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx pcie_bram_7vx_i
       (.MICOMPLETIONRAMREADADDRESSAL(MICOMPLETIONRAMREADADDRESSAL),
        .MICOMPLETIONRAMREADADDRESSAU(MICOMPLETIONRAMREADADDRESSAU[8:0]),
        .MICOMPLETIONRAMREADADDRESSBL(MICOMPLETIONRAMREADADDRESSBL[8:0]),
        .MICOMPLETIONRAMREADADDRESSBU(MICOMPLETIONRAMREADADDRESSBU[8:0]),
        .MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .MICOMPLETIONRAMREADENABLEL({MICOMPLETIONRAMREADENABLEL[2],MICOMPLETIONRAMREADENABLEL[0]}),
        .MICOMPLETIONRAMREADENABLEU({MICOMPLETIONRAMREADENABLEU[2],MICOMPLETIONRAMREADENABLEU[0]}),
        .MICOMPLETIONRAMWRITEADDRESSAL(MICOMPLETIONRAMWRITEADDRESSAL),
        .MICOMPLETIONRAMWRITEADDRESSAU(MICOMPLETIONRAMWRITEADDRESSAU[8:0]),
        .MICOMPLETIONRAMWRITEADDRESSBL(MICOMPLETIONRAMWRITEADDRESSBL[8:0]),
        .MICOMPLETIONRAMWRITEADDRESSBU(MICOMPLETIONRAMWRITEADDRESSBU[8:0]),
        .MICOMPLETIONRAMWRITEDATA(MICOMPLETIONRAMWRITEDATA),
        .MICOMPLETIONRAMWRITEENABLEL({MICOMPLETIONRAMWRITEENABLEL[2],MICOMPLETIONRAMWRITEENABLEL[0]}),
        .MICOMPLETIONRAMWRITEENABLEU({MICOMPLETIONRAMWRITEENABLEU[2],MICOMPLETIONRAMWRITEENABLEU[0]}),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in),
        .raddr0_i(MIREQUESTRAMREADADDRESSA),
        .raddr1_i(MIREQUESTRAMREADADDRESSB),
        .ren_i(MIREQUESTRAMREADENABLE),
        .reset_sync1(reset_sync1),
        .waddr0_i(MIREQUESTRAMWRITEADDRESSA),
        .waddr1_i(MIREQUESTRAMWRITEADDRESSB));
  FDPE reset_sync0_reg
       (.C(pipe_userclk1_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(data0),
        .Q(reset_sync0));
  FDPE reset_sync1_reg
       (.C(pipe_userclk1_in),
        .CE(1'b1),
        .D(reset_sync0),
        .PRE(data0),
        .Q(reset_sync1));
  LUT2 #(
    .INIT(4'hE)) 
    store_ltssm_inferred_i_1
       (.I0(store_ltssm_inferred_i_2_n_0),
        .I1(store_ltssm_inferred_i_3_n_0),
        .O(\ltssm_reg2_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    store_ltssm_inferred_i_2
       (.I0(ltssm_reg2[0]),
        .I1(in0[0]),
        .I2(in0[2]),
        .I3(ltssm_reg2[2]),
        .I4(in0[1]),
        .I5(ltssm_reg2[1]),
        .O(store_ltssm_inferred_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    store_ltssm_inferred_i_3
       (.I0(ltssm_reg2[3]),
        .I1(in0[3]),
        .I2(in0[5]),
        .I3(ltssm_reg2[5]),
        .I4(in0[4]),
        .I5(ltssm_reg2[4]),
        .O(store_ltssm_inferred_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    user_lnk_up_INST_0
       (.I0(cfg_phy_link_status[0]),
        .I1(cfg_phy_link_status[1]),
        .O(user_lnk_up));
  LUT2 #(
    .INIT(4'hE)) 
    user_reset_i_1
       (.I0(sys_reset),
        .I1(cfg_hot_reset_out),
        .O(sys_reset_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    user_reset_int_i_1
       (.I0(user_reset_int),
        .I1(cfg_phy_link_down),
        .I2(cfg_phy_link_status[1]),
        .O(user_reset_int_reg));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx
   (MIREPLAYRAMREADDATA,
    MIREQUESTRAMREADDATA,
    MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    MICOMPLETIONRAMREADADDRESSBU,
    MICOMPLETIONRAMWRITEADDRESSBU,
    MICOMPLETIONRAMWRITEDATA,
    MICOMPLETIONRAMREADADDRESSAU,
    MICOMPLETIONRAMWRITEADDRESSAU,
    MICOMPLETIONRAMREADADDRESSBL,
    MICOMPLETIONRAMWRITEADDRESSBL,
    MICOMPLETIONRAMREADADDRESSAL,
    MICOMPLETIONRAMWRITEADDRESSAL,
    MICOMPLETIONRAMREADENABLEL,
    MICOMPLETIONRAMWRITEENABLEL,
    reset_sync1,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE,
    ren_i,
    raddr0_i,
    waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    raddr1_i,
    waddr1_i,
    MICOMPLETIONRAMREADENABLEU,
    MICOMPLETIONRAMWRITEENABLEU);
  output [143:0]MIREPLAYRAMREADDATA;
  output [143:0]MIREQUESTRAMREADDATA;
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MICOMPLETIONRAMREADADDRESSBU;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSBU;
  input [143:0]MICOMPLETIONRAMWRITEDATA;
  input [8:0]MICOMPLETIONRAMREADADDRESSAU;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSAU;
  input [8:0]MICOMPLETIONRAMREADADDRESSBL;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSBL;
  input [9:0]MICOMPLETIONRAMREADADDRESSAL;
  input [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  input [1:0]MICOMPLETIONRAMREADENABLEL;
  input [1:0]MICOMPLETIONRAMWRITEENABLEL;
  input reset_sync1;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;
  input [3:0]ren_i;
  input [8:0]raddr0_i;
  input [8:0]waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]raddr1_i;
  input [8:0]waddr1_i;
  input [1:0]MICOMPLETIONRAMREADENABLEU;
  input [1:0]MICOMPLETIONRAMWRITEENABLEU;

  wire [9:0]MICOMPLETIONRAMREADADDRESSAL;
  wire [8:0]MICOMPLETIONRAMREADADDRESSAU;
  wire [8:0]MICOMPLETIONRAMREADADDRESSBL;
  wire [8:0]MICOMPLETIONRAMREADADDRESSBU;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [1:0]MICOMPLETIONRAMREADENABLEL;
  wire [1:0]MICOMPLETIONRAMREADENABLEU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSAU;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSBL;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSBU;
  wire [143:0]MICOMPLETIONRAMWRITEDATA;
  wire [1:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [1:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire pipe_userclk1_in;
  wire [8:0]raddr0_i;
  wire [8:0]raddr1_i;
  wire [3:0]ren_i;
  wire reset_sync1;
  wire [8:0]waddr0_i;
  wire [8:0]waddr1_i;

  pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl cpl_fifo
       (.MICOMPLETIONRAMREADADDRESSAL(MICOMPLETIONRAMREADADDRESSAL),
        .MICOMPLETIONRAMREADADDRESSAU(MICOMPLETIONRAMREADADDRESSAU),
        .MICOMPLETIONRAMREADADDRESSBL(MICOMPLETIONRAMREADADDRESSBL),
        .MICOMPLETIONRAMREADADDRESSBU(MICOMPLETIONRAMREADADDRESSBU),
        .MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEADDRESSAL(MICOMPLETIONRAMWRITEADDRESSAL),
        .MICOMPLETIONRAMWRITEADDRESSAU(MICOMPLETIONRAMWRITEADDRESSAU),
        .MICOMPLETIONRAMWRITEADDRESSBL(MICOMPLETIONRAMWRITEADDRESSBL),
        .MICOMPLETIONRAMWRITEADDRESSBU(MICOMPLETIONRAMWRITEADDRESSBU),
        .MICOMPLETIONRAMWRITEDATA(MICOMPLETIONRAMWRITEDATA),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .pipe_userclk1_in(pipe_userclk1_in),
        .reset_sync1(reset_sync1));
  pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep replay_buffer
       (.MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in));
  pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req req_fifo
       (.MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in),
        .raddr0_i(raddr0_i),
        .raddr1_i(raddr1_i),
        .ren_i(ren_i),
        .waddr0_i(waddr0_i),
        .waddr1_i(waddr1_i));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_16k" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k
   (MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    MICOMPLETIONRAMREADADDRESSBU,
    MICOMPLETIONRAMWRITEADDRESSBU,
    MICOMPLETIONRAMWRITEDATA,
    MICOMPLETIONRAMREADADDRESSAU,
    MICOMPLETIONRAMWRITEADDRESSAU,
    MICOMPLETIONRAMREADADDRESSBL,
    MICOMPLETIONRAMWRITEADDRESSBL,
    MICOMPLETIONRAMREADADDRESSAL,
    MICOMPLETIONRAMWRITEADDRESSAL,
    MICOMPLETIONRAMREADENABLEL,
    MICOMPLETIONRAMWRITEENABLEL,
    reset_sync1,
    MICOMPLETIONRAMREADENABLEU,
    MICOMPLETIONRAMWRITEENABLEU);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MICOMPLETIONRAMREADADDRESSBU;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSBU;
  input [143:0]MICOMPLETIONRAMWRITEDATA;
  input [8:0]MICOMPLETIONRAMREADADDRESSAU;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSAU;
  input [8:0]MICOMPLETIONRAMREADADDRESSBL;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSBL;
  input [9:0]MICOMPLETIONRAMREADADDRESSAL;
  input [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  input [1:0]MICOMPLETIONRAMREADENABLEL;
  input [1:0]MICOMPLETIONRAMWRITEENABLEL;
  input reset_sync1;
  input [1:0]MICOMPLETIONRAMREADENABLEU;
  input [1:0]MICOMPLETIONRAMWRITEENABLEU;

  wire ENARDEN0;
  wire ENARDEN010_out;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAL;
  wire [8:0]MICOMPLETIONRAMREADADDRESSAU;
  wire [8:0]MICOMPLETIONRAMREADADDRESSBL;
  wire [8:0]MICOMPLETIONRAMREADADDRESSBU;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [1:0]MICOMPLETIONRAMREADENABLEL;
  wire [1:0]MICOMPLETIONRAMREADENABLEU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSAU;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSBL;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSBU;
  wire [143:0]MICOMPLETIONRAMWRITEDATA;
  wire [1:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [1:0]MICOMPLETIONRAMWRITEENABLEU;
  wire \SPEED_250MHz.RAMB36E1[0].u_fifo_i_1_n_0 ;
  wire \SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ;
  wire \SPEED_250MHz.RAMB36E1[1].u_fifo_i_1_n_0 ;
  wire \SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ;
  wire \SPEED_250MHz.raddr0_q_i_1_n_0 ;
  wire \SPEED_250MHz.raddr0_qq_i_1_n_0 ;
  wire WEBWE012_out;
  wire WEBWE07_out;
  wire [3:0]p_0_out;
  wire [31:0]p_10_out;
  wire [31:0]p_11_out;
  wire [3:0]p_13_out;
  wire [3:0]p_14_out;
  wire [31:0]p_15_out;
  wire [31:0]p_16_out;
  wire [3:0]p_1_out;
  wire [31:0]p_2_out;
  wire [31:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_5_out;
  wire [31:0]p_6_out;
  wire [31:0]p_7_out;
  wire [3:0]p_8_out;
  wire [3:0]p_9_out;
  wire pipe_userclk1_in;
  wire raddr0_q;
  wire raddr0_qq;
  wire reset_sync1;
  wire \NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_DBITERR_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_RDADDRECC_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_DBITERR_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_RDADDRECC_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_DBITERR_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_RDADDRECC_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_DBITERR_UNCONNECTED ;
  wire \NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_10
       (.I0(p_2_out[26]),
        .I1(raddr0_qq),
        .I2(p_10_out[26]),
        .O(MICOMPLETIONRAMREADDATA[137]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_100
       (.I0(p_6_out[10]),
        .I1(raddr0_qq),
        .I2(p_15_out[10]),
        .O(MICOMPLETIONRAMREADDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_101
       (.I0(p_6_out[9]),
        .I1(raddr0_qq),
        .I2(p_15_out[9]),
        .O(MICOMPLETIONRAMREADDATA[46]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_102
       (.I0(p_6_out[8]),
        .I1(raddr0_qq),
        .I2(p_15_out[8]),
        .O(MICOMPLETIONRAMREADDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_103
       (.I0(p_4_out[0]),
        .I1(raddr0_qq),
        .I2(p_13_out[0]),
        .O(MICOMPLETIONRAMREADDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_104
       (.I0(p_6_out[7]),
        .I1(raddr0_qq),
        .I2(p_15_out[7]),
        .O(MICOMPLETIONRAMREADDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_105
       (.I0(p_6_out[6]),
        .I1(raddr0_qq),
        .I2(p_15_out[6]),
        .O(MICOMPLETIONRAMREADDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_106
       (.I0(p_6_out[5]),
        .I1(raddr0_qq),
        .I2(p_15_out[5]),
        .O(MICOMPLETIONRAMREADDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_107
       (.I0(p_6_out[4]),
        .I1(raddr0_qq),
        .I2(p_15_out[4]),
        .O(MICOMPLETIONRAMREADDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_108
       (.I0(p_6_out[3]),
        .I1(raddr0_qq),
        .I2(p_15_out[3]),
        .O(MICOMPLETIONRAMREADDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_109
       (.I0(p_6_out[2]),
        .I1(raddr0_qq),
        .I2(p_15_out[2]),
        .O(MICOMPLETIONRAMREADDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_11
       (.I0(p_2_out[25]),
        .I1(raddr0_qq),
        .I2(p_10_out[25]),
        .O(MICOMPLETIONRAMREADDATA[136]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_110
       (.I0(p_6_out[1]),
        .I1(raddr0_qq),
        .I2(p_15_out[1]),
        .O(MICOMPLETIONRAMREADDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_111
       (.I0(p_6_out[0]),
        .I1(raddr0_qq),
        .I2(p_15_out[0]),
        .O(MICOMPLETIONRAMREADDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_112
       (.I0(p_5_out[3]),
        .I1(raddr0_qq),
        .I2(p_14_out[3]),
        .O(MICOMPLETIONRAMREADDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_113
       (.I0(p_7_out[31]),
        .I1(raddr0_qq),
        .I2(p_16_out[31]),
        .O(MICOMPLETIONRAMREADDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_114
       (.I0(p_7_out[30]),
        .I1(raddr0_qq),
        .I2(p_16_out[30]),
        .O(MICOMPLETIONRAMREADDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_115
       (.I0(p_7_out[29]),
        .I1(raddr0_qq),
        .I2(p_16_out[29]),
        .O(MICOMPLETIONRAMREADDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_116
       (.I0(p_7_out[28]),
        .I1(raddr0_qq),
        .I2(p_16_out[28]),
        .O(MICOMPLETIONRAMREADDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_117
       (.I0(p_7_out[27]),
        .I1(raddr0_qq),
        .I2(p_16_out[27]),
        .O(MICOMPLETIONRAMREADDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_118
       (.I0(p_7_out[26]),
        .I1(raddr0_qq),
        .I2(p_16_out[26]),
        .O(MICOMPLETIONRAMREADDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_119
       (.I0(p_7_out[25]),
        .I1(raddr0_qq),
        .I2(p_16_out[25]),
        .O(MICOMPLETIONRAMREADDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_12
       (.I0(p_2_out[24]),
        .I1(raddr0_qq),
        .I2(p_10_out[24]),
        .O(MICOMPLETIONRAMREADDATA[135]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_120
       (.I0(p_7_out[24]),
        .I1(raddr0_qq),
        .I2(p_16_out[24]),
        .O(MICOMPLETIONRAMREADDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_121
       (.I0(p_5_out[2]),
        .I1(raddr0_qq),
        .I2(p_14_out[2]),
        .O(MICOMPLETIONRAMREADDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_122
       (.I0(p_7_out[23]),
        .I1(raddr0_qq),
        .I2(p_16_out[23]),
        .O(MICOMPLETIONRAMREADDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_123
       (.I0(p_7_out[22]),
        .I1(raddr0_qq),
        .I2(p_16_out[22]),
        .O(MICOMPLETIONRAMREADDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_124
       (.I0(p_7_out[21]),
        .I1(raddr0_qq),
        .I2(p_16_out[21]),
        .O(MICOMPLETIONRAMREADDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_125
       (.I0(p_7_out[20]),
        .I1(raddr0_qq),
        .I2(p_16_out[20]),
        .O(MICOMPLETIONRAMREADDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_126
       (.I0(p_7_out[19]),
        .I1(raddr0_qq),
        .I2(p_16_out[19]),
        .O(MICOMPLETIONRAMREADDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_127
       (.I0(p_7_out[18]),
        .I1(raddr0_qq),
        .I2(p_16_out[18]),
        .O(MICOMPLETIONRAMREADDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_128
       (.I0(p_7_out[17]),
        .I1(raddr0_qq),
        .I2(p_16_out[17]),
        .O(MICOMPLETIONRAMREADDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_129
       (.I0(p_7_out[16]),
        .I1(raddr0_qq),
        .I2(p_16_out[16]),
        .O(MICOMPLETIONRAMREADDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_13
       (.I0(p_0_out[2]),
        .I1(raddr0_qq),
        .I2(p_8_out[2]),
        .O(MICOMPLETIONRAMREADDATA[134]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_130
       (.I0(p_5_out[1]),
        .I1(raddr0_qq),
        .I2(p_14_out[1]),
        .O(MICOMPLETIONRAMREADDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_131
       (.I0(p_7_out[15]),
        .I1(raddr0_qq),
        .I2(p_16_out[15]),
        .O(MICOMPLETIONRAMREADDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_132
       (.I0(p_7_out[14]),
        .I1(raddr0_qq),
        .I2(p_16_out[14]),
        .O(MICOMPLETIONRAMREADDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_133
       (.I0(p_7_out[13]),
        .I1(raddr0_qq),
        .I2(p_16_out[13]),
        .O(MICOMPLETIONRAMREADDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_134
       (.I0(p_7_out[12]),
        .I1(raddr0_qq),
        .I2(p_16_out[12]),
        .O(MICOMPLETIONRAMREADDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_135
       (.I0(p_7_out[11]),
        .I1(raddr0_qq),
        .I2(p_16_out[11]),
        .O(MICOMPLETIONRAMREADDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_136
       (.I0(p_7_out[10]),
        .I1(raddr0_qq),
        .I2(p_16_out[10]),
        .O(MICOMPLETIONRAMREADDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_137
       (.I0(p_7_out[9]),
        .I1(raddr0_qq),
        .I2(p_16_out[9]),
        .O(MICOMPLETIONRAMREADDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_138
       (.I0(p_7_out[8]),
        .I1(raddr0_qq),
        .I2(p_16_out[8]),
        .O(MICOMPLETIONRAMREADDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_139
       (.I0(p_5_out[0]),
        .I1(raddr0_qq),
        .I2(p_14_out[0]),
        .O(MICOMPLETIONRAMREADDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_14
       (.I0(p_2_out[23]),
        .I1(raddr0_qq),
        .I2(p_10_out[23]),
        .O(MICOMPLETIONRAMREADDATA[133]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_140
       (.I0(p_7_out[7]),
        .I1(raddr0_qq),
        .I2(p_16_out[7]),
        .O(MICOMPLETIONRAMREADDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_141
       (.I0(p_7_out[6]),
        .I1(raddr0_qq),
        .I2(p_16_out[6]),
        .O(MICOMPLETIONRAMREADDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_142
       (.I0(p_7_out[5]),
        .I1(raddr0_qq),
        .I2(p_16_out[5]),
        .O(MICOMPLETIONRAMREADDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_143
       (.I0(p_7_out[4]),
        .I1(raddr0_qq),
        .I2(p_16_out[4]),
        .O(MICOMPLETIONRAMREADDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_144
       (.I0(p_7_out[3]),
        .I1(raddr0_qq),
        .I2(p_16_out[3]),
        .O(MICOMPLETIONRAMREADDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_145
       (.I0(p_7_out[2]),
        .I1(raddr0_qq),
        .I2(p_16_out[2]),
        .O(MICOMPLETIONRAMREADDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_146
       (.I0(p_7_out[1]),
        .I1(raddr0_qq),
        .I2(p_16_out[1]),
        .O(MICOMPLETIONRAMREADDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_147
       (.I0(p_7_out[0]),
        .I1(raddr0_qq),
        .I2(p_16_out[0]),
        .O(MICOMPLETIONRAMREADDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_15
       (.I0(p_2_out[22]),
        .I1(raddr0_qq),
        .I2(p_10_out[22]),
        .O(MICOMPLETIONRAMREADDATA[132]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_16
       (.I0(p_2_out[21]),
        .I1(raddr0_qq),
        .I2(p_10_out[21]),
        .O(MICOMPLETIONRAMREADDATA[131]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_17
       (.I0(p_2_out[20]),
        .I1(raddr0_qq),
        .I2(p_10_out[20]),
        .O(MICOMPLETIONRAMREADDATA[130]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_18
       (.I0(p_2_out[19]),
        .I1(raddr0_qq),
        .I2(p_10_out[19]),
        .O(MICOMPLETIONRAMREADDATA[129]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_19
       (.I0(p_2_out[18]),
        .I1(raddr0_qq),
        .I2(p_10_out[18]),
        .O(MICOMPLETIONRAMREADDATA[128]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_20
       (.I0(p_2_out[17]),
        .I1(raddr0_qq),
        .I2(p_10_out[17]),
        .O(MICOMPLETIONRAMREADDATA[127]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_21
       (.I0(p_2_out[16]),
        .I1(raddr0_qq),
        .I2(p_10_out[16]),
        .O(MICOMPLETIONRAMREADDATA[126]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_22
       (.I0(p_0_out[1]),
        .I1(raddr0_qq),
        .I2(p_8_out[1]),
        .O(MICOMPLETIONRAMREADDATA[125]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_23
       (.I0(p_2_out[15]),
        .I1(raddr0_qq),
        .I2(p_10_out[15]),
        .O(MICOMPLETIONRAMREADDATA[124]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_24
       (.I0(p_2_out[14]),
        .I1(raddr0_qq),
        .I2(p_10_out[14]),
        .O(MICOMPLETIONRAMREADDATA[123]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_25
       (.I0(p_2_out[13]),
        .I1(raddr0_qq),
        .I2(p_10_out[13]),
        .O(MICOMPLETIONRAMREADDATA[122]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_26
       (.I0(p_2_out[12]),
        .I1(raddr0_qq),
        .I2(p_10_out[12]),
        .O(MICOMPLETIONRAMREADDATA[121]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_27
       (.I0(p_2_out[11]),
        .I1(raddr0_qq),
        .I2(p_10_out[11]),
        .O(MICOMPLETIONRAMREADDATA[120]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_28
       (.I0(p_2_out[10]),
        .I1(raddr0_qq),
        .I2(p_10_out[10]),
        .O(MICOMPLETIONRAMREADDATA[119]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_29
       (.I0(p_2_out[9]),
        .I1(raddr0_qq),
        .I2(p_10_out[9]),
        .O(MICOMPLETIONRAMREADDATA[118]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_30
       (.I0(p_2_out[8]),
        .I1(raddr0_qq),
        .I2(p_10_out[8]),
        .O(MICOMPLETIONRAMREADDATA[117]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_31
       (.I0(p_0_out[0]),
        .I1(raddr0_qq),
        .I2(p_8_out[0]),
        .O(MICOMPLETIONRAMREADDATA[116]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_32
       (.I0(p_2_out[7]),
        .I1(raddr0_qq),
        .I2(p_10_out[7]),
        .O(MICOMPLETIONRAMREADDATA[115]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_33
       (.I0(p_2_out[6]),
        .I1(raddr0_qq),
        .I2(p_10_out[6]),
        .O(MICOMPLETIONRAMREADDATA[114]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_34
       (.I0(p_2_out[5]),
        .I1(raddr0_qq),
        .I2(p_10_out[5]),
        .O(MICOMPLETIONRAMREADDATA[113]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_35
       (.I0(p_2_out[4]),
        .I1(raddr0_qq),
        .I2(p_10_out[4]),
        .O(MICOMPLETIONRAMREADDATA[112]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_36
       (.I0(p_2_out[3]),
        .I1(raddr0_qq),
        .I2(p_10_out[3]),
        .O(MICOMPLETIONRAMREADDATA[111]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_37
       (.I0(p_2_out[2]),
        .I1(raddr0_qq),
        .I2(p_10_out[2]),
        .O(MICOMPLETIONRAMREADDATA[110]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_38
       (.I0(p_2_out[1]),
        .I1(raddr0_qq),
        .I2(p_10_out[1]),
        .O(MICOMPLETIONRAMREADDATA[109]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_39
       (.I0(p_2_out[0]),
        .I1(raddr0_qq),
        .I2(p_10_out[0]),
        .O(MICOMPLETIONRAMREADDATA[108]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_4
       (.I0(p_0_out[3]),
        .I1(raddr0_qq),
        .I2(p_8_out[3]),
        .O(MICOMPLETIONRAMREADDATA[143]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_40
       (.I0(p_1_out[3]),
        .I1(raddr0_qq),
        .I2(p_9_out[3]),
        .O(MICOMPLETIONRAMREADDATA[107]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_41
       (.I0(p_3_out[31]),
        .I1(raddr0_qq),
        .I2(p_11_out[31]),
        .O(MICOMPLETIONRAMREADDATA[106]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_42
       (.I0(p_3_out[30]),
        .I1(raddr0_qq),
        .I2(p_11_out[30]),
        .O(MICOMPLETIONRAMREADDATA[105]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_43
       (.I0(p_3_out[29]),
        .I1(raddr0_qq),
        .I2(p_11_out[29]),
        .O(MICOMPLETIONRAMREADDATA[104]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_44
       (.I0(p_3_out[28]),
        .I1(raddr0_qq),
        .I2(p_11_out[28]),
        .O(MICOMPLETIONRAMREADDATA[103]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_45
       (.I0(p_3_out[27]),
        .I1(raddr0_qq),
        .I2(p_11_out[27]),
        .O(MICOMPLETIONRAMREADDATA[102]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_46
       (.I0(p_3_out[26]),
        .I1(raddr0_qq),
        .I2(p_11_out[26]),
        .O(MICOMPLETIONRAMREADDATA[101]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_47
       (.I0(p_3_out[25]),
        .I1(raddr0_qq),
        .I2(p_11_out[25]),
        .O(MICOMPLETIONRAMREADDATA[100]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_48
       (.I0(p_3_out[24]),
        .I1(raddr0_qq),
        .I2(p_11_out[24]),
        .O(MICOMPLETIONRAMREADDATA[99]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_49
       (.I0(p_1_out[2]),
        .I1(raddr0_qq),
        .I2(p_9_out[2]),
        .O(MICOMPLETIONRAMREADDATA[98]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_5
       (.I0(p_2_out[31]),
        .I1(raddr0_qq),
        .I2(p_10_out[31]),
        .O(MICOMPLETIONRAMREADDATA[142]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_50
       (.I0(p_3_out[23]),
        .I1(raddr0_qq),
        .I2(p_11_out[23]),
        .O(MICOMPLETIONRAMREADDATA[97]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_51
       (.I0(p_3_out[22]),
        .I1(raddr0_qq),
        .I2(p_11_out[22]),
        .O(MICOMPLETIONRAMREADDATA[96]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_52
       (.I0(p_3_out[21]),
        .I1(raddr0_qq),
        .I2(p_11_out[21]),
        .O(MICOMPLETIONRAMREADDATA[95]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_53
       (.I0(p_3_out[20]),
        .I1(raddr0_qq),
        .I2(p_11_out[20]),
        .O(MICOMPLETIONRAMREADDATA[94]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_54
       (.I0(p_3_out[19]),
        .I1(raddr0_qq),
        .I2(p_11_out[19]),
        .O(MICOMPLETIONRAMREADDATA[93]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_55
       (.I0(p_3_out[18]),
        .I1(raddr0_qq),
        .I2(p_11_out[18]),
        .O(MICOMPLETIONRAMREADDATA[92]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_56
       (.I0(p_3_out[17]),
        .I1(raddr0_qq),
        .I2(p_11_out[17]),
        .O(MICOMPLETIONRAMREADDATA[91]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_57
       (.I0(p_3_out[16]),
        .I1(raddr0_qq),
        .I2(p_11_out[16]),
        .O(MICOMPLETIONRAMREADDATA[90]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_58
       (.I0(p_1_out[1]),
        .I1(raddr0_qq),
        .I2(p_9_out[1]),
        .O(MICOMPLETIONRAMREADDATA[89]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_59
       (.I0(p_3_out[15]),
        .I1(raddr0_qq),
        .I2(p_11_out[15]),
        .O(MICOMPLETIONRAMREADDATA[88]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_6
       (.I0(p_2_out[30]),
        .I1(raddr0_qq),
        .I2(p_10_out[30]),
        .O(MICOMPLETIONRAMREADDATA[141]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_60
       (.I0(p_3_out[14]),
        .I1(raddr0_qq),
        .I2(p_11_out[14]),
        .O(MICOMPLETIONRAMREADDATA[87]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_61
       (.I0(p_3_out[13]),
        .I1(raddr0_qq),
        .I2(p_11_out[13]),
        .O(MICOMPLETIONRAMREADDATA[86]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_62
       (.I0(p_3_out[12]),
        .I1(raddr0_qq),
        .I2(p_11_out[12]),
        .O(MICOMPLETIONRAMREADDATA[85]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_63
       (.I0(p_3_out[11]),
        .I1(raddr0_qq),
        .I2(p_11_out[11]),
        .O(MICOMPLETIONRAMREADDATA[84]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_64
       (.I0(p_3_out[10]),
        .I1(raddr0_qq),
        .I2(p_11_out[10]),
        .O(MICOMPLETIONRAMREADDATA[83]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_65
       (.I0(p_3_out[9]),
        .I1(raddr0_qq),
        .I2(p_11_out[9]),
        .O(MICOMPLETIONRAMREADDATA[82]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_66
       (.I0(p_3_out[8]),
        .I1(raddr0_qq),
        .I2(p_11_out[8]),
        .O(MICOMPLETIONRAMREADDATA[81]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_67
       (.I0(p_1_out[0]),
        .I1(raddr0_qq),
        .I2(p_9_out[0]),
        .O(MICOMPLETIONRAMREADDATA[80]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_68
       (.I0(p_3_out[7]),
        .I1(raddr0_qq),
        .I2(p_11_out[7]),
        .O(MICOMPLETIONRAMREADDATA[79]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_69
       (.I0(p_3_out[6]),
        .I1(raddr0_qq),
        .I2(p_11_out[6]),
        .O(MICOMPLETIONRAMREADDATA[78]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_7
       (.I0(p_2_out[29]),
        .I1(raddr0_qq),
        .I2(p_10_out[29]),
        .O(MICOMPLETIONRAMREADDATA[140]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_70
       (.I0(p_3_out[5]),
        .I1(raddr0_qq),
        .I2(p_11_out[5]),
        .O(MICOMPLETIONRAMREADDATA[77]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_71
       (.I0(p_3_out[4]),
        .I1(raddr0_qq),
        .I2(p_11_out[4]),
        .O(MICOMPLETIONRAMREADDATA[76]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_72
       (.I0(p_3_out[3]),
        .I1(raddr0_qq),
        .I2(p_11_out[3]),
        .O(MICOMPLETIONRAMREADDATA[75]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_73
       (.I0(p_3_out[2]),
        .I1(raddr0_qq),
        .I2(p_11_out[2]),
        .O(MICOMPLETIONRAMREADDATA[74]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_74
       (.I0(p_3_out[1]),
        .I1(raddr0_qq),
        .I2(p_11_out[1]),
        .O(MICOMPLETIONRAMREADDATA[73]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_75
       (.I0(p_3_out[0]),
        .I1(raddr0_qq),
        .I2(p_11_out[0]),
        .O(MICOMPLETIONRAMREADDATA[72]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_76
       (.I0(p_4_out[3]),
        .I1(raddr0_qq),
        .I2(p_13_out[3]),
        .O(MICOMPLETIONRAMREADDATA[71]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_77
       (.I0(p_6_out[31]),
        .I1(raddr0_qq),
        .I2(p_15_out[31]),
        .O(MICOMPLETIONRAMREADDATA[70]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_78
       (.I0(p_6_out[30]),
        .I1(raddr0_qq),
        .I2(p_15_out[30]),
        .O(MICOMPLETIONRAMREADDATA[69]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_79
       (.I0(p_6_out[29]),
        .I1(raddr0_qq),
        .I2(p_15_out[29]),
        .O(MICOMPLETIONRAMREADDATA[68]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_8
       (.I0(p_2_out[28]),
        .I1(raddr0_qq),
        .I2(p_10_out[28]),
        .O(MICOMPLETIONRAMREADDATA[139]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_80
       (.I0(p_6_out[28]),
        .I1(raddr0_qq),
        .I2(p_15_out[28]),
        .O(MICOMPLETIONRAMREADDATA[67]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_81
       (.I0(p_6_out[27]),
        .I1(raddr0_qq),
        .I2(p_15_out[27]),
        .O(MICOMPLETIONRAMREADDATA[66]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_82
       (.I0(p_6_out[26]),
        .I1(raddr0_qq),
        .I2(p_15_out[26]),
        .O(MICOMPLETIONRAMREADDATA[65]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_83
       (.I0(p_6_out[25]),
        .I1(raddr0_qq),
        .I2(p_15_out[25]),
        .O(MICOMPLETIONRAMREADDATA[64]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_84
       (.I0(p_6_out[24]),
        .I1(raddr0_qq),
        .I2(p_15_out[24]),
        .O(MICOMPLETIONRAMREADDATA[63]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_85
       (.I0(p_4_out[2]),
        .I1(raddr0_qq),
        .I2(p_13_out[2]),
        .O(MICOMPLETIONRAMREADDATA[62]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_86
       (.I0(p_6_out[23]),
        .I1(raddr0_qq),
        .I2(p_15_out[23]),
        .O(MICOMPLETIONRAMREADDATA[61]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_87
       (.I0(p_6_out[22]),
        .I1(raddr0_qq),
        .I2(p_15_out[22]),
        .O(MICOMPLETIONRAMREADDATA[60]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_88
       (.I0(p_6_out[21]),
        .I1(raddr0_qq),
        .I2(p_15_out[21]),
        .O(MICOMPLETIONRAMREADDATA[59]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_89
       (.I0(p_6_out[20]),
        .I1(raddr0_qq),
        .I2(p_15_out[20]),
        .O(MICOMPLETIONRAMREADDATA[58]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_9
       (.I0(p_2_out[27]),
        .I1(raddr0_qq),
        .I2(p_10_out[27]),
        .O(MICOMPLETIONRAMREADDATA[138]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_90
       (.I0(p_6_out[19]),
        .I1(raddr0_qq),
        .I2(p_15_out[19]),
        .O(MICOMPLETIONRAMREADDATA[57]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_91
       (.I0(p_6_out[18]),
        .I1(raddr0_qq),
        .I2(p_15_out[18]),
        .O(MICOMPLETIONRAMREADDATA[56]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_92
       (.I0(p_6_out[17]),
        .I1(raddr0_qq),
        .I2(p_15_out[17]),
        .O(MICOMPLETIONRAMREADDATA[55]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_93
       (.I0(p_6_out[16]),
        .I1(raddr0_qq),
        .I2(p_15_out[16]),
        .O(MICOMPLETIONRAMREADDATA[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_94
       (.I0(p_4_out[1]),
        .I1(raddr0_qq),
        .I2(p_13_out[1]),
        .O(MICOMPLETIONRAMREADDATA[53]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_95
       (.I0(p_6_out[15]),
        .I1(raddr0_qq),
        .I2(p_15_out[15]),
        .O(MICOMPLETIONRAMREADDATA[52]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_96
       (.I0(p_6_out[14]),
        .I1(raddr0_qq),
        .I2(p_15_out[14]),
        .O(MICOMPLETIONRAMREADDATA[51]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_97
       (.I0(p_6_out[13]),
        .I1(raddr0_qq),
        .I2(p_15_out[13]),
        .O(MICOMPLETIONRAMREADDATA[50]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_98
       (.I0(p_6_out[12]),
        .I1(raddr0_qq),
        .I2(p_15_out[12]),
        .O(MICOMPLETIONRAMREADDATA[49]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_99
       (.I0(p_6_out[11]),
        .I1(raddr0_qq),
        .I2(p_15_out[11]),
        .O(MICOMPLETIONRAMREADDATA[48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \SPEED_250MHz.RAMB36E1[0].u_fifo 
       (.ADDRARDADDR({1'b1,MICOMPLETIONRAMREADADDRESSBU,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MICOMPLETIONRAMWRITEADDRESSBU,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_DBITERR_UNCONNECTED ),
        .DIADI({MICOMPLETIONRAMWRITEDATA[34:27],MICOMPLETIONRAMWRITEDATA[25:18],MICOMPLETIONRAMWRITEDATA[16:9],MICOMPLETIONRAMWRITEDATA[7:0]}),
        .DIBDI({MICOMPLETIONRAMWRITEDATA[70:63],MICOMPLETIONRAMWRITEDATA[61:54],MICOMPLETIONRAMWRITEDATA[52:45],MICOMPLETIONRAMWRITEDATA[43:36]}),
        .DIPADIP({MICOMPLETIONRAMWRITEDATA[35],MICOMPLETIONRAMWRITEDATA[26],MICOMPLETIONRAMWRITEDATA[17],MICOMPLETIONRAMWRITEDATA[8]}),
        .DIPBDIP({MICOMPLETIONRAMWRITEDATA[71],MICOMPLETIONRAMWRITEDATA[62],MICOMPLETIONRAMWRITEDATA[53],MICOMPLETIONRAMWRITEDATA[44]}),
        .DOADO(p_16_out),
        .DOBDO(p_15_out),
        .DOPADOP(p_14_out),
        .DOPBDOP(p_13_out),
        .ECCPARITY(\NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\SPEED_250MHz.RAMB36E1[0].u_fifo_i_1_n_0 ),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_SPEED_250MHz.RAMB36E1[0].u_fifo_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \SPEED_250MHz.RAMB36E1[0].u_fifo_i_1 
       (.I0(MICOMPLETIONRAMREADENABLEL[0]),
        .I1(MICOMPLETIONRAMREADADDRESSAL[9]),
        .O(\SPEED_250MHz.RAMB36E1[0].u_fifo_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SPEED_250MHz.RAMB36E1[0].u_fifo_i_2 
       (.I0(MICOMPLETIONRAMWRITEENABLEL[0]),
        .I1(MICOMPLETIONRAMWRITEADDRESSAL[9]),
        .O(\SPEED_250MHz.RAMB36E1[0].u_fifo_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \SPEED_250MHz.RAMB36E1[1].u_fifo 
       (.ADDRARDADDR({1'b1,MICOMPLETIONRAMREADADDRESSAU,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MICOMPLETIONRAMWRITEADDRESSAU,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_DBITERR_UNCONNECTED ),
        .DIADI({MICOMPLETIONRAMWRITEDATA[106:99],MICOMPLETIONRAMWRITEDATA[97:90],MICOMPLETIONRAMWRITEDATA[88:81],MICOMPLETIONRAMWRITEDATA[79:72]}),
        .DIBDI({MICOMPLETIONRAMWRITEDATA[142:135],MICOMPLETIONRAMWRITEDATA[133:126],MICOMPLETIONRAMWRITEDATA[124:117],MICOMPLETIONRAMWRITEDATA[115:108]}),
        .DIPADIP({MICOMPLETIONRAMWRITEDATA[107],MICOMPLETIONRAMWRITEDATA[98],MICOMPLETIONRAMWRITEDATA[89],MICOMPLETIONRAMWRITEDATA[80]}),
        .DIPBDIP({MICOMPLETIONRAMWRITEDATA[143],MICOMPLETIONRAMWRITEDATA[134],MICOMPLETIONRAMWRITEDATA[125],MICOMPLETIONRAMWRITEDATA[116]}),
        .DOADO(p_11_out),
        .DOBDO(p_10_out),
        .DOPADOP(p_9_out),
        .DOPBDOP(p_8_out),
        .ECCPARITY(\NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\SPEED_250MHz.RAMB36E1[1].u_fifo_i_1_n_0 ),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_SPEED_250MHz.RAMB36E1[1].u_fifo_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ,\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \SPEED_250MHz.RAMB36E1[1].u_fifo_i_1 
       (.I0(MICOMPLETIONRAMREADENABLEL[1]),
        .I1(MICOMPLETIONRAMREADADDRESSAL[9]),
        .O(\SPEED_250MHz.RAMB36E1[1].u_fifo_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SPEED_250MHz.RAMB36E1[1].u_fifo_i_2 
       (.I0(MICOMPLETIONRAMWRITEENABLEL[1]),
        .I1(MICOMPLETIONRAMWRITEADDRESSAL[9]),
        .O(\SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \SPEED_250MHz.RAMB36E1[2].u_fifo 
       (.ADDRARDADDR({1'b1,MICOMPLETIONRAMREADADDRESSBL,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MICOMPLETIONRAMWRITEADDRESSBL,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_DBITERR_UNCONNECTED ),
        .DIADI({MICOMPLETIONRAMWRITEDATA[34:27],MICOMPLETIONRAMWRITEDATA[25:18],MICOMPLETIONRAMWRITEDATA[16:9],MICOMPLETIONRAMWRITEDATA[7:0]}),
        .DIBDI({MICOMPLETIONRAMWRITEDATA[70:63],MICOMPLETIONRAMWRITEDATA[61:54],MICOMPLETIONRAMWRITEDATA[52:45],MICOMPLETIONRAMWRITEDATA[43:36]}),
        .DIPADIP({MICOMPLETIONRAMWRITEDATA[35],MICOMPLETIONRAMWRITEDATA[26],MICOMPLETIONRAMWRITEDATA[17],MICOMPLETIONRAMWRITEDATA[8]}),
        .DIPBDIP({MICOMPLETIONRAMWRITEDATA[71],MICOMPLETIONRAMWRITEDATA[62],MICOMPLETIONRAMWRITEDATA[53],MICOMPLETIONRAMWRITEDATA[44]}),
        .DOADO(p_7_out),
        .DOBDO(p_6_out),
        .DOPADOP(p_5_out),
        .DOPBDOP(p_4_out),
        .ECCPARITY(\NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENARDEN010_out),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_SPEED_250MHz.RAMB36E1[2].u_fifo_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE07_out,WEBWE07_out,WEBWE07_out,WEBWE07_out,WEBWE07_out,WEBWE07_out,WEBWE07_out,WEBWE07_out}));
  LUT2 #(
    .INIT(4'h8)) 
    \SPEED_250MHz.RAMB36E1[2].u_fifo_i_1 
       (.I0(MICOMPLETIONRAMREADADDRESSAL[9]),
        .I1(MICOMPLETIONRAMREADENABLEU[0]),
        .O(ENARDEN010_out));
  LUT2 #(
    .INIT(4'h8)) 
    \SPEED_250MHz.RAMB36E1[2].u_fifo_i_2 
       (.I0(MICOMPLETIONRAMWRITEADDRESSAL[9]),
        .I1(MICOMPLETIONRAMWRITEENABLEU[0]),
        .O(WEBWE07_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \SPEED_250MHz.RAMB36E1[3].u_fifo 
       (.ADDRARDADDR({1'b1,MICOMPLETIONRAMREADADDRESSAL[8:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MICOMPLETIONRAMWRITEADDRESSAL[8:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_DBITERR_UNCONNECTED ),
        .DIADI({MICOMPLETIONRAMWRITEDATA[106:99],MICOMPLETIONRAMWRITEDATA[97:90],MICOMPLETIONRAMWRITEDATA[88:81],MICOMPLETIONRAMWRITEDATA[79:72]}),
        .DIBDI({MICOMPLETIONRAMWRITEDATA[142:135],MICOMPLETIONRAMWRITEDATA[133:126],MICOMPLETIONRAMWRITEDATA[124:117],MICOMPLETIONRAMWRITEDATA[115:108]}),
        .DIPADIP({MICOMPLETIONRAMWRITEDATA[107],MICOMPLETIONRAMWRITEDATA[98],MICOMPLETIONRAMWRITEDATA[89],MICOMPLETIONRAMWRITEDATA[80]}),
        .DIPBDIP({MICOMPLETIONRAMWRITEDATA[143],MICOMPLETIONRAMWRITEDATA[134],MICOMPLETIONRAMWRITEDATA[125],MICOMPLETIONRAMWRITEDATA[116]}),
        .DOADO(p_3_out),
        .DOBDO(p_2_out),
        .DOPADOP(p_1_out),
        .DOPBDOP(p_0_out),
        .ECCPARITY(\NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENARDEN0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_SPEED_250MHz.RAMB36E1[3].u_fifo_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE012_out,WEBWE012_out,WEBWE012_out,WEBWE012_out,WEBWE012_out,WEBWE012_out,WEBWE012_out,WEBWE012_out}));
  LUT2 #(
    .INIT(4'h8)) 
    \SPEED_250MHz.RAMB36E1[3].u_fifo_i_1 
       (.I0(MICOMPLETIONRAMREADADDRESSAL[9]),
        .I1(MICOMPLETIONRAMREADENABLEU[1]),
        .O(ENARDEN0));
  LUT2 #(
    .INIT(4'h8)) 
    \SPEED_250MHz.RAMB36E1[3].u_fifo_i_2 
       (.I0(MICOMPLETIONRAMWRITEADDRESSAL[9]),
        .I1(MICOMPLETIONRAMWRITEENABLEU[1]),
        .O(WEBWE012_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SPEED_250MHz.raddr0_q_i_1 
       (.I0(MICOMPLETIONRAMREADADDRESSAL[9]),
        .I1(reset_sync1),
        .O(\SPEED_250MHz.raddr0_q_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SPEED_250MHz.raddr0_q_reg 
       (.C(pipe_userclk1_in),
        .CE(1'b1),
        .D(\SPEED_250MHz.raddr0_q_i_1_n_0 ),
        .Q(raddr0_q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SPEED_250MHz.raddr0_qq_i_1 
       (.I0(raddr0_q),
        .I1(reset_sync1),
        .O(\SPEED_250MHz.raddr0_qq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \SPEED_250MHz.raddr0_qq_reg 
       (.C(pipe_userclk1_in),
        .CE(1'b1),
        .D(\SPEED_250MHz.raddr0_qq_i_1_n_0 ),
        .Q(raddr0_qq),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_8k" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k
   (MIREQUESTRAMREADDATA,
    pipe_userclk1_in,
    ren_i,
    raddr0_i,
    waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    raddr1_i,
    waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input pipe_userclk1_in;
  input [3:0]ren_i;
  input [8:0]raddr0_i;
  input [8:0]waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]raddr1_i;
  input [8:0]waddr1_i;

  wire [143:0]MIREQUESTRAMREADDATA;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire pipe_userclk1_in;
  wire [8:0]raddr0_i;
  wire [8:0]raddr1_i;
  wire [3:0]ren_i;
  wire [8:0]waddr0_i;
  wire [8:0]waddr1_i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E1[0].u_fifo 
       (.ADDRARDADDR({raddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({waddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[16:9],MIREQUESTRAMWRITEDATA[7:0]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[34:27],MIREQUESTRAMWRITEDATA[25:18]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[17],MIREQUESTRAMWRITEDATA[8]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[35],MIREQUESTRAMWRITEDATA[26]}),
        .DOADO({MIREQUESTRAMREADDATA[16:9],MIREQUESTRAMREADDATA[7:0]}),
        .DOBDO({MIREQUESTRAMREADDATA[34:27],MIREQUESTRAMREADDATA[25:18]}),
        .DOPADOP({MIREQUESTRAMREADDATA[17],MIREQUESTRAMREADDATA[8]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[35],MIREQUESTRAMREADDATA[26]}),
        .ENARDEN(ren_i[0]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E1[1].u_fifo 
       (.ADDRARDADDR({raddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({waddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[52:45],MIREQUESTRAMWRITEDATA[43:36]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[70:63],MIREQUESTRAMWRITEDATA[61:54]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[53],MIREQUESTRAMWRITEDATA[44]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[71],MIREQUESTRAMWRITEDATA[62]}),
        .DOADO({MIREQUESTRAMREADDATA[52:45],MIREQUESTRAMREADDATA[43:36]}),
        .DOBDO({MIREQUESTRAMREADDATA[70:63],MIREQUESTRAMREADDATA[61:54]}),
        .DOPADOP({MIREQUESTRAMREADDATA[53],MIREQUESTRAMREADDATA[44]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[71],MIREQUESTRAMREADDATA[62]}),
        .ENARDEN(ren_i[1]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E1[2].u_fifo 
       (.ADDRARDADDR({raddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({waddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[88:81],MIREQUESTRAMWRITEDATA[79:72]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[106:99],MIREQUESTRAMWRITEDATA[97:90]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[89],MIREQUESTRAMWRITEDATA[80]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[107],MIREQUESTRAMWRITEDATA[98]}),
        .DOADO({MIREQUESTRAMREADDATA[88:81],MIREQUESTRAMREADDATA[79:72]}),
        .DOBDO({MIREQUESTRAMREADDATA[106:99],MIREQUESTRAMREADDATA[97:90]}),
        .DOPADOP({MIREQUESTRAMREADDATA[89],MIREQUESTRAMREADDATA[80]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[107],MIREQUESTRAMREADDATA[98]}),
        .ENARDEN(ren_i[2]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E1[3].u_fifo 
       (.ADDRARDADDR({raddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({waddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[124:117],MIREQUESTRAMWRITEDATA[115:108]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[142:135],MIREQUESTRAMWRITEDATA[133:126]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[125],MIREQUESTRAMWRITEDATA[116]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[143],MIREQUESTRAMWRITEDATA[134]}),
        .DOADO({MIREQUESTRAMREADDATA[124:117],MIREQUESTRAMREADDATA[115:108]}),
        .DOBDO({MIREQUESTRAMREADDATA[142:135],MIREQUESTRAMREADDATA[133:126]}),
        .DOPADOP({MIREQUESTRAMREADDATA[125],MIREQUESTRAMREADDATA[116]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[143],MIREQUESTRAMREADDATA[134]}),
        .ENARDEN(ren_i[3]),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3]}));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_cpl" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_cpl
   (MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    MICOMPLETIONRAMREADADDRESSBU,
    MICOMPLETIONRAMWRITEADDRESSBU,
    MICOMPLETIONRAMWRITEDATA,
    MICOMPLETIONRAMREADADDRESSAU,
    MICOMPLETIONRAMWRITEADDRESSAU,
    MICOMPLETIONRAMREADADDRESSBL,
    MICOMPLETIONRAMWRITEADDRESSBL,
    MICOMPLETIONRAMREADADDRESSAL,
    MICOMPLETIONRAMWRITEADDRESSAL,
    MICOMPLETIONRAMREADENABLEL,
    MICOMPLETIONRAMWRITEENABLEL,
    reset_sync1,
    MICOMPLETIONRAMREADENABLEU,
    MICOMPLETIONRAMWRITEENABLEU);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MICOMPLETIONRAMREADADDRESSBU;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSBU;
  input [143:0]MICOMPLETIONRAMWRITEDATA;
  input [8:0]MICOMPLETIONRAMREADADDRESSAU;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSAU;
  input [8:0]MICOMPLETIONRAMREADADDRESSBL;
  input [8:0]MICOMPLETIONRAMWRITEADDRESSBL;
  input [9:0]MICOMPLETIONRAMREADADDRESSAL;
  input [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  input [1:0]MICOMPLETIONRAMREADENABLEL;
  input [1:0]MICOMPLETIONRAMWRITEENABLEL;
  input reset_sync1;
  input [1:0]MICOMPLETIONRAMREADENABLEU;
  input [1:0]MICOMPLETIONRAMWRITEENABLEU;

  wire [9:0]MICOMPLETIONRAMREADADDRESSAL;
  wire [8:0]MICOMPLETIONRAMREADADDRESSAU;
  wire [8:0]MICOMPLETIONRAMREADADDRESSBL;
  wire [8:0]MICOMPLETIONRAMREADADDRESSBU;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [1:0]MICOMPLETIONRAMREADENABLEL;
  wire [1:0]MICOMPLETIONRAMREADENABLEU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSAU;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSBL;
  wire [8:0]MICOMPLETIONRAMWRITEADDRESSBU;
  wire [143:0]MICOMPLETIONRAMWRITEDATA;
  wire [1:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [1:0]MICOMPLETIONRAMWRITEENABLEU;
  wire pipe_userclk1_in;
  wire reset_sync1;

  pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_16k \genblk1.CPL_FIFO_16KB.U0 
       (.MICOMPLETIONRAMREADADDRESSAL(MICOMPLETIONRAMREADADDRESSAL),
        .MICOMPLETIONRAMREADADDRESSAU(MICOMPLETIONRAMREADADDRESSAU),
        .MICOMPLETIONRAMREADADDRESSBL(MICOMPLETIONRAMREADADDRESSBL),
        .MICOMPLETIONRAMREADADDRESSBU(MICOMPLETIONRAMREADADDRESSBU),
        .MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEADDRESSAL(MICOMPLETIONRAMWRITEADDRESSAL),
        .MICOMPLETIONRAMWRITEADDRESSAU(MICOMPLETIONRAMWRITEADDRESSAU),
        .MICOMPLETIONRAMWRITEADDRESSBL(MICOMPLETIONRAMWRITEADDRESSBL),
        .MICOMPLETIONRAMWRITEADDRESSBU(MICOMPLETIONRAMWRITEADDRESSBU),
        .MICOMPLETIONRAMWRITEDATA(MICOMPLETIONRAMWRITEDATA),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .pipe_userclk1_in(pipe_userclk1_in),
        .reset_sync1(reset_sync1));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_rep" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep
   (MIREPLAYRAMREADDATA,
    pipe_userclk1_in,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire pipe_userclk1_in;

  pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k U0
       (.MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_rep_8k" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_rep_8k
   (MIREPLAYRAMREADDATA,
    pipe_userclk1_in,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire pipe_userclk1_in;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \RAMB36E1[0].u_buffer 
       (.ADDRARDADDR({1'b1,MIREPLAYRAMADDRESS,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MIREPLAYRAMADDRESS,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(\NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED ),
        .CASCADEINB(\NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED ),
        .CASCADEOUTA(\NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED ),
        .DIADI({MIREPLAYRAMWRITEDATA[34:27],MIREPLAYRAMWRITEDATA[25:18],MIREPLAYRAMWRITEDATA[16:9],MIREPLAYRAMWRITEDATA[7:0]}),
        .DIBDI({MIREPLAYRAMWRITEDATA[70:63],MIREPLAYRAMWRITEDATA[61:54],MIREPLAYRAMWRITEDATA[52:45],MIREPLAYRAMWRITEDATA[43:36]}),
        .DIPADIP({MIREPLAYRAMWRITEDATA[35],MIREPLAYRAMWRITEDATA[26],MIREPLAYRAMWRITEDATA[17],MIREPLAYRAMWRITEDATA[8]}),
        .DIPBDIP({MIREPLAYRAMWRITEDATA[71],MIREPLAYRAMWRITEDATA[62],MIREPLAYRAMWRITEDATA[53],MIREPLAYRAMWRITEDATA[44]}),
        .DOADO({MIREPLAYRAMREADDATA[34:27],MIREPLAYRAMREADDATA[25:18],MIREPLAYRAMREADDATA[16:9],MIREPLAYRAMREADDATA[7:0]}),
        .DOBDO({MIREPLAYRAMREADDATA[70:63],MIREPLAYRAMREADDATA[61:54],MIREPLAYRAMREADDATA[52:45],MIREPLAYRAMREADDATA[43:36]}),
        .DOPADOP({MIREPLAYRAMREADDATA[35],MIREPLAYRAMREADDATA[26],MIREPLAYRAMREADDATA[17],MIREPLAYRAMREADDATA[8]}),
        .DOPBDOP({MIREPLAYRAMREADDATA[71],MIREPLAYRAMREADDATA[62],MIREPLAYRAMREADDATA[53],MIREPLAYRAMREADDATA[44]}),
        .ECCPARITY(\NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED ),
        .WEA({MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \RAMB36E1[1].u_buffer 
       (.ADDRARDADDR({1'b1,MIREPLAYRAMADDRESS,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,MIREPLAYRAMADDRESS,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(\NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED ),
        .CASCADEINB(\NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED ),
        .CASCADEOUTA(\NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED ),
        .DIADI({MIREPLAYRAMWRITEDATA[106:99],MIREPLAYRAMWRITEDATA[97:90],MIREPLAYRAMWRITEDATA[88:81],MIREPLAYRAMWRITEDATA[79:72]}),
        .DIBDI({MIREPLAYRAMWRITEDATA[142:135],MIREPLAYRAMWRITEDATA[133:126],MIREPLAYRAMWRITEDATA[124:117],MIREPLAYRAMWRITEDATA[115:108]}),
        .DIPADIP({MIREPLAYRAMWRITEDATA[107],MIREPLAYRAMWRITEDATA[98],MIREPLAYRAMWRITEDATA[89],MIREPLAYRAMWRITEDATA[80]}),
        .DIPBDIP({MIREPLAYRAMWRITEDATA[143],MIREPLAYRAMWRITEDATA[134],MIREPLAYRAMWRITEDATA[125],MIREPLAYRAMWRITEDATA[116]}),
        .DOADO({MIREPLAYRAMREADDATA[106:99],MIREPLAYRAMREADDATA[97:90],MIREPLAYRAMREADDATA[88:81],MIREPLAYRAMREADDATA[79:72]}),
        .DOBDO({MIREPLAYRAMREADDATA[142:135],MIREPLAYRAMREADDATA[133:126],MIREPLAYRAMREADDATA[124:117],MIREPLAYRAMREADDATA[115:108]}),
        .DOPADOP({MIREPLAYRAMREADDATA[107],MIREPLAYRAMREADDATA[98],MIREPLAYRAMREADDATA[89],MIREPLAYRAMREADDATA[80]}),
        .DOPBDOP({MIREPLAYRAMREADDATA[143],MIREPLAYRAMREADDATA[134],MIREPLAYRAMREADDATA[125],MIREPLAYRAMREADDATA[116]}),
        .ECCPARITY(\NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED ),
        .WEA({MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_bram_7vx_req" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_req
   (MIREQUESTRAMREADDATA,
    pipe_userclk1_in,
    ren_i,
    raddr0_i,
    waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    raddr1_i,
    waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input pipe_userclk1_in;
  input [3:0]ren_i;
  input [8:0]raddr0_i;
  input [8:0]waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]raddr1_i;
  input [8:0]waddr1_i;

  wire [143:0]MIREQUESTRAMREADDATA;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire pipe_userclk1_in;
  wire [8:0]raddr0_i;
  wire [8:0]raddr1_i;
  wire [3:0]ren_i;
  wire [8:0]waddr0_i;
  wire [8:0]waddr1_i;

  pcie3_7x_0_pcie3_7x_0_pcie_bram_7vx_8k U0
       (.MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in),
        .raddr0_i(raddr0_i),
        .raddr1_i(raddr1_i),
        .ren_i(ren_i),
        .waddr0_i(waddr0_i),
        .waddr1_i(waddr1_i));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_force_adapt" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_force_adapt
   (PIPERX1DATA,
    \eq_state_reg[1]_0 ,
    PIPERX0DATA,
    in0,
    pipe_pclk_in,
    pipe_userclk2_in,
    cfg_current_speed,
    D,
    pipe_rx0_eq_adapt_done,
    PIPETXRATE,
    pipe_rx0_elec_idle,
    PIPERX0EQCONTROL,
    RXDATA);
  output [0:0]PIPERX1DATA;
  output [1:0]\eq_state_reg[1]_0 ;
  output [31:0]PIPERX0DATA;
  input [5:0]in0;
  input pipe_pclk_in;
  input pipe_userclk2_in;
  input [0:0]cfg_current_speed;
  input [0:0]D;
  input pipe_rx0_eq_adapt_done;
  input [0:0]PIPETXRATE;
  input pipe_rx0_elec_idle;
  input [1:0]PIPERX0EQCONTROL;
  input [31:0]RXDATA;

  wire [0:0]D;
  wire [31:0]PIPERX0DATA;
  wire [1:0]PIPERX0EQCONTROL;
  wire [0:0]PIPERX1DATA;
  wire [0:0]PIPETXRATE;
  wire [31:0]RXDATA;
  wire [0:0]cfg_current_speed;
  wire cfg_loopback;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cfg_loopback_reg0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cfg_loopback_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cfg_loopback_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]cfg_ltssm_state_reg;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]cfg_ltssm_state_reg0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]cfg_ltssm_state_reg1;
  wire [3:0]eq_state;
  wire eq_state16_out;
  wire \eq_state[0]_i_2_n_0 ;
  wire \eq_state[3]_i_1_n_0 ;
  wire [1:0]\eq_state_reg[1]_0 ;
  wire gen3_flag;
  wire gen3_flag0;
  wire gen3_flag_i_1_n_0;
  wire gen3_flag_i_3_n_0;
  wire [5:0]in0;
  wire \loopback.cfg_loopback_reg0 ;
  wire [3:0]p_1_in__0;
  wire pipe_pclk_in;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_userclk2_in;
  wire speed_change;
  wire speed_change_i_1_n_0;
  wire speed_change_i_2_n_0;
  wire speed_change_i_3_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire speed_change_reg0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire speed_change_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire speed_change_reg2;

  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_165
       (.I0(RXDATA[31]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[31]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_166
       (.I0(RXDATA[30]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[30]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_167
       (.I0(RXDATA[29]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[29]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_168
       (.I0(RXDATA[28]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[28]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_169
       (.I0(RXDATA[27]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[27]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_170
       (.I0(RXDATA[26]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[26]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_171
       (.I0(RXDATA[25]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[25]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_172
       (.I0(RXDATA[24]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[24]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_173
       (.I0(RXDATA[23]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[23]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_174
       (.I0(RXDATA[22]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[22]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_175
       (.I0(RXDATA[21]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_176
       (.I0(RXDATA[20]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[20]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_177
       (.I0(RXDATA[19]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[19]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_178
       (.I0(RXDATA[18]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[18]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_179
       (.I0(RXDATA[17]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[17]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_180
       (.I0(RXDATA[16]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[16]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_181
       (.I0(RXDATA[15]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[15]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_182
       (.I0(RXDATA[14]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[14]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_183
       (.I0(RXDATA[13]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[13]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_184
       (.I0(RXDATA[12]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[12]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_185
       (.I0(RXDATA[11]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[11]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_186
       (.I0(RXDATA[10]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[10]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_187
       (.I0(RXDATA[9]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[9]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_188
       (.I0(RXDATA[8]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[8]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_189
       (.I0(RXDATA[7]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[7]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_190
       (.I0(RXDATA[6]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[6]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_191
       (.I0(RXDATA[5]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[5]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_192
       (.I0(RXDATA[4]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[4]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_193
       (.I0(RXDATA[3]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[3]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_194
       (.I0(RXDATA[2]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[2]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_195
       (.I0(RXDATA[1]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[1]));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    PCIE_3_0_i_i_196
       (.I0(RXDATA[0]),
        .I1(eq_state[3]),
        .I2(eq_state[2]),
        .I3(eq_state[1]),
        .I4(eq_state[0]),
        .O(PIPERX0DATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    PCIE_3_0_i_i_197
       (.I0(eq_state[3]),
        .I1(eq_state[2]),
        .I2(eq_state[1]),
        .I3(eq_state[0]),
        .O(PIPERX1DATA));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    cfg_loopback_reg0_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cfg_loopback),
        .Q(cfg_loopback_reg0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    cfg_loopback_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cfg_loopback_reg0),
        .Q(cfg_loopback_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    cfg_loopback_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cfg_loopback_reg1),
        .Q(cfg_loopback_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[0]),
        .Q(cfg_ltssm_state_reg0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[1]),
        .Q(cfg_ltssm_state_reg0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[2]),
        .Q(cfg_ltssm_state_reg0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[3]),
        .Q(cfg_ltssm_state_reg0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[4]),
        .Q(cfg_ltssm_state_reg0[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg[5]),
        .Q(cfg_ltssm_state_reg0[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[0]),
        .Q(cfg_ltssm_state_reg1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[1]),
        .Q(cfg_ltssm_state_reg1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[2]),
        .Q(cfg_ltssm_state_reg1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[3]),
        .Q(cfg_ltssm_state_reg1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[4]),
        .Q(cfg_ltssm_state_reg1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg1_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(cfg_ltssm_state_reg0[5]),
        .Q(cfg_ltssm_state_reg1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(in0[0]),
        .Q(cfg_ltssm_state_reg[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(in0[1]),
        .Q(cfg_ltssm_state_reg[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(in0[2]),
        .Q(cfg_ltssm_state_reg[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(in0[3]),
        .Q(cfg_ltssm_state_reg[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(in0[4]),
        .Q(cfg_ltssm_state_reg[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(in0[5]),
        .Q(cfg_ltssm_state_reg[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \eq_state[0]_i_1 
       (.I0(eq_state[2]),
        .I1(pipe_rx0_eq_adapt_done),
        .I2(\eq_state[0]_i_2_n_0 ),
        .I3(speed_change_reg2),
        .I4(eq_state[3]),
        .O(p_1_in__0[0]));
  LUT5 #(
    .INIT(32'h2A2A0A2A)) 
    \eq_state[0]_i_2 
       (.I0(eq_state[0]),
        .I1(cfg_loopback_reg2),
        .I2(PIPETXRATE),
        .I3(speed_change_reg2),
        .I4(pipe_rx0_elec_idle),
        .O(\eq_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \eq_state[1]_i_1 
       (.I0(speed_change_reg2),
        .I1(pipe_rx0_elec_idle),
        .I2(PIPETXRATE),
        .I3(eq_state[0]),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(eq_state[1]),
        .O(p_1_in__0[1]));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \eq_state[2]_i_1 
       (.I0(PIPETXRATE),
        .I1(cfg_loopback_reg2),
        .I2(eq_state16_out),
        .I3(eq_state[0]),
        .I4(pipe_rx0_eq_adapt_done),
        .I5(eq_state[2]),
        .O(p_1_in__0[2]));
  LUT3 #(
    .INIT(8'h20)) 
    \eq_state[2]_i_2 
       (.I0(speed_change_reg2),
        .I1(pipe_rx0_elec_idle),
        .I2(PIPETXRATE),
        .O(eq_state16_out));
  LUT4 #(
    .INIT(16'h0116)) 
    \eq_state[3]_i_1 
       (.I0(eq_state[0]),
        .I1(eq_state[1]),
        .I2(eq_state[2]),
        .I3(eq_state[3]),
        .O(\eq_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \eq_state[3]_i_2 
       (.I0(pipe_rx0_eq_adapt_done),
        .I1(eq_state[1]),
        .I2(speed_change_reg2),
        .I3(eq_state[3]),
        .O(p_1_in__0[3]));
  (* FSM_ENCODED_STATES = "EQ_ADAPT:0010,EQ_RX_TEK:0100,EQ_WAIT:1000,EQ_IDLE:0001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \eq_state_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(eq_state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EQ_ADAPT:0010,EQ_RX_TEK:0100,EQ_WAIT:1000,EQ_IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(eq_state[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EQ_ADAPT:0010,EQ_RX_TEK:0100,EQ_WAIT:1000,EQ_IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(eq_state[2]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "EQ_ADAPT:0010,EQ_RX_TEK:0100,EQ_WAIT:1000,EQ_IDLE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \eq_state_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\eq_state[3]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(eq_state[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    gen3_flag_i_1
       (.I0(gen3_flag0),
        .I1(gen3_flag),
        .I2(cfg_ltssm_state_reg1[0]),
        .I3(cfg_current_speed),
        .I4(cfg_ltssm_state_reg1[3]),
        .I5(gen3_flag_i_3_n_0),
        .O(gen3_flag_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    gen3_flag_i_2
       (.I0(cfg_ltssm_state_reg1[1]),
        .I1(cfg_ltssm_state_reg1[5]),
        .I2(cfg_ltssm_state_reg1[3]),
        .I3(D),
        .I4(cfg_ltssm_state_reg1[4]),
        .I5(cfg_ltssm_state_reg1[2]),
        .O(gen3_flag0));
  LUT4 #(
    .INIT(16'h0004)) 
    gen3_flag_i_3
       (.I0(cfg_ltssm_state_reg1[2]),
        .I1(cfg_ltssm_state_reg1[4]),
        .I2(cfg_ltssm_state_reg1[5]),
        .I3(cfg_ltssm_state_reg1[1]),
        .O(gen3_flag_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    gen3_flag_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(gen3_flag_i_1_n_0),
        .Q(gen3_flag),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \loopback.cfg_loopback_i_1 
       (.I0(cfg_ltssm_state_reg1[3]),
        .I1(cfg_ltssm_state_reg1[5]),
        .I2(cfg_ltssm_state_reg1[1]),
        .I3(cfg_ltssm_state_reg1[2]),
        .I4(cfg_ltssm_state_reg1[4]),
        .O(\loopback.cfg_loopback_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \loopback.cfg_loopback_reg 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\loopback.cfg_loopback_reg0 ),
        .Q(cfg_loopback),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[0]_i_1 
       (.I0(eq_state[1]),
        .I1(eq_state[0]),
        .I2(eq_state[3]),
        .I3(eq_state[2]),
        .I4(PIPERX0EQCONTROL[0]),
        .O(\eq_state_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFF0102)) 
    \rxeq_control_reg1[1]_i_1 
       (.I0(eq_state[1]),
        .I1(eq_state[0]),
        .I2(eq_state[3]),
        .I3(eq_state[2]),
        .I4(PIPERX0EQCONTROL[1]),
        .O(\eq_state_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hB800)) 
    speed_change_i_1
       (.I0(speed_change),
        .I1(speed_change_i_2_n_0),
        .I2(gen3_flag),
        .I3(speed_change_i_3_n_0),
        .O(speed_change_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFEFFFFF)) 
    speed_change_i_2
       (.I0(cfg_ltssm_state_reg1[1]),
        .I1(cfg_ltssm_state_reg1[5]),
        .I2(cfg_ltssm_state_reg1[3]),
        .I3(cfg_ltssm_state_reg1[0]),
        .I4(cfg_ltssm_state_reg1[4]),
        .I5(cfg_ltssm_state_reg1[2]),
        .O(speed_change_i_2_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    speed_change_i_3
       (.I0(in0[2]),
        .I1(in0[5]),
        .I2(in0[4]),
        .I3(in0[0]),
        .I4(in0[1]),
        .I5(in0[3]),
        .O(speed_change_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    speed_change_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(speed_change_i_1_n_0),
        .Q(speed_change),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    speed_change_reg0_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(speed_change),
        .Q(speed_change_reg0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    speed_change_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(speed_change_reg0),
        .Q(speed_change_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    speed_change_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(speed_change_reg1),
        .Q(speed_change_reg2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_init_ctrl_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx
   (reset_n,
    pipe_reset_n,
    mgmt_reset_n,
    mgmt_sticky_reset_n,
    Q,
    data0,
    pipe_userclk2_in,
    cfg_mc_update_done,
    cfg_input_update_done,
    D,
    pipe_mmcm_lock_in,
    \reg_phy_rdy_reg[0]_0 );
  output reset_n;
  output pipe_reset_n;
  output mgmt_reset_n;
  output mgmt_sticky_reset_n;
  output [1:0]Q;
  output data0;
  input pipe_userclk2_in;
  input cfg_mc_update_done;
  input cfg_input_update_done;
  input [0:0]D;
  input pipe_mmcm_lock_in;
  input [0:0]\reg_phy_rdy_reg[0]_0 ;

  wire [0:0]D;
  wire \FSM_onehot_reg_state[0]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[1]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[1]_i_2_n_0 ;
  wire \FSM_onehot_reg_state[2]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[4]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[5]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[6]_i_1_n_0 ;
  wire \FSM_onehot_reg_state[6]_i_2_n_0 ;
  wire \FSM_onehot_reg_state_reg_n_0_[0] ;
  wire \FSM_onehot_reg_state_reg_n_0_[1] ;
  wire \FSM_onehot_reg_state_reg_n_0_[4] ;
  wire \FSM_onehot_reg_state_reg_n_0_[5] ;
  wire [1:0]Q;
  wire cfg_input_update_done;
  wire cfg_mc_update_done;
  wire cold_reset;
  wire data0;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire [4:0]p_0_in;
  wire pipe_mmcm_lock_in;
  wire pipe_reset_n;
  wire pipe_userclk2_in;
  wire [1:0]reg_clock_locked;
  wire \reg_clock_locked[1]_i_1_n_0 ;
  wire reg_cold_reset_i_1_n_0;
  wire reg_cold_reset_i_2_n_0;
  wire reg_cold_reset_i_3_n_0;
  wire reg_cold_reset_i_4_n_0;
  wire reg_cold_reset_i_5_n_0;
  wire reg_mgmt_reset_n_o;
  wire reg_mgmt_reset_timer;
  wire [4:0]reg_mgmt_reset_timer_reg;
  wire reg_mgmt_sticky_reset_n_o;
  wire [1:0]reg_phy_rdy;
  wire [0:0]\reg_phy_rdy_reg[0]_0 ;
  wire reg_pipe_reset_n_o;
  wire [1:0]reg_reset_timer;
  wire \reg_reset_timer[0]_i_1_n_0 ;
  wire \reg_reset_timer[1]_i_1_n_0 ;
  wire reset_n;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_reg_state[0]_i_1 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .I1(reg_clock_locked[1]),
        .O(\FSM_onehot_reg_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4FFF4444)) 
    \FSM_onehot_reg_state[1]_i_1 
       (.I0(reg_clock_locked[1]),
        .I1(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .I2(reg_reset_timer[1]),
        .I3(reg_reset_timer[0]),
        .I4(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I5(\FSM_onehot_reg_state[1]_i_2_n_0 ),
        .O(\FSM_onehot_reg_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_reg_state[1]_i_2 
       (.I0(reg_mgmt_reset_timer),
        .I1(reg_mgmt_reset_timer_reg[4]),
        .I2(reg_mgmt_reset_timer_reg[2]),
        .I3(reg_mgmt_reset_timer_reg[0]),
        .I4(reg_mgmt_reset_timer_reg[1]),
        .I5(reg_mgmt_reset_timer_reg[3]),
        .O(\FSM_onehot_reg_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \FSM_onehot_reg_state[2]_i_1 
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .I2(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I3(cfg_mc_update_done),
        .I4(Q[0]),
        .O(\FSM_onehot_reg_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_reg_state[4]_i_1 
       (.I0(cfg_input_update_done),
        .I1(Q[1]),
        .I2(reg_phy_rdy[1]),
        .I3(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .O(\FSM_onehot_reg_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_reg_state[5]_i_1 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I2(reg_phy_rdy[1]),
        .O(\FSM_onehot_reg_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_reg_state[6]_i_1 
       (.I0(reg_mgmt_reset_timer),
        .I1(\FSM_onehot_reg_state[6]_i_2_n_0 ),
        .I2(reg_phy_rdy[1]),
        .I3(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .O(\FSM_onehot_reg_state[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FSM_onehot_reg_state[6]_i_2 
       (.I0(reg_mgmt_reset_timer_reg[3]),
        .I1(reg_mgmt_reset_timer_reg[1]),
        .I2(reg_mgmt_reset_timer_reg[0]),
        .I3(reg_mgmt_reset_timer_reg[2]),
        .I4(reg_mgmt_reset_timer_reg[4]),
        .O(\FSM_onehot_reg_state[6]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_RESET:00000001,STATE_MC_TRANSFER_REQ:00000100,STATE_INPUT_UPDATE_REQ:00001000,STATE_PHY_RDY:00010000,STATE_INPUT_UPDATE_REQ_REDO:10000000,STATE_RESET_DEASSERT:00100000,STATE_MGMT_RESET_ASSERT:01000000,STATE_MGMT_RESET_DEASSERT:00000010" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_reg_state_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state[0]_i_1_n_0 ),
        .PRE(reg_clock_locked[1]),
        .Q(\FSM_onehot_reg_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "STATE_RESET:00000001,STATE_MC_TRANSFER_REQ:00000100,STATE_INPUT_UPDATE_REQ:00001000,STATE_PHY_RDY:00010000,STATE_INPUT_UPDATE_REQ_REDO:10000000,STATE_RESET_DEASSERT:00100000,STATE_MGMT_RESET_ASSERT:01000000,STATE_MGMT_RESET_DEASSERT:00000010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "STATE_RESET:00000001,STATE_MC_TRANSFER_REQ:00000100,STATE_INPUT_UPDATE_REQ:00001000,STATE_PHY_RDY:00010000,STATE_INPUT_UPDATE_REQ_REDO:10000000,STATE_RESET_DEASSERT:00100000,STATE_MGMT_RESET_ASSERT:01000000,STATE_MGMT_RESET_DEASSERT:00000010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "STATE_RESET:00000001,STATE_MC_TRANSFER_REQ:00000100,STATE_INPUT_UPDATE_REQ:00001000,STATE_PHY_RDY:00010000,STATE_INPUT_UPDATE_REQ_REDO:10000000,STATE_RESET_DEASSERT:00100000,STATE_MGMT_RESET_ASSERT:01000000,STATE_MGMT_RESET_DEASSERT:00000010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(D),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "STATE_RESET:00000001,STATE_MC_TRANSFER_REQ:00000100,STATE_INPUT_UPDATE_REQ:00001000,STATE_PHY_RDY:00010000,STATE_INPUT_UPDATE_REQ_REDO:10000000,STATE_RESET_DEASSERT:00100000,STATE_MGMT_RESET_ASSERT:01000000,STATE_MGMT_RESET_DEASSERT:00000010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[4] ));
  (* FSM_ENCODED_STATES = "STATE_RESET:00000001,STATE_MC_TRANSFER_REQ:00000100,STATE_INPUT_UPDATE_REQ:00001000,STATE_PHY_RDY:00010000,STATE_INPUT_UPDATE_REQ_REDO:10000000,STATE_RESET_DEASSERT:00100000,STATE_MGMT_RESET_ASSERT:01000000,STATE_MGMT_RESET_DEASSERT:00000010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_reg_state_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "STATE_RESET:00000001,STATE_MC_TRANSFER_REQ:00000100,STATE_INPUT_UPDATE_REQ:00001000,STATE_PHY_RDY:00010000,STATE_INPUT_UPDATE_REQ_REDO:10000000,STATE_RESET_DEASSERT:00100000,STATE_MGMT_RESET_ASSERT:01000000,STATE_MGMT_RESET_DEASSERT:00000010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_reg_state_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\FSM_onehot_reg_state[6]_i_1_n_0 ),
        .Q(reg_mgmt_reset_timer));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_clock_locked[1]_i_1 
       (.I0(pipe_mmcm_lock_in),
        .O(\reg_clock_locked[1]_i_1_n_0 ));
  FDPE \reg_clock_locked_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\reg_clock_locked[1]_i_1_n_0 ),
        .Q(reg_clock_locked[0]));
  FDPE \reg_clock_locked_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_clock_locked[0]),
        .PRE(\reg_clock_locked[1]_i_1_n_0 ),
        .Q(reg_clock_locked[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC4)) 
    reg_cold_reset_i_1
       (.I0(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I1(cold_reset),
        .I2(reg_cold_reset_i_2_n_0),
        .I3(Q[0]),
        .I4(\FSM_onehot_reg_state[6]_i_1_n_0 ),
        .I5(reg_cold_reset_i_3_n_0),
        .O(reg_cold_reset_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    reg_cold_reset_i_2
       (.I0(Q[1]),
        .I1(cfg_input_update_done),
        .O(reg_cold_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h50005C0050005000)) 
    reg_cold_reset_i_3
       (.I0(reg_cold_reset_i_4_n_0),
        .I1(reg_cold_reset_i_5_n_0),
        .I2(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I3(cold_reset),
        .I4(reg_mgmt_reset_timer),
        .I5(reg_phy_rdy[1]),
        .O(reg_cold_reset_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h7)) 
    reg_cold_reset_i_4
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .O(reg_cold_reset_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hB)) 
    reg_cold_reset_i_5
       (.I0(reg_clock_locked[1]),
        .I1(\FSM_onehot_reg_state_reg_n_0_[0] ),
        .O(reg_cold_reset_i_5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    reg_cold_reset_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_cold_reset_i_1_n_0),
        .Q(cold_reset),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_mgmt_reset_timer[0]_i_1 
       (.I0(reg_mgmt_reset_timer_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_mgmt_reset_timer[1]_i_1 
       (.I0(reg_mgmt_reset_timer_reg[0]),
        .I1(reg_mgmt_reset_timer_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_mgmt_reset_timer[2]_i_1 
       (.I0(reg_mgmt_reset_timer_reg[1]),
        .I1(reg_mgmt_reset_timer_reg[0]),
        .I2(reg_mgmt_reset_timer_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_mgmt_reset_timer[3]_i_1 
       (.I0(reg_mgmt_reset_timer_reg[2]),
        .I1(reg_mgmt_reset_timer_reg[0]),
        .I2(reg_mgmt_reset_timer_reg[1]),
        .I3(reg_mgmt_reset_timer_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_mgmt_reset_timer[4]_i_1 
       (.I0(reg_mgmt_reset_timer_reg[3]),
        .I1(reg_mgmt_reset_timer_reg[1]),
        .I2(reg_mgmt_reset_timer_reg[0]),
        .I3(reg_mgmt_reset_timer_reg[2]),
        .I4(reg_mgmt_reset_timer_reg[4]),
        .O(p_0_in[4]));
  FDRE \reg_mgmt_reset_timer_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(reg_mgmt_reset_timer),
        .D(p_0_in[0]),
        .Q(reg_mgmt_reset_timer_reg[0]),
        .R(\FSM_onehot_reg_state_reg_n_0_[1] ));
  FDRE \reg_mgmt_reset_timer_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(reg_mgmt_reset_timer),
        .D(p_0_in[1]),
        .Q(reg_mgmt_reset_timer_reg[1]),
        .R(\FSM_onehot_reg_state_reg_n_0_[1] ));
  FDRE \reg_mgmt_reset_timer_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(reg_mgmt_reset_timer),
        .D(p_0_in[2]),
        .Q(reg_mgmt_reset_timer_reg[2]),
        .R(\FSM_onehot_reg_state_reg_n_0_[1] ));
  FDRE \reg_mgmt_reset_timer_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(reg_mgmt_reset_timer),
        .D(p_0_in[3]),
        .Q(reg_mgmt_reset_timer_reg[3]),
        .R(\FSM_onehot_reg_state_reg_n_0_[1] ));
  FDRE \reg_mgmt_reset_timer_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(reg_mgmt_reset_timer),
        .D(p_0_in[4]),
        .Q(reg_mgmt_reset_timer_reg[4]),
        .R(\FSM_onehot_reg_state_reg_n_0_[1] ));
  FDPE \reg_phy_rdy_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\reg_phy_rdy_reg[0]_0 ),
        .Q(reg_phy_rdy[0]));
  FDPE \reg_phy_rdy_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_phy_rdy[0]),
        .PRE(\reg_phy_rdy_reg[0]_0 ),
        .Q(reg_phy_rdy[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hDA)) 
    \reg_reset_timer[0]_i_1 
       (.I0(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I1(reg_reset_timer[1]),
        .I2(reg_reset_timer[0]),
        .O(\reg_reset_timer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \reg_reset_timer[1]_i_1 
       (.I0(reg_reset_timer[1]),
        .I1(reg_reset_timer[0]),
        .I2(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .O(\reg_reset_timer[1]_i_1_n_0 ));
  FDCE \reg_reset_timer_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\reg_reset_timer[0]_i_1_n_0 ),
        .Q(reg_reset_timer[0]));
  FDCE \reg_reset_timer_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(reg_clock_locked[1]),
        .D(\reg_reset_timer[1]_i_1_n_0 ),
        .Q(reg_reset_timer[1]));
  LUT1 #(
    .INIT(2'h1)) 
    reg_user_tph_stt_read_data_valid_o_i_2
       (.I0(reset_n),
        .O(data0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    regff_mgmt_reset_n_o_i_1
       (.I0(\FSM_onehot_reg_state[1]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I3(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I4(Q[0]),
        .I5(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .O(reg_mgmt_reset_n_o));
  FDRE #(
    .INIT(1'b0)) 
    regff_mgmt_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_mgmt_reset_n_o),
        .Q(mgmt_reset_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    regff_mgmt_sticky_reset_n_o_i_1
       (.I0(\FSM_onehot_reg_state_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(reg_mgmt_reset_timer),
        .I3(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I4(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .I5(Q[0]),
        .O(reg_mgmt_sticky_reset_n_o));
  FDRE #(
    .INIT(1'b0)) 
    regff_mgmt_sticky_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_mgmt_sticky_reset_n_o),
        .Q(mgmt_sticky_reset_n),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    regff_pipe_reset_n_o_i_1
       (.I0(cold_reset),
        .I1(\FSM_onehot_reg_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .O(reg_pipe_reset_n_o));
  FDRE #(
    .INIT(1'b0)) 
    regff_pipe_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_pipe_reset_n_o),
        .Q(pipe_reset_n),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    regff_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(\FSM_onehot_reg_state_reg_n_0_[5] ),
        .Q(reset_n),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_tlp_tph_tbl_7vx" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx
   (DOADO,
    user_tph_stt_read_data,
    cfg_tph_stt_read_data_valid,
    user_tph_stt_read_data_valid,
    pipe_userclk2_in,
    ADDRARDADDR,
    CFGTPHSTTWRITEDATA,
    cfg_tph_stt_read_enable,
    data0,
    user_tph_stt_read_enable,
    reset_n,
    user_tph_function_num,
    user_tph_stt_address,
    cfg_tph_stt_write_enable,
    CFGTPHSTTWRITEBYTEVALID);
  output [31:0]DOADO;
  output [31:0]user_tph_stt_read_data;
  output cfg_tph_stt_read_data_valid;
  output user_tph_stt_read_data_valid;
  input pipe_userclk2_in;
  input [7:0]ADDRARDADDR;
  input [31:0]CFGTPHSTTWRITEDATA;
  input cfg_tph_stt_read_enable;
  input data0;
  input user_tph_stt_read_enable;
  input reset_n;
  input [2:0]user_tph_function_num;
  input [4:0]user_tph_stt_address;
  input cfg_tph_stt_write_enable;
  input [3:0]CFGTPHSTTWRITEBYTEVALID;

  wire [7:0]ADDRARDADDR;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire [31:0]DOADO;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_read_enable;
  wire cfg_tph_stt_write_enable;
  wire data0;
  wire [7:0]p_0_in__0;
  wire [12:5]p_1_out;
  wire pipe_userclk2_in;
  wire reg_cfg_tph_stt_read_data_valid_o0;
  wire reg_cfg_tph_stt_read_data_valid_o1;
  wire reg_cfg_tph_stt_read_enable_i;
  wire [7:0]reg_count_reg;
  wire reg_next_state__0;
  wire reg_state;
  wire reg_user_tph_stt_read_data_valid_o0;
  wire reg_user_tph_stt_read_enable_i;
  wire reset_n;
  wire u_ram_i_14_n_0;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;
  wire [3:0]wea;
  wire NLW_u_ram_CASCADEOUTA_UNCONNECTED;
  wire NLW_u_ram_CASCADEOUTB_UNCONNECTED;
  wire NLW_u_ram_DBITERR_UNCONNECTED;
  wire NLW_u_ram_SBITERR_UNCONNECTED;
  wire [3:0]NLW_u_ram_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_u_ram_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_u_ram_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_u_ram_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0400)) 
    reg_cfg_tph_stt_read_data_valid_o_i_1
       (.I0(cfg_tph_stt_read_data_valid),
        .I1(reg_cfg_tph_stt_read_enable_i),
        .I2(reg_state),
        .I3(cfg_tph_stt_read_enable),
        .O(reg_cfg_tph_stt_read_data_valid_o0));
  FDCE reg_cfg_tph_stt_read_data_valid_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(data0),
        .D(reg_cfg_tph_stt_read_data_valid_o0),
        .Q(cfg_tph_stt_read_data_valid));
  FDCE reg_cfg_tph_stt_read_enable_i_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(data0),
        .D(cfg_tph_stt_read_enable),
        .Q(reg_cfg_tph_stt_read_enable_i));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_count[0]_i_1 
       (.I0(reg_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_count[1]_i_1 
       (.I0(reg_count_reg[0]),
        .I1(reg_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_count[2]_i_1 
       (.I0(reg_count_reg[1]),
        .I1(reg_count_reg[0]),
        .I2(reg_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_count[3]_i_1 
       (.I0(reg_count_reg[2]),
        .I1(reg_count_reg[0]),
        .I2(reg_count_reg[1]),
        .I3(reg_count_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_count[4]_i_1 
       (.I0(reg_count_reg[3]),
        .I1(reg_count_reg[1]),
        .I2(reg_count_reg[0]),
        .I3(reg_count_reg[2]),
        .I4(reg_count_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_count[5]_i_1 
       (.I0(reg_count_reg[4]),
        .I1(reg_count_reg[2]),
        .I2(reg_count_reg[0]),
        .I3(reg_count_reg[1]),
        .I4(reg_count_reg[3]),
        .I5(reg_count_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \reg_count[6]_i_1 
       (.I0(u_ram_i_14_n_0),
        .I1(reg_count_reg[6]),
        .O(p_0_in__0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_count[7]_i_1 
       (.I0(reg_state),
        .O(reg_cfg_tph_stt_read_data_valid_o1));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_count[7]_i_2 
       (.I0(reg_count_reg[6]),
        .I1(u_ram_i_14_n_0),
        .I2(reg_count_reg[7]),
        .O(p_0_in__0[7]));
  FDRE \reg_count_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(reg_count_reg[0]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(reg_count_reg[1]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(reg_count_reg[2]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(reg_count_reg[3]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(reg_count_reg[4]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(reg_count_reg[5]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(reg_count_reg[6]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(reg_count_reg[7]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE #(
    .INIT(1'b0)) 
    reg_state_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .D(reg_next_state__0),
        .Q(reg_state),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    reg_user_tph_stt_read_data_valid_o_i_1
       (.I0(user_tph_stt_read_data_valid),
        .I1(reg_user_tph_stt_read_enable_i),
        .I2(reg_state),
        .I3(user_tph_stt_read_enable),
        .O(reg_user_tph_stt_read_data_valid_o0));
  FDCE reg_user_tph_stt_read_data_valid_o_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(data0),
        .D(reg_user_tph_stt_read_data_valid_o0),
        .Q(user_tph_stt_read_data_valid));
  FDCE reg_user_tph_stt_read_enable_i_reg
       (.C(pipe_userclk2_in),
        .CE(1'b1),
        .CLR(data0),
        .D(user_tph_stt_read_enable),
        .Q(reg_user_tph_stt_read_enable_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("GENERATE_X_ONLY"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    u_ram
       (.ADDRARDADDR({1'b1,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,p_1_out,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_u_ram_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_u_ram_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(pipe_userclk2_in),
        .CLKBWRCLK(pipe_userclk2_in),
        .DBITERR(NLW_u_ram_DBITERR_UNCONNECTED),
        .DIADI(CFGTPHSTTWRITEDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(user_tph_stt_read_data),
        .DOPADOP(NLW_u_ram_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_u_ram_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_u_ram_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_u_ram_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_u_ram_SBITERR_UNCONNECTED),
        .WEA(wea),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,reg_next_state__0,reg_next_state__0,reg_next_state__0,reg_next_state__0}));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_1
       (.I0(reg_count_reg[7]),
        .I1(reg_state),
        .I2(user_tph_function_num[2]),
        .O(p_1_out[12]));
  LUT2 #(
    .INIT(4'h8)) 
    u_ram_i_10
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[2]),
        .O(wea[2]));
  LUT2 #(
    .INIT(4'h8)) 
    u_ram_i_11
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[1]),
        .O(wea[1]));
  LUT2 #(
    .INIT(4'h8)) 
    u_ram_i_12
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[0]),
        .O(wea[0]));
  LUT5 #(
    .INIT(32'hF535F5F5)) 
    u_ram_i_13
       (.I0(reset_n),
        .I1(reg_count_reg[7]),
        .I2(reg_state),
        .I3(u_ram_i_14_n_0),
        .I4(reg_count_reg[6]),
        .O(reg_next_state__0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    u_ram_i_14
       (.I0(reg_count_reg[4]),
        .I1(reg_count_reg[2]),
        .I2(reg_count_reg[0]),
        .I3(reg_count_reg[1]),
        .I4(reg_count_reg[3]),
        .I5(reg_count_reg[5]),
        .O(u_ram_i_14_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_2
       (.I0(reg_count_reg[6]),
        .I1(reg_state),
        .I2(user_tph_function_num[1]),
        .O(p_1_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_3
       (.I0(reg_count_reg[5]),
        .I1(reg_state),
        .I2(user_tph_function_num[0]),
        .O(p_1_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_4
       (.I0(reg_count_reg[4]),
        .I1(reg_state),
        .I2(user_tph_stt_address[4]),
        .O(p_1_out[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_5
       (.I0(reg_count_reg[3]),
        .I1(reg_state),
        .I2(user_tph_stt_address[3]),
        .O(p_1_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_6
       (.I0(reg_count_reg[2]),
        .I1(reg_state),
        .I2(user_tph_stt_address[2]),
        .O(p_1_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_7
       (.I0(reg_count_reg[1]),
        .I1(reg_state),
        .I2(user_tph_stt_address[1]),
        .O(p_1_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    u_ram_i_8
       (.I0(reg_count_reg[0]),
        .I1(reg_state),
        .I2(user_tph_stt_address[0]),
        .O(p_1_out[5]));
  LUT2 #(
    .INIT(4'h8)) 
    u_ram_i_9
       (.I0(cfg_tph_stt_write_enable),
        .I1(CFGTPHSTTWRITEBYTEVALID[3]),
        .O(wea[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pcie_top" *) 
module pcie3_7x_0_pcie3_7x_0_pcie_top
   (user_tph_stt_read_data,
    cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_hot_reset_out,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msix_sent,
    cfg_interrupt_sent,
    cfg_ltr_enable,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_phy_link_down,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    pcie_drp_rdy,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    pipe_rx0_polarity,
    TXCHARDISPMODE,
    pipe_tx0_elec_idle,
    pipe_tx_deemph,
    pipe_tx_swing,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_vf_status,
    cfg_per_func_status_data,
    pcie_drp_do,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_link_power_state,
    cfg_obff_enable,
    cfg_phy_link_status,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    PIPETX0CHARISK,
    D,
    PIPETX0POWERDOWN,
    PIPETXRATE,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_config_space_enable_0,
    PIPETXMARGIN,
    cfg_ext_write_data,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    PIPETX0DATA,
    cfg_ext_write_byte_enable,
    cfg_negotiated_width,
    pcie_rq_seq_num,
    cfg_config_space_enable_1,
    cfg_config_space_enable_2,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    in0,
    cfg_tph_st_mode,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    cfg_config_space_enable_3,
    cfg_config_space_enable_4,
    m_axis_rc_tuser,
    cfg_ext_function_number,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_function_status,
    cfg_msg_received_data,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    PLGEN3PCSRXSLIDE,
    m_axis_cq_tuser,
    cfg_ext_register_number,
    user_tph_stt_read_data_valid,
    txdetectrx_mux,
    txelecidle_mux,
    user_lnk_up,
    user_reset_int_reg,
    sys_reset_0,
    store_ltssm,
    \eq_state_reg[1] ,
    pipe_userclk2_in,
    pipe_userclk1_in,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_ext_read_data_valid,
    cfg_hot_reset_in,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msix_int,
    cfg_link_training_enable,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_cq_np_req,
    pipe_pclk_in,
    pipe_rx0_elec_idle,
    pipe_rx0_eqdone,
    pipe_rx0_eq_adapt_done,
    pipe_rx0_eq_lffs_sel,
    pipe_rx0_phy_status,
    pipe_rx0_valid,
    pipe_tx0_eqdone,
    pipe_rxusrclk_in,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    pcie_drp_addr,
    cfg_subsys_vend_id,
    pcie_drp_di,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    cfg_err_cor_out_0,
    cfg_mgmt_addr,
    cfg_flr_done,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_pending,
    RXCHARISK,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_function_number,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    cfg_per_function_number,
    pipe_rxstatus,
    cfg_ext_read_data,
    cfg_interrupt_msi_int,
    cfg_interrupt_msix_data,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    s_axis_cc_tuser,
    cfg_interrupt_int,
    cfg_interrupt_msi_select,
    cfg_mgmt_byte_enable,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_vf_flr_done,
    cfg_dsn,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msix_address,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    PLGEN3PCSRXSYNCDONE,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag,
    user_tph_stt_read_enable,
    txdetectrx,
    powerdown,
    txelecidle,
    user_reset_int,
    sys_reset,
    pipe_mmcm_lock_in,
    \reg_phy_rdy_reg[0] ,
    ltssm_reg2,
    RXDATA,
    user_tph_function_num,
    user_tph_stt_address);
  output [31:0]user_tph_stt_read_data;
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output cfg_hot_reset_out;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msix_fail;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_sent;
  output cfg_ltr_enable;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_phy_link_down;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output pcie_drp_rdy;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output pipe_rx0_polarity;
  output [0:0]TXCHARDISPMODE;
  output pipe_tx0_elec_idle;
  output pipe_tx_deemph;
  output pipe_tx_swing;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_vf_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]pcie_drp_do;
  output [17:0]cfg_vf_power_state;
  output [17:0]cfg_vf_tph_st_mode;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_flr_in_process;
  output [1:0]cfg_interrupt_msi_enable;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]cfg_phy_link_status;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_tph_requester_enable;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]PIPETX0CHARISK;
  output [1:0]D;
  output [1:0]PIPETX0POWERDOWN;
  output [1:0]PIPETXRATE;
  output [63:0]m_axis_cq_tdata;
  output [63:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [2:0]cfg_config_space_enable_0;
  output [2:0]PIPETXMARGIN;
  output [31:0]cfg_ext_write_data;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [31:0]PIPETX0DATA;
  output [3:0]cfg_ext_write_byte_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]pcie_rq_seq_num;
  output [3:0]cfg_config_space_enable_1;
  output [3:0]cfg_config_space_enable_2;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_function_power_state;
  output [5:0]cfg_interrupt_msi_mmenable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  output [5:0]in0;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_flr_in_process;
  output [5:0]cfg_vf_tph_requester_enable;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [5:0]cfg_config_space_enable_3;
  output [5:0]cfg_config_space_enable_4;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_ext_function_number;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_function_status;
  output [7:0]cfg_msg_received_data;
  output [1:0]m_axis_cq_tkeep;
  output [1:0]m_axis_rc_tkeep;
  output [0:0]PLGEN3PCSRXSLIDE;
  output [84:0]m_axis_cq_tuser;
  output [9:0]cfg_ext_register_number;
  output user_tph_stt_read_data_valid;
  output txdetectrx_mux;
  output txelecidle_mux;
  output user_lnk_up;
  output user_reset_int_reg;
  output sys_reset_0;
  output store_ltssm;
  output [1:0]\eq_state_reg[1] ;
  input pipe_userclk2_in;
  input pipe_userclk1_in;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input cfg_ext_read_data_valid;
  input cfg_hot_reset_in;
  input cfg_interrupt_msi_tph_present;
  input cfg_interrupt_msix_int;
  input cfg_link_training_enable;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pcie_cq_np_req;
  input pipe_pclk_in;
  input pipe_rx0_elec_idle;
  input pipe_rx0_eqdone;
  input pipe_rx0_eq_adapt_done;
  input pipe_rx0_eq_lffs_sel;
  input pipe_rx0_phy_status;
  input pipe_rx0_valid;
  input pipe_tx0_eqdone;
  input pipe_rxusrclk_in;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input [10:0]pcie_drp_addr;
  input [15:0]cfg_subsys_vend_id;
  input [15:0]pcie_drp_di;
  input [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  input [15:0]cfg_err_cor_out_0;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_flr_done;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [1:0]cfg_interrupt_pending;
  input [1:0]RXCHARISK;
  input m_axis_cq_tready;
  input m_axis_rc_tready;
  input [63:0]s_axis_cc_tdata;
  input [63:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_interrupt_msi_function_number;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [2:0]cfg_per_function_number;
  input [2:0]pipe_rxstatus;
  input [31:0]cfg_ext_read_data;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msix_data;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_mgmt_byte_enable;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [5:0]cfg_vf_flr_done;
  input [63:0]cfg_dsn;
  input [63:0]cfg_interrupt_msi_pending_status;
  input [63:0]cfg_interrupt_msix_address;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [0:0]PLGEN3PCSRXSYNCDONE;
  input [1:0]s_axis_cc_tkeep;
  input [1:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input user_tph_stt_read_enable;
  input [0:0]txdetectrx;
  input powerdown;
  input [0:0]txelecidle;
  input user_reset_int;
  input sys_reset;
  input pipe_mmcm_lock_in;
  input [0:0]\reg_phy_rdy_reg[0] ;
  input [5:0]ltssm_reg2;
  input [31:0]RXDATA;
  input [2:0]user_tph_function_num;
  input [4:0]user_tph_stt_address;

  wire [1:0]D;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [1:0]PIPETX0POWERDOWN;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [1:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [0:0]TXCHARDISPMODE;
  wire cfg_config_space_enable;
  wire [2:0]cfg_config_space_enable_0;
  wire [3:0]cfg_config_space_enable_1;
  wire [3:0]cfg_config_space_enable_2;
  wire [5:0]cfg_config_space_enable_3;
  wire [5:0]cfg_config_space_enable_4;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire [15:0]cfg_err_cor_out_0;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire cfg_input_update_done;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire cfg_mc_update_done;
  wire cfg_mc_update_request;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [2:0]cfg_tph_function_num;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [4:0]cfg_tph_stt_address;
  wire [31:0]cfg_tph_stt_read_data;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_read_enable;
  wire [3:0]cfg_tph_stt_write_byte_valid;
  wire [31:0]cfg_tph_stt_write_data;
  wire cfg_tph_stt_write_enable;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire data0;
  wire [1:0]\eq_state_reg[1] ;
  wire force_adapt_i_n_0;
  wire [5:0]in0;
  wire [5:0]ltssm_reg2;
  wire [63:0]m_axis_cq_tdata;
  wire [1:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [63:0]m_axis_rc_tdata;
  wire [1:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire pcie_7vx_i_n_840;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire pcie_init_ctrl_7vx_i_n_4;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_reset_n;
  wire [31:0]pipe_rx0_data_pcie;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire [1:0]pipe_rx0_eqcontrol_pcie;
  wire pipe_rx0_eqdone;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire [2:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx0_elec_idle;
  wire pipe_tx0_eqdone;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire powerdown;
  wire [0:0]\reg_phy_rdy_reg[0] ;
  wire reset_n;
  wire [63:0]s_axis_cc_tdata;
  wire [1:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [63:0]s_axis_rq_tdata;
  wire [1:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire store_ltssm;
  wire sys_reset;
  wire sys_reset_0;
  wire [0:0]txdetectrx;
  wire txdetectrx_mux;
  wire [0:0]txelecidle;
  wire txelecidle_mux;
  wire user_lnk_up;
  wire user_reset_int;
  wire user_reset_int_reg;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;

  pcie3_7x_0_pcie3_7x_0_pcie_force_adapt force_adapt_i
       (.D(D[0]),
        .PIPERX0DATA(pipe_rx0_data_pcie),
        .PIPERX0EQCONTROL(pipe_rx0_eqcontrol_pcie),
        .PIPERX1DATA(force_adapt_i_n_0),
        .PIPETXRATE(PIPETXRATE[1]),
        .RXDATA(RXDATA),
        .cfg_current_speed(cfg_current_speed[2]),
        .\eq_state_reg[1]_0 (\eq_state_reg[1] ),
        .in0(in0),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_userclk2_in(pipe_userclk2_in));
  pcie3_7x_0_pcie3_7x_0_pcie_7vx pcie_7vx_i
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .D(D),
        .DOADO(cfg_tph_stt_read_data),
        .\FSM_onehot_reg_state_reg[3] (pcie_7vx_i_n_840),
        .PIPERX0DATA(pipe_rx0_data_pcie),
        .PIPERX0EQCONTROL(pipe_rx0_eqcontrol_pcie),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX1DATA(force_adapt_i_n_0),
        .PIPETX0CHARISK(PIPETX0CHARISK),
        .PIPETX0DATA(PIPETX0DATA),
        .PIPETX0POWERDOWN(PIPETX0POWERDOWN),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE),
        .Q({pcie_init_ctrl_7vx_i_n_4,cfg_mc_update_request}),
        .RXCHARISK(RXCHARISK),
        .TXCHARDISPMODE(TXCHARDISPMODE),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_config_space_enable_0(cfg_config_space_enable_0),
        .cfg_config_space_enable_1(cfg_config_space_enable_1),
        .cfg_config_space_enable_2(cfg_config_space_enable_2),
        .cfg_config_space_enable_3(cfg_config_space_enable_3),
        .cfg_config_space_enable_4(cfg_config_space_enable_4),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_cor_out_0(cfg_err_cor_out_0),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_input_update_done(cfg_input_update_done),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address(cfg_interrupt_msix_address),
        .cfg_interrupt_msix_data(cfg_interrupt_msix_data),
        .cfg_interrupt_msix_enable(cfg_interrupt_msix_enable),
        .cfg_interrupt_msix_fail(cfg_interrupt_msix_fail),
        .cfg_interrupt_msix_int(cfg_interrupt_msix_int),
        .cfg_interrupt_msix_mask(cfg_interrupt_msix_mask),
        .cfg_interrupt_msix_sent(cfg_interrupt_msix_sent),
        .cfg_interrupt_msix_vf_enable(cfg_interrupt_msix_vf_enable),
        .cfg_interrupt_msix_vf_mask(cfg_interrupt_msix_vf_mask),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mc_update_done(cfg_mc_update_done),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_tph_stt_read_data_valid(cfg_tph_stt_read_data_valid),
        .cfg_tph_stt_read_enable(cfg_tph_stt_read_enable),
        .cfg_tph_stt_write_enable(cfg_tph_stt_write_enable),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .data0(data0),
        .in0(in0),
        .ltssm_reg2(ltssm_reg2),
        .\ltssm_reg2_reg[0] (store_ltssm),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .mgmt_reset_n(mgmt_reset_n),
        .mgmt_sticky_reset_n(mgmt_sticky_reset_n),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_reset_n(pipe_reset_n),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_eqdone(pipe_rx0_eqdone),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_tx0_eqdone(pipe_tx0_eqdone),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .powerdown(powerdown),
        .reset_n(reset_n),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .sys_reset(sys_reset),
        .sys_reset_0(sys_reset_0),
        .txdetectrx(txdetectrx),
        .txdetectrx_mux(txdetectrx_mux),
        .txelecidle(txelecidle),
        .txelecidle_mux(txelecidle_mux),
        .user_lnk_up(user_lnk_up),
        .user_reset_int(user_reset_int),
        .user_reset_int_reg(user_reset_int_reg));
  pcie3_7x_0_pcie3_7x_0_pcie_init_ctrl_7vx pcie_init_ctrl_7vx_i
       (.D(pcie_7vx_i_n_840),
        .Q({pcie_init_ctrl_7vx_i_n_4,cfg_mc_update_request}),
        .cfg_input_update_done(cfg_input_update_done),
        .cfg_mc_update_done(cfg_mc_update_done),
        .data0(data0),
        .mgmt_reset_n(mgmt_reset_n),
        .mgmt_sticky_reset_n(mgmt_sticky_reset_n),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_reset_n(pipe_reset_n),
        .pipe_userclk2_in(pipe_userclk2_in),
        .\reg_phy_rdy_reg[0]_0 (\reg_phy_rdy_reg[0] ),
        .reset_n(reset_n));
  pcie3_7x_0_pcie3_7x_0_pcie_tlp_tph_tbl_7vx pcie_tlp_tph_tbl_7vx_i
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .DOADO(cfg_tph_stt_read_data),
        .cfg_tph_stt_read_data_valid(cfg_tph_stt_read_data_valid),
        .cfg_tph_stt_read_enable(cfg_tph_stt_read_enable),
        .cfg_tph_stt_write_enable(cfg_tph_stt_write_enable),
        .data0(data0),
        .pipe_userclk2_in(pipe_userclk2_in),
        .reset_n(reset_n),
        .user_tph_function_num(user_tph_function_num),
        .user_tph_stt_address(user_tph_stt_address),
        .user_tph_stt_read_data(user_tph_stt_read_data),
        .user_tph_stt_read_data_valid(user_tph_stt_read_data_valid),
        .user_tph_stt_read_enable(user_tph_stt_read_enable));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_drp" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_drp
   (drp_done,
    Q,
    drp_mux_en,
    drp_mux_we,
    DRPADDR,
    DRPDI,
    SR,
    DRP_X16X20_MODE0,
    pipe_dclk_in,
    DRP_START0,
    ext_ch_gt_drprdy,
    DRP_X160,
    rst_gtreset,
    PIPETXRATE,
    ext_ch_gt_drpdo,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpdi);
  output drp_done;
  output [6:0]Q;
  output drp_mux_en;
  output drp_mux_we;
  output [8:0]DRPADDR;
  output [15:0]DRPDI;
  input [0:0]SR;
  input DRP_X16X20_MODE0;
  input pipe_dclk_in;
  input DRP_START0;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_X160;
  input rst_gtreset;
  input [1:0]PIPETXRATE;
  input [15:0]ext_ch_gt_drpdo;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [8:0]ext_ch_gt_drpaddr;
  input [15:0]ext_ch_gt_drpdi;

  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_START0;
  wire DRP_X160;
  wire DRP_X16X20_MODE0;
  wire [1:0]PIPETXRATE;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [5:0]addr_reg;
  wire \addr_reg[6]_i_1_n_0 ;
  wire \addr_reg[7]_i_1_n_0 ;
  wire \addr_reg_reg_n_0_[0] ;
  wire \addr_reg_reg_n_0_[1] ;
  wire \addr_reg_reg_n_0_[2] ;
  wire \addr_reg_reg_n_0_[3] ;
  wire \addr_reg_reg_n_0_[4] ;
  wire \addr_reg_reg_n_0_[5] ;
  wire \addr_reg_reg_n_0_[6] ;
  wire \addr_reg_reg_n_0_[7] ;
  wire [15:0]di_reg;
  wire \di_reg[0]_i_2_n_0 ;
  wire \di_reg[11]_i_2_n_0 ;
  wire \di_reg[11]_i_3_n_0 ;
  wire \di_reg[11]_i_4_n_0 ;
  wire \di_reg[11]_i_5_n_0 ;
  wire \di_reg[11]_i_6_n_0 ;
  wire \di_reg[12]_i_2_n_0 ;
  wire \di_reg[12]_i_3_n_0 ;
  wire \di_reg[12]_i_4_n_0 ;
  wire \di_reg[12]_i_5_n_0 ;
  wire \di_reg[12]_i_6_n_0 ;
  wire \di_reg[13]_i_2_n_0 ;
  wire \di_reg[13]_i_3_n_0 ;
  wire \di_reg[13]_i_4_n_0 ;
  wire \di_reg[13]_i_5_n_0 ;
  wire \di_reg[14]_i_2_n_0 ;
  wire \di_reg[14]_i_3_n_0 ;
  wire \di_reg[14]_i_4_n_0 ;
  wire \di_reg[14]_i_5_n_0 ;
  wire \di_reg[14]_i_6_n_0 ;
  wire \di_reg[1]_i_2_n_0 ;
  wire \di_reg[1]_i_3_n_0 ;
  wire \di_reg[1]_i_4_n_0 ;
  wire \di_reg[1]_i_5_n_0 ;
  wire \di_reg[2]_i_2_n_0 ;
  wire \di_reg[2]_i_3_n_0 ;
  wire \di_reg[2]_i_4_n_0 ;
  wire \di_reg[4]_i_2_n_0 ;
  wire \di_reg[4]_i_3_n_0 ;
  wire \di_reg[4]_i_4_n_0 ;
  wire \di_reg[4]_i_5_n_0 ;
  wire \di_reg[5]_i_2_n_0 ;
  wire \di_reg[6]_i_2_n_0 ;
  wire \di_reg[6]_i_3_n_0 ;
  wire \di_reg[6]_i_4_n_0 ;
  wire \di_reg[9]_i_2_n_0 ;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[15] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [15:0]do_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [15:0]do_reg2;
  wire done;
  wire done_i_2_n_0;
  wire drp_done;
  wire drp_mux_en;
  wire drp_mux_we;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire \fsm[0]_i_2__0_n_0 ;
  wire \fsm[1]_i_2__0_n_0 ;
  wire \fsm_inferred__2/i___1_n_0 ;
  wire \fsm_inferred__2/i___2_n_0 ;
  wire \fsm_inferred__2/i___3_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_58_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_59_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_65_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gtxreset_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gtxreset_reg2;
  wire index;
  wire \index[0]_i_1_n_0 ;
  wire \index[1]_i_1_n_0 ;
  wire \index[2]_i_1_n_0 ;
  wire \index[3]_i_1_n_0 ;
  wire \index[4]_i_2_n_0 ;
  wire \index[4]_i_3_n_0 ;
  wire \index[4]_i_4_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire \index_reg_n_0_[3] ;
  wire \index_reg_n_0_[4] ;
  wire [0:0]load_cnt;
  wire \load_cnt[0]_i_1__0_n_0 ;
  wire [6:0]p_0_in__0;
  wire pipe_dclk_in;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rdy_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rdy_reg2;
  wire rst_gtreset;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire start_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire x16_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire x16_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire x16x20_mode_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire x16x20_mode_reg2;

  LUT6 #(
    .INIT(64'h050F50555F5A0554)) 
    \addr_reg[0]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(x16x20_mode_reg2),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[2] ),
        .O(addr_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00B00C0C)) 
    \addr_reg[1]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[4] ),
        .I4(\index_reg_n_0_[3] ),
        .O(addr_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h003034C0)) 
    \addr_reg[2]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[4] ),
        .O(addr_reg[2]));
  LUT6 #(
    .INIT(64'h07FD079C07FD079D)) 
    \addr_reg[3]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[4] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(x16x20_mode_reg2),
        .O(addr_reg[3]));
  LUT6 #(
    .INIT(64'h00000000EEBBFF10)) 
    \addr_reg[4]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(x16x20_mode_reg2),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(addr_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00100FAA)) 
    \addr_reg[5]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[3] ),
        .O(addr_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h01040504)) 
    \addr_reg[6]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[0] ),
        .O(\addr_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0A05F000F000FB)) 
    \addr_reg[7]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(x16x20_mode_reg2),
        .I2(\index_reg_n_0_[4] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\addr_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(addr_reg[0]),
        .Q(\addr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(addr_reg[1]),
        .Q(\addr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(addr_reg[2]),
        .Q(\addr_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(addr_reg[3]),
        .Q(\addr_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(addr_reg[4]),
        .Q(\addr_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(addr_reg[5]),
        .Q(\addr_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[6]_i_1_n_0 ),
        .Q(\addr_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr_reg[7]_i_1_n_0 ),
        .Q(\addr_reg_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000005555CFC0)) 
    \di_reg[0]_i_1 
       (.I0(\di_reg[0]_i_2_n_0 ),
        .I1(do_reg2[0]),
        .I2(\di_reg[2]_i_3_n_0 ),
        .I3(\di_reg[12]_i_4_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(di_reg[0]));
  LUT6 #(
    .INIT(64'hF200F2FFF000FFFF)) 
    \di_reg[0]_i_2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[0]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h022A2E2202222222)) 
    \di_reg[10]_i_1 
       (.I0(do_reg2[10]),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[0] ),
        .O(di_reg[10]));
  LUT6 #(
    .INIT(64'h44FF44FF40FFFFFF)) 
    \di_reg[11]_i_2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(do_reg2[11]),
        .I2(\di_reg[11]_i_4_n_0 ),
        .I3(\di_reg[11]_i_5_n_0 ),
        .I4(\di_reg[11]_i_6_n_0 ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010001050100010)) 
    \di_reg[11]_i_3 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\di_reg[12]_i_4_n_0 ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[11]),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \di_reg[11]_i_4 
       (.I0(x16x20_mode_reg2),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .O(\di_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF4FFFFFFF4F)) 
    \di_reg[11]_i_5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(do_reg2[11]),
        .O(\di_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h77FF77FF77FC77FF)) 
    \di_reg[11]_i_6 
       (.I0(do_reg2[11]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(x16x20_mode_reg2),
        .I5(x16_reg2),
        .O(\di_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF100E000)) 
    \di_reg[12]_i_1 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\di_reg[12]_i_2_n_0 ),
        .I2(do_reg2[12]),
        .I3(\di_reg[12]_i_3_n_0 ),
        .I4(\di_reg[12]_i_4_n_0 ),
        .I5(\di_reg[12]_i_5_n_0 ),
        .O(di_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \di_reg[12]_i_2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .O(\di_reg[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \di_reg[12]_i_3 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .O(\di_reg[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[12]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(\di_reg[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0808002000000020)) 
    \di_reg[12]_i_5 
       (.I0(\di_reg[12]_i_6_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\di_reg[12]_i_4_n_0 ),
        .I4(\index_reg_n_0_[0] ),
        .I5(do_reg2[12]),
        .O(\di_reg[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \di_reg[12]_i_6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .O(\di_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55750000)) 
    \di_reg[13]_i_1 
       (.I0(\di_reg[13]_i_2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\di_reg[13]_i_3_n_0 ),
        .I4(do_reg2[13]),
        .I5(\di_reg[13]_i_4_n_0 ),
        .O(di_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    \di_reg[13]_i_2 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[0] ),
        .O(\di_reg[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \di_reg[13]_i_3 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .O(\di_reg[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF8D8D)) 
    \di_reg[13]_i_4 
       (.I0(\di_reg[12]_i_2_n_0 ),
        .I1(do_reg2[13]),
        .I2(\di_reg[12]_i_4_n_0 ),
        .I3(\di_reg[13]_i_5_n_0 ),
        .I4(\index_reg_n_0_[4] ),
        .I5(\index_reg_n_0_[3] ),
        .O(\di_reg[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBAFF)) 
    \di_reg[13]_i_5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(rate_reg2[0]),
        .I2(rate_reg2[1]),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[2] ),
        .O(\di_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF4FFF4)) 
    \di_reg[14]_i_1 
       (.I0(\di_reg[14]_i_2_n_0 ),
        .I1(\di_reg[14]_i_3_n_0 ),
        .I2(\di_reg[14]_i_4_n_0 ),
        .I3(\di_reg[14]_i_5_n_0 ),
        .I4(do_reg2[14]),
        .I5(\index_reg_n_0_[2] ),
        .O(di_reg[14]));
  LUT6 #(
    .INIT(64'h5DD551D55DD55DD5)) 
    \di_reg[14]_i_2 
       (.I0(do_reg2[14]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\di_reg[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \di_reg[14]_i_3 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[4] ),
        .O(\di_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0050004444505050)) 
    \di_reg[14]_i_4 
       (.I0(\di_reg[14]_i_6_n_0 ),
        .I1(\di_reg[12]_i_4_n_0 ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \di_reg[14]_i_5 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .O(\di_reg[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \di_reg[14]_i_6 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .O(\di_reg[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000022AA00B0AAAA)) 
    \di_reg[15]_i_1 
       (.I0(do_reg2[15]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[4] ),
        .I5(\index_reg_n_0_[3] ),
        .O(di_reg[15]));
  LUT6 #(
    .INIT(64'h313D313D313D010D)) 
    \di_reg[1]_i_1 
       (.I0(\di_reg[1]_i_2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[4] ),
        .I3(\di_reg[1]_i_3_n_0 ),
        .I4(\di_reg[1]_i_4_n_0 ),
        .I5(\di_reg[1]_i_5_n_0 ),
        .O(di_reg[1]));
  LUT6 #(
    .INIT(64'h111155554744DDDD)) 
    \di_reg[1]_i_2 
       (.I0(do_reg2[1]),
        .I1(\index_reg_n_0_[0] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\di_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FDFFF000FFFF)) 
    \di_reg[1]_i_3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[1]),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \di_reg[1]_i_4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[2] ),
        .O(\di_reg[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \di_reg[1]_i_5 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\di_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFEFEEE)) 
    \di_reg[2]_i_1 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\di_reg[2]_i_2_n_0 ),
        .I2(do_reg2[2]),
        .I3(\di_reg[2]_i_3_n_0 ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[2]_i_4_n_0 ),
        .O(di_reg[2]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \di_reg[2]_i_2 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \di_reg[2]_i_3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .O(\di_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEAAEEEECAAACEEE)) 
    \di_reg[2]_i_4 
       (.I0(\index_reg_n_0_[4] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(do_reg2[2]),
        .I5(\index_reg_n_0_[2] ),
        .O(\di_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h003A08AA002ACFAA)) 
    \di_reg[3]_i_1 
       (.I0(do_reg2[3]),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[4] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[2] ),
        .O(di_reg[3]));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \di_reg[4]_i_1 
       (.I0(\di_reg[4]_i_2_n_0 ),
        .I1(\di_reg[14]_i_3_n_0 ),
        .I2(\di_reg[4]_i_3_n_0 ),
        .I3(\di_reg[4]_i_4_n_0 ),
        .I4(do_reg2[4]),
        .I5(\di_reg[4]_i_5_n_0 ),
        .O(di_reg[4]));
  LUT6 #(
    .INIT(64'h7455745555555547)) 
    \di_reg[4]_i_2 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[2] ),
        .I2(\di_reg[12]_i_4_n_0 ),
        .I3(\index_reg_n_0_[1] ),
        .I4(x16x20_mode_reg2),
        .I5(\index_reg_n_0_[0] ),
        .O(\di_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080A00A008AA00A)) 
    \di_reg[4]_i_3 
       (.I0(\di_reg[12]_i_6_n_0 ),
        .I1(do_reg2[4]),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\di_reg[12]_i_4_n_0 ),
        .O(\di_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \di_reg[4]_i_4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[4] ),
        .O(\di_reg[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \di_reg[4]_i_5 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .O(\di_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000553000305530)) 
    \di_reg[5]_i_1 
       (.I0(\di_reg[5]_i_2_n_0 ),
        .I1(\di_reg[6]_i_3_n_0 ),
        .I2(do_reg2[5]),
        .I3(\index_reg_n_0_[4] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\di_reg[13]_i_3_n_0 ),
        .O(di_reg[5]));
  LUT6 #(
    .INIT(64'hFFFF0F4400FFFFFF)) 
    \di_reg[5]_i_2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[5]),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\index_reg_n_0_[2] ),
        .O(\di_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11110F0011110000)) 
    \di_reg[6]_i_1 
       (.I0(\di_reg[6]_i_2_n_0 ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\di_reg[6]_i_3_n_0 ),
        .I3(do_reg2[6]),
        .I4(\index_reg_n_0_[4] ),
        .I5(\di_reg[6]_i_4_n_0 ),
        .O(di_reg[6]));
  LUT6 #(
    .INIT(64'hFFFF00FF55FFF3FF)) 
    \di_reg[6]_i_2 
       (.I0(do_reg2[6]),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\index_reg_n_0_[1] ),
        .O(\di_reg[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \di_reg[6]_i_3 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(x16x20_mode_reg2),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .O(\di_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h77BF)) 
    \di_reg[6]_i_4 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[3] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[1] ),
        .O(\di_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00283FFF00200100)) 
    \di_reg[7]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[4] ),
        .I5(do_reg2[7]),
        .O(di_reg[7]));
  LUT6 #(
    .INIT(64'h00283FFF00200000)) 
    \di_reg[8]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[3] ),
        .I4(\index_reg_n_0_[4] ),
        .I5(do_reg2[8]),
        .O(di_reg[8]));
  LUT6 #(
    .INIT(64'h0737373704040404)) 
    \di_reg[9]_i_1 
       (.I0(\di_reg[9]_i_2_n_0 ),
        .I1(\index_reg_n_0_[4] ),
        .I2(\index_reg_n_0_[3] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(do_reg2[9]),
        .O(di_reg[9]));
  LUT6 #(
    .INIT(64'hF002FFFFF0F2FFFF)) 
    \di_reg[9]_i_2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(do_reg2[9]),
        .O(\di_reg[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(SR));
  MUXF7 \di_reg_reg[11]_i_1 
       (.I0(\di_reg[11]_i_2_n_0 ),
        .I1(\di_reg[11]_i_3_n_0 ),
        .O(di_reg[11]),
        .S(\index_reg_n_0_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[15]),
        .Q(\di_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di_reg[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000010)) 
    done_i_1__0
       (.I0(done_i_2_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(start_reg2),
        .I4(Q[6]),
        .O(done));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    done_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(drp_done),
        .R(SR));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \fsm[0]_i_1__1 
       (.I0(Q[6]),
        .I1(\fsm[0]_i_2__0_n_0 ),
        .I2(\fsm_inferred__2/i___3_n_0 ),
        .I3(Q[0]),
        .I4(start_reg2),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h000000C000000002)) 
    \fsm[0]_i_2__0 
       (.I0(x16x20_mode_reg2),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[3] ),
        .I5(\index_reg_n_0_[4] ),
        .O(\fsm[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA202020AAAAAAAA)) 
    \fsm[1]_i_1__1 
       (.I0(\fsm_inferred__2/i___3_n_0 ),
        .I1(load_cnt),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(start_reg2),
        .I5(\fsm[1]_i_2__0_n_0 ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fsm[1]_i_2__0 
       (.I0(\fsm[0]_i_2__0_n_0 ),
        .I1(Q[6]),
        .O(\fsm[1]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[2]_i_1__1 
       (.I0(Q[1]),
        .I1(load_cnt),
        .I2(\fsm_inferred__2/i___3_n_0 ),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \fsm[3]_i_1__1 
       (.I0(\fsm_inferred__2/i___3_n_0 ),
        .I1(Q[2]),
        .I2(rdy_reg2),
        .I3(Q[3]),
        .O(p_0_in__0[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__1 
       (.I0(Q[3]),
        .I1(\fsm_inferred__2/i___3_n_0 ),
        .I2(rdy_reg2),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \fsm[5]_i_1__1 
       (.I0(\fsm_inferred__2/i___3_n_0 ),
        .I1(Q[4]),
        .I2(rdy_reg2),
        .I3(Q[5]),
        .O(p_0_in__0[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1__0 
       (.I0(Q[5]),
        .I1(\fsm_inferred__2/i___3_n_0 ),
        .I2(rdy_reg2),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm_inferred__2/i___1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\fsm_inferred__2/i___1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm_inferred__2/i___2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\fsm_inferred__2/i___2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm_inferred__2/i___3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\fsm_inferred__2/i___1_n_0 ),
        .I4(\fsm_inferred__2/i___2_n_0 ),
        .O(\fsm_inferred__2/i___3_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_READ:0000100,FSM_RRDY:0001000,FSM_WRITE:0010000,FSM_WRDY:0100000,FSM_DONE:1000000,FSM_LOAD:0000010,FSM_IDLE:0000001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:0000100,FSM_RRDY:0001000,FSM_WRITE:0010000,FSM_WRDY:0100000,FSM_DONE:1000000,FSM_LOAD:0000010,FSM_IDLE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:0000100,FSM_RRDY:0001000,FSM_WRITE:0010000,FSM_WRDY:0100000,FSM_DONE:1000000,FSM_LOAD:0000010,FSM_IDLE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:0000100,FSM_RRDY:0001000,FSM_WRITE:0010000,FSM_WRDY:0100000,FSM_DONE:1000000,FSM_LOAD:0000010,FSM_IDLE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(Q[3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:0000100,FSM_RRDY:0001000,FSM_WRITE:0010000,FSM_WRDY:0100000,FSM_DONE:1000000,FSM_LOAD:0000010,FSM_IDLE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(Q[4]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:0000100,FSM_RRDY:0001000,FSM_WRITE:0010000,FSM_WRDY:0100000,FSM_DONE:1000000,FSM_LOAD:0000010,FSM_IDLE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(Q[5]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:0000100,FSM_RRDY:0001000,FSM_WRITE:0010000,FSM_WRDY:0100000,FSM_DONE:1000000,FSM_LOAD:0000010,FSM_IDLE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(Q[6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_12 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[15] ),
        .O(DRPDI[15]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_13 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[14] ),
        .O(DRPDI[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_14 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[13] ),
        .O(DRPDI[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_15 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[12] ),
        .O(DRPDI[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_16 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[11] ),
        .O(DRPDI[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_17 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[10] ),
        .O(DRPDI[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_18 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[9] ),
        .O(DRPDI[9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_19 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[8] ),
        .O(DRPDI[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_20 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[7] ),
        .O(DRPDI[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_21 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[6] ),
        .O(DRPDI[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_22 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[5] ),
        .O(DRPDI[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_23 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[4] ),
        .O(DRPDI[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_24 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[3] ),
        .O(DRPDI[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_25 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[2] ),
        .O(DRPDI[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_26 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[1] ),
        .O(DRPDI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_27 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(Q[0]),
        .I2(\di_reg_reg_n_0_[0] ),
        .O(DRPDI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040004)) 
    \gth_channel.gthe2_channel_i_i_3 
       (.I0(\gth_channel.gthe2_channel_i_i_58_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ext_ch_gt_drpen),
        .I5(\gth_channel.gthe2_channel_i_i_59_n_0 ),
        .O(drp_mux_en));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gth_channel.gthe2_channel_i_i_4 
       (.I0(\gth_channel.gthe2_channel_i_i_59_n_0 ),
        .I1(ext_ch_gt_drpwe),
        .I2(Q[0]),
        .O(drp_mux_we));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_49 
       (.I0(Q[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_50 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(Q[0]),
        .I2(\addr_reg_reg_n_0_[7] ),
        .O(DRPADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_51 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(Q[0]),
        .I2(\addr_reg_reg_n_0_[6] ),
        .O(DRPADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_52 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(Q[0]),
        .I2(\addr_reg_reg_n_0_[5] ),
        .O(DRPADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_53 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(Q[0]),
        .I2(\addr_reg_reg_n_0_[4] ),
        .O(DRPADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_54 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(Q[0]),
        .I2(\addr_reg_reg_n_0_[3] ),
        .O(DRPADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_55 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(Q[0]),
        .I2(\addr_reg_reg_n_0_[2] ),
        .O(DRPADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_56 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(Q[0]),
        .I2(\addr_reg_reg_n_0_[1] ),
        .O(DRPADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_57 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(Q[0]),
        .I2(\addr_reg_reg_n_0_[0] ),
        .O(DRPADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gth_channel.gthe2_channel_i_i_58 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\gth_channel.gthe2_channel_i_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gth_channel.gthe2_channel_i_i_59 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\gth_channel.gthe2_channel_i_i_65_n_0 ),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\gth_channel.gthe2_channel_i_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gth_channel.gthe2_channel_i_i_65 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\gth_channel.gthe2_channel_i_i_65_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \index[0]_i_1 
       (.I0(\index[4]_i_4_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \index[1]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index[4]_i_4_n_0 ),
        .O(\index[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \index[2]_i_1 
       (.I0(\index[4]_i_4_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .O(\index[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \index[3]_i_1 
       (.I0(\index[4]_i_4_n_0 ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[3] ),
        .O(\index[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFFFFFF)) 
    \index[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(\index[4]_i_3_n_0 ),
        .O(index));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \index[4]_i_2 
       (.I0(\index_reg_n_0_[3] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[4] ),
        .I5(\index[4]_i_4_n_0 ),
        .O(\index[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010113)) 
    \index[4]_i_3 
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\index[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \index[4]_i_4 
       (.I0(Q[6]),
        .I1(\fsm[0]_i_2__0_n_0 ),
        .I2(done_i_2_n_0),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\index[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(index),
        .D(\index[0]_i_1_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(index),
        .D(\index[1]_i_1_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(index),
        .D(\index[2]_i_1_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(index),
        .D(\index[3]_i_1_n_0 ),
        .Q(\index_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(index),
        .D(\index[4]_i_2_n_0 ),
        .Q(\index_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \load_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\gth_channel.gthe2_channel_i_i_58_n_0 ),
        .O(\load_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1__0_n_0 ),
        .Q(load_cnt),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_START0),
        .Q(start_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X160),
        .Q(x16_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(DRP_X16X20_MODE0),
        .Q(x16x20_mode_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_eq" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_eq
   (out,
    new_txcoeff_done_reg,
    rxeqscan_adapt_done,
    pipe_tx0_eqdone,
    pipe_rx0_eqdone,
    adapt_done_cnt_reg,
    rxeqscan_lffs_sel,
    rxeq_adapt_done_reg_reg_0,
    new_txcoeff,
    \rxeq_new_txcoeff_reg[2]_0 ,
    rxeq_lffs_sel_reg_0,
    pipe_rx0_eq_adapt_done,
    Q,
    \FSM_onehot_fsm_rx_reg[2]_0 ,
    \FSM_onehot_fsm_rx_reg[5]_0 ,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    \FSM_onehot_fsm_reg[1] ,
    new_txcoeff_req_reg2_reg,
    \txeq_txcoeff_reg[18]_0 ,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    \rxeq_control_reg2_reg[0]_0 ,
    \FSM_onehot_fsm_rx_reg[5]_1 ,
    \FSM_onehot_fsm_rx_reg[3]_0 ,
    pipe_rx0_eq_lffs_sel,
    lffs_sel_reg,
    pipe_pclk_in,
    QPLL_DRP_GEN3,
    adapt_done_cnt_reg_0,
    lffs_sel_reg_0,
    rxeq_adapt_done_reg_reg_1,
    \new_txcoeff_reg[2] ,
    \rxeq_new_txcoeff_reg[2]_1 ,
    rxeq_lffs_sel_reg_1,
    rxeq_adapt_done_reg_0,
    D,
    \txeq_deemph_reg1_reg[5]_0 ,
    \txeq_preset_reg1_reg[3]_0 ,
    \rxeq_preset_reg1_reg[2]_0 ,
    \rxeq_control_reg1_reg[1]_0 ,
    \rxeq_txpreset_reg1_reg[3]_0 ,
    \rxeq_lffs_reg1_reg[5]_0 );
  output [1:0]out;
  output new_txcoeff_done_reg;
  output rxeqscan_adapt_done;
  output pipe_tx0_eqdone;
  output pipe_rx0_eqdone;
  output adapt_done_cnt_reg;
  output rxeqscan_lffs_sel;
  output rxeq_adapt_done_reg_reg_0;
  output [0:0]new_txcoeff;
  output \rxeq_new_txcoeff_reg[2]_0 ;
  output rxeq_lffs_sel_reg_0;
  output pipe_rx0_eq_adapt_done;
  output [3:0]Q;
  output \FSM_onehot_fsm_rx_reg[2]_0 ;
  output [0:0]\FSM_onehot_fsm_rx_reg[5]_0 ;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output \FSM_onehot_fsm_reg[1] ;
  output new_txcoeff_req_reg2_reg;
  output [15:0]\txeq_txcoeff_reg[18]_0 ;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output \rxeq_control_reg2_reg[0]_0 ;
  output \FSM_onehot_fsm_rx_reg[5]_1 ;
  output \FSM_onehot_fsm_rx_reg[3]_0 ;
  output pipe_rx0_eq_lffs_sel;
  input lffs_sel_reg;
  input pipe_pclk_in;
  input QPLL_DRP_GEN3;
  input adapt_done_cnt_reg_0;
  input lffs_sel_reg_0;
  input rxeq_adapt_done_reg_reg_1;
  input \new_txcoeff_reg[2] ;
  input \rxeq_new_txcoeff_reg[2]_1 ;
  input rxeq_lffs_sel_reg_1;
  input rxeq_adapt_done_reg_0;
  input [1:0]D;
  input [5:0]\txeq_deemph_reg1_reg[5]_0 ;
  input [3:0]\txeq_preset_reg1_reg[3]_0 ;
  input [2:0]\rxeq_preset_reg1_reg[2]_0 ;
  input [1:0]\rxeq_control_reg1_reg[1]_0 ;
  input [3:0]\rxeq_txpreset_reg1_reg[3]_0 ;
  input [5:0]\rxeq_lffs_reg1_reg[5]_0 ;

  wire [1:0]D;
  wire \FSM_onehot_fsm_reg[1] ;
  wire \FSM_onehot_fsm_rx[1]_i_1_n_0 ;
  wire \FSM_onehot_fsm_rx[3]_i_1_n_0 ;
  wire \FSM_onehot_fsm_rx[4]_i_1_n_0 ;
  wire \FSM_onehot_fsm_rx_reg[2]_0 ;
  wire \FSM_onehot_fsm_rx_reg[3]_0 ;
  wire [0:0]\FSM_onehot_fsm_rx_reg[5]_0 ;
  wire \FSM_onehot_fsm_rx_reg[5]_1 ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[3] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[4] ;
  wire \FSM_onehot_fsm_rx_reg_n_0_[6] ;
  wire \FSM_sequential_fsm_tx[0]_i_1_n_0 ;
  wire \FSM_sequential_fsm_tx[1]_i_1_n_0 ;
  wire \FSM_sequential_fsm_tx[1]_i_2_n_0 ;
  wire \FSM_sequential_fsm_tx[2]_i_1_n_0 ;
  wire \FSM_sequential_fsm_tx[2]_i_2_n_0 ;
  wire \FSM_sequential_fsm_tx[2]_i_3_n_0 ;
  wire \FSM_sequential_fsm_tx[2]_i_4_n_0 ;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [3:0]Q;
  wire QPLL_DRP_GEN3;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire adapt_done_cnt_reg;
  wire adapt_done_cnt_reg_0;
  wire [2:0]fsm_tx;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg2;
  wire [11:0]in10;
  wire lffs_sel_reg;
  wire lffs_sel_reg_0;
  wire [0:0]new_txcoeff;
  wire new_txcoeff_done_reg;
  wire \new_txcoeff_reg[2] ;
  wire new_txcoeff_req_reg2_reg;
  wire [17:0]p_0_out;
  wire pipe_pclk_in;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_eqdone;
  wire pipe_tx0_eqdone;
  wire rxeq_adapt_done_reg_0;
  wire rxeq_adapt_done_reg_reg_0;
  wire rxeq_adapt_done_reg_reg_1;
  wire [1:0]rxeq_cnt;
  wire \rxeq_cnt[2]_i_1_n_0 ;
  wire \rxeq_cnt_reg_n_0_[0] ;
  wire \rxeq_cnt_reg_n_0_[1] ;
  wire \rxeq_cnt_reg_n_0_[2] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rxeq_control_reg1;
  wire [1:0]\rxeq_control_reg1_reg[1]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rxeq_control_reg2;
  wire \rxeq_control_reg2_reg[0]_0 ;
  wire rxeq_done;
  wire [5:0]rxeq_fs;
  wire \rxeq_fs[5]_i_1_n_0 ;
  wire \rxeq_fs_reg_n_0_[0] ;
  wire \rxeq_fs_reg_n_0_[1] ;
  wire \rxeq_fs_reg_n_0_[2] ;
  wire \rxeq_fs_reg_n_0_[3] ;
  wire \rxeq_fs_reg_n_0_[4] ;
  wire \rxeq_fs_reg_n_0_[5] ;
  wire [5:0]rxeq_lf;
  wire \rxeq_lf[5]_i_1_n_0 ;
  wire \rxeq_lf_reg_n_0_[0] ;
  wire \rxeq_lf_reg_n_0_[1] ;
  wire \rxeq_lf_reg_n_0_[2] ;
  wire \rxeq_lf_reg_n_0_[3] ;
  wire \rxeq_lf_reg_n_0_[4] ;
  wire \rxeq_lf_reg_n_0_[5] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]rxeq_lffs_reg1;
  wire [5:0]\rxeq_lffs_reg1_reg[5]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]rxeq_lffs_reg2;
  wire rxeq_lffs_sel_reg_0;
  wire rxeq_lffs_sel_reg_1;
  wire \rxeq_new_txcoeff_reg[2]_0 ;
  wire \rxeq_new_txcoeff_reg[2]_1 ;
  wire rxeq_new_txcoeff_req;
  wire rxeq_new_txcoeff_req_reg_n_0;
  wire \rxeq_preset[0]_i_1_n_0 ;
  wire \rxeq_preset[1]_i_1_n_0 ;
  wire \rxeq_preset[2]_i_1_n_0 ;
  wire \rxeq_preset[2]_i_2_n_0 ;
  wire \rxeq_preset[2]_i_3_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]rxeq_preset_reg1;
  wire [2:0]\rxeq_preset_reg1_reg[2]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]rxeq_preset_reg2;
  wire \rxeq_preset_reg_n_0_[0] ;
  wire \rxeq_preset_reg_n_0_[1] ;
  wire \rxeq_preset_reg_n_0_[2] ;
  wire rxeq_preset_valid;
  wire rxeq_scan_i_n_10;
  wire rxeq_scan_i_n_11;
  wire rxeq_scan_i_n_12;
  wire [17:0]rxeq_txcoeff;
  wire \rxeq_txcoeff_reg_n_0_[0] ;
  wire \rxeq_txcoeff_reg_n_0_[1] ;
  wire \rxeq_txcoeff_reg_n_0_[2] ;
  wire \rxeq_txcoeff_reg_n_0_[3] ;
  wire \rxeq_txcoeff_reg_n_0_[4] ;
  wire \rxeq_txcoeff_reg_n_0_[5] ;
  wire [3:0]rxeq_txpreset;
  wire \rxeq_txpreset[3]_i_1_n_0 ;
  wire \rxeq_txpreset[3]_i_3_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]\rxeq_txpreset_reg1_reg[3]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]rxeq_txpreset_reg2;
  wire \rxeq_txpreset_reg_n_0_[0] ;
  wire \rxeq_txpreset_reg_n_0_[1] ;
  wire \rxeq_txpreset_reg_n_0_[2] ;
  wire \rxeq_txpreset_reg_n_0_[3] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_user_en_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_user_en_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_user_mode_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_user_mode_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [17:0]rxeq_user_txcoeff_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [17:0]rxeq_user_txcoeff_reg2;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]txeq_control_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]txeq_control_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]txeq_deemph_reg1;
  wire [5:0]\txeq_deemph_reg1_reg[5]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]txeq_deemph_reg2;
  wire txeq_done;
  wire \txeq_preset[17]_i_1_n_0 ;
  wire \txeq_preset[3]_i_1_n_0 ;
  wire \txeq_preset[7]_i_1_n_0 ;
  wire txeq_preset_done;
  wire txeq_preset_done_i_1_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]txeq_preset_reg1;
  wire [3:0]\txeq_preset_reg1_reg[3]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]txeq_preset_reg2;
  wire \txeq_preset_reg_n_0_[0] ;
  wire \txeq_preset_reg_n_0_[10] ;
  wire \txeq_preset_reg_n_0_[11] ;
  wire \txeq_preset_reg_n_0_[12] ;
  wire \txeq_preset_reg_n_0_[13] ;
  wire \txeq_preset_reg_n_0_[14] ;
  wire \txeq_preset_reg_n_0_[15] ;
  wire \txeq_preset_reg_n_0_[16] ;
  wire \txeq_preset_reg_n_0_[17] ;
  wire \txeq_preset_reg_n_0_[1] ;
  wire \txeq_preset_reg_n_0_[2] ;
  wire \txeq_preset_reg_n_0_[3] ;
  wire \txeq_preset_reg_n_0_[7] ;
  wire \txeq_preset_reg_n_0_[8] ;
  wire \txeq_preset_reg_n_0_[9] ;
  wire txeq_txcoeff;
  wire \txeq_txcoeff[0]_i_1_n_0 ;
  wire \txeq_txcoeff[0]_i_2_n_0 ;
  wire \txeq_txcoeff[10]_i_1_n_0 ;
  wire \txeq_txcoeff[10]_i_2_n_0 ;
  wire \txeq_txcoeff[11]_i_1_n_0 ;
  wire \txeq_txcoeff[11]_i_2_n_0 ;
  wire \txeq_txcoeff[12]_i_1_n_0 ;
  wire \txeq_txcoeff[12]_i_2_n_0 ;
  wire \txeq_txcoeff[13]_i_1_n_0 ;
  wire \txeq_txcoeff[13]_i_2_n_0 ;
  wire \txeq_txcoeff[14]_i_1_n_0 ;
  wire \txeq_txcoeff[14]_i_2_n_0 ;
  wire \txeq_txcoeff[15]_i_1_n_0 ;
  wire \txeq_txcoeff[15]_i_2_n_0 ;
  wire \txeq_txcoeff[16]_i_1_n_0 ;
  wire \txeq_txcoeff[16]_i_2_n_0 ;
  wire \txeq_txcoeff[17]_i_1_n_0 ;
  wire \txeq_txcoeff[17]_i_2_n_0 ;
  wire \txeq_txcoeff[18]_i_2_n_0 ;
  wire \txeq_txcoeff[18]_i_3_n_0 ;
  wire \txeq_txcoeff[1]_i_1_n_0 ;
  wire \txeq_txcoeff[1]_i_2_n_0 ;
  wire \txeq_txcoeff[2]_i_1_n_0 ;
  wire \txeq_txcoeff[2]_i_2_n_0 ;
  wire \txeq_txcoeff[3]_i_1_n_0 ;
  wire \txeq_txcoeff[3]_i_2_n_0 ;
  wire \txeq_txcoeff[4]_i_1_n_0 ;
  wire \txeq_txcoeff[4]_i_2_n_0 ;
  wire \txeq_txcoeff[5]_i_1_n_0 ;
  wire \txeq_txcoeff[5]_i_2_n_0 ;
  wire \txeq_txcoeff[6]_i_1_n_0 ;
  wire \txeq_txcoeff[6]_i_2_n_0 ;
  wire \txeq_txcoeff[7]_i_1_n_0 ;
  wire \txeq_txcoeff[7]_i_2_n_0 ;
  wire \txeq_txcoeff[8]_i_1_n_0 ;
  wire \txeq_txcoeff[8]_i_2_n_0 ;
  wire \txeq_txcoeff[9]_i_1_n_0 ;
  wire \txeq_txcoeff[9]_i_2_n_0 ;
  wire [1:0]txeq_txcoeff_cnt;
  wire \txeq_txcoeff_cnt_reg_n_0_[0] ;
  wire \txeq_txcoeff_cnt_reg_n_0_[1] ;
  wire [15:0]\txeq_txcoeff_reg[18]_0 ;
  wire \txeq_txcoeff_reg_n_0_[0] ;
  wire \txeq_txcoeff_reg_n_0_[13] ;
  wire \txeq_txcoeff_reg_n_0_[6] ;

  assign out[1:0] = rxeq_control_reg2;
  LUT3 #(
    .INIT(8'hAC)) 
    EQ_RXEQ_NEW_TXCOEFF
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(\rxeq_new_txcoeff_reg[2]_0 ),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[2]));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \FSM_onehot_fsm_rx[1]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg[2]_0 ),
        .I1(rxeq_control_reg2[1]),
        .I2(rxeq_control_reg2[0]),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm_rx[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_fsm_rx[1]_i_2 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I5(\FSM_onehot_fsm_rx_reg[5]_0 ),
        .O(\FSM_onehot_fsm_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \FSM_onehot_fsm_rx[3]_i_1 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[2] ),
        .I5(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_rx[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h2ABA2AAA)) 
    \FSM_onehot_fsm_rx[4]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\rxeq_cnt_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[2] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(\FSM_onehot_fsm_rx[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_rx[1]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .S(lffs_sel_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_12),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .R(lffs_sel_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_rx[3]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .R(lffs_sel_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_rx[4]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .R(lffs_sel_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_11),
        .Q(\FSM_onehot_fsm_rx_reg[5]_0 ),
        .R(lffs_sel_reg));
  (* FSM_ENCODED_STATES = "FSM_RXEQ_PRESET:0000100,FSM_RXEQ_TXCOEFF:0001000,FSM_RXEQ_LF:0010000,FSM_RXEQ_NEW_TXCOEFF_REQ:0100000,FSM_RXEQ_DONE:1000000,FSM_RXEQ_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_scan_i_n_10),
        .Q(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .R(lffs_sel_reg));
  LUT6 #(
    .INIT(64'hC073C043C073CC73)) 
    \FSM_sequential_fsm_tx[0]_i_1 
       (.I0(\FSM_sequential_fsm_tx[1]_i_2_n_0 ),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[0]),
        .I3(fsm_tx[2]),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_tx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F703F7C3F7C0F70)) 
    \FSM_sequential_fsm_tx[1]_i_1 
       (.I0(\FSM_sequential_fsm_tx[1]_i_2_n_0 ),
        .I1(fsm_tx[0]),
        .I2(fsm_tx[1]),
        .I3(fsm_tx[2]),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\FSM_sequential_fsm_tx[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_fsm_tx[1]_i_2 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_tx[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    \FSM_sequential_fsm_tx[2]_i_1 
       (.I0(\FSM_sequential_fsm_tx[2]_i_2_n_0 ),
        .I1(\FSM_sequential_fsm_tx[2]_i_3_n_0 ),
        .I2(fsm_tx[2]),
        .I3(\FSM_sequential_fsm_tx[2]_i_4_n_0 ),
        .I4(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I5(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fsm_tx[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7777FFF7)) 
    \FSM_sequential_fsm_tx[2]_i_2 
       (.I0(fsm_tx[1]),
        .I1(fsm_tx[2]),
        .I2(txeq_control_reg2[1]),
        .I3(txeq_control_reg2[0]),
        .I4(fsm_tx[0]),
        .O(\FSM_sequential_fsm_tx[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F800080)) 
    \FSM_sequential_fsm_tx[2]_i_3 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .I2(fsm_tx[0]),
        .I3(fsm_tx[1]),
        .I4(txeq_preset_done),
        .O(\FSM_sequential_fsm_tx[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_fsm_tx[2]_i_4 
       (.I0(fsm_tx[1]),
        .I1(fsm_tx[0]),
        .O(\FSM_sequential_fsm_tx[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_tx[0]_i_1_n_0 ),
        .Q(fsm_tx[0]),
        .S(lffs_sel_reg));
  (* FSM_ENCODED_STATES = "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_tx[1]_i_1_n_0 ),
        .Q(fsm_tx[1]),
        .R(lffs_sel_reg));
  (* FSM_ENCODED_STATES = "FSM_TXEQ_QUERY:101,FSM_TXEQ_PRESET:010,FSM_TXEQ_TXCOEFF:011,FSM_TXEQ_REMAP:100,FSM_TXEQ_DONE:110,FSM_TXEQ_IDLE:001,iSTATE:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_tx[2]_i_1_n_0 ),
        .Q(fsm_tx[2]),
        .R(lffs_sel_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    PCIE_3_0_i_i_1
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(rxeq_lffs_sel_reg_0),
        .O(pipe_rx0_eq_lffs_sel));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_148
       (.I0(rxeq_user_txcoeff_reg2[17]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[17]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_149
       (.I0(rxeq_user_txcoeff_reg2[16]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[16]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_150
       (.I0(rxeq_user_txcoeff_reg2[15]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[15]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_151
       (.I0(rxeq_user_txcoeff_reg2[14]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[14]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_152
       (.I0(rxeq_user_txcoeff_reg2[13]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[13]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_153
       (.I0(rxeq_user_txcoeff_reg2[12]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[12]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_154
       (.I0(rxeq_user_txcoeff_reg2[11]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[11]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_155
       (.I0(rxeq_user_txcoeff_reg2[10]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[10]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_156
       (.I0(rxeq_user_txcoeff_reg2[9]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[9]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_157
       (.I0(rxeq_user_txcoeff_reg2[8]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[8]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_158
       (.I0(rxeq_user_txcoeff_reg2[7]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[7]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_159
       (.I0(rxeq_user_txcoeff_reg2[6]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[6]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_160
       (.I0(rxeq_user_txcoeff_reg2[5]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[5]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_161
       (.I0(rxeq_user_txcoeff_reg2[4]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[4]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_162
       (.I0(rxeq_user_txcoeff_reg2[3]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[3]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_163
       (.I0(rxeq_user_txcoeff_reg2[1]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[1]));
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_0_i_i_164
       (.I0(rxeq_user_txcoeff_reg2[0]),
        .I1(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_GEN3),
        .Q(gen3_reg1),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(lffs_sel_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_32 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [14]),
        .O(TXPOSTCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_33 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [13]),
        .O(TXPOSTCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_34 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [12]),
        .O(TXPOSTCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_35 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [11]),
        .O(TXPOSTCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_36 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[13] ),
        .O(TXPOSTCURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_37 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [3]),
        .O(TXPRECURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_38 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [2]),
        .O(TXPRECURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_39 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [1]),
        .O(TXPRECURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_40 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [0]),
        .O(TXPRECURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_41 
       (.I0(\txeq_txcoeff_reg_n_0_[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_42 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [10]),
        .O(TXMAINCURSOR[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_43 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [9]),
        .O(TXMAINCURSOR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_44 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [8]),
        .O(TXMAINCURSOR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_45 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [7]),
        .O(TXMAINCURSOR[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_46 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [6]),
        .O(TXMAINCURSOR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_47 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg[18]_0 [5]),
        .O(TXMAINCURSOR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \gth_channel.gthe2_channel_i_i_48 
       (.I0(gen3_reg2),
        .I1(\txeq_txcoeff_reg_n_0_[6] ),
        .O(TXMAINCURSOR[0]));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg_0),
        .Q(pipe_rx0_eq_adapt_done),
        .R(lffs_sel_reg));
  LUT3 #(
    .INIT(8'h08)) 
    rxeq_adapt_done_reg_i_2
       (.I0(rxeq_control_reg2[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(rxeq_control_reg2[1]),
        .O(\rxeq_control_reg2_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg_reg_1),
        .Q(rxeq_adapt_done_reg_reg_0),
        .R(lffs_sel_reg));
  LUT5 #(
    .INIT(32'h8888FFF8)) 
    \rxeq_cnt[0]_i_1 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I4(\rxeq_cnt_reg_n_0_[0] ),
        .O(rxeq_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \rxeq_cnt[1]_i_1 
       (.I0(\rxeq_cnt_reg_n_0_[1] ),
        .I1(\rxeq_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(rxeq_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h0EEEE000)) 
    \rxeq_cnt[2]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\rxeq_cnt_reg_n_0_[0] ),
        .I3(\rxeq_cnt_reg_n_0_[1] ),
        .I4(\rxeq_cnt_reg_n_0_[2] ),
        .O(\rxeq_cnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[0]),
        .Q(\rxeq_cnt_reg_n_0_[0] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_cnt[1]),
        .Q(\rxeq_cnt_reg_n_0_[1] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_cnt[2]_i_1_n_0 ),
        .Q(\rxeq_cnt_reg_n_0_[2] ),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_control_reg1_reg[1]_0 [0]),
        .Q(rxeq_control_reg1[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_control_reg1_reg[1]_0 [1]),
        .Q(rxeq_control_reg1[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_done),
        .Q(pipe_rx0_eqdone),
        .R(lffs_sel_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[0]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[0]),
        .O(rxeq_fs[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[1]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[1]),
        .O(rxeq_fs[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[2]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[2]),
        .O(rxeq_fs[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[3]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[3]),
        .O(rxeq_fs[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[4]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[4]),
        .O(rxeq_fs[4]));
  LUT3 #(
    .INIT(8'hF8)) 
    \rxeq_fs[5]_i_1 
       (.I0(rxeq_control_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I2(\FSM_onehot_fsm_rx_reg[2]_0 ),
        .O(\rxeq_fs[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_fs[5]_i_2 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(rxeq_lffs_reg2[5]),
        .O(rxeq_fs[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[0]),
        .Q(\rxeq_fs_reg_n_0_[0] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[1]),
        .Q(\rxeq_fs_reg_n_0_[1] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[2]),
        .Q(\rxeq_fs_reg_n_0_[2] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[3]),
        .Q(\rxeq_fs_reg_n_0_[3] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[4]),
        .Q(\rxeq_fs_reg_n_0_[4] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_fs[5]_i_1_n_0 ),
        .D(rxeq_fs[5]),
        .Q(\rxeq_fs_reg_n_0_[5] ),
        .R(lffs_sel_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[0]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[0]),
        .O(rxeq_lf[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[1]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[1]),
        .O(rxeq_lf[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[2]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[2]),
        .O(rxeq_lf[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[3]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[3]),
        .O(rxeq_lf[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[4]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[4]),
        .O(rxeq_lf[4]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rxeq_lf[5]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg[2]_0 ),
        .I1(\rxeq_cnt_reg_n_0_[2] ),
        .I2(\rxeq_cnt_reg_n_0_[1] ),
        .I3(\rxeq_cnt_reg_n_0_[0] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .O(\rxeq_lf[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rxeq_lf[5]_i_2 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I1(rxeq_lffs_reg2[5]),
        .O(rxeq_lf[5]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[0]),
        .Q(\rxeq_lf_reg_n_0_[0] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[1]),
        .Q(\rxeq_lf_reg_n_0_[1] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[2]),
        .Q(\rxeq_lf_reg_n_0_[2] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[3]),
        .Q(\rxeq_lf_reg_n_0_[3] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[4]),
        .Q(\rxeq_lf_reg_n_0_[4] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_lf[5]_i_1_n_0 ),
        .D(rxeq_lf[5]),
        .Q(\rxeq_lf_reg_n_0_[5] ),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lffs_reg1_reg[5]_0 [0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lffs_reg1_reg[5]_0 [1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lffs_reg1_reg[5]_0 [2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lffs_reg1_reg[5]_0 [3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lffs_reg1_reg[5]_0 [4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_lffs_reg1_reg[5]_0 [5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(lffs_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rxeq_lffs_sel_i_2
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm_rx_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    rxeq_lffs_sel_i_3
       (.I0(\FSM_onehot_fsm_rx_reg[5]_0 ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I3(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I5(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm_rx_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_lffs_sel_reg_1),
        .Q(rxeq_lffs_sel_reg_0),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_new_txcoeff_reg[2]_1 ),
        .Q(\rxeq_new_txcoeff_reg[2]_0 ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_new_txcoeff_req),
        .Q(rxeq_new_txcoeff_req_reg_n_0),
        .R(lffs_sel_reg));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \rxeq_preset[0]_i_1 
       (.I0(rxeq_preset_reg2[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_preset[2]_i_2_n_0 ),
        .I4(\rxeq_preset_reg_n_0_[0] ),
        .O(\rxeq_preset[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \rxeq_preset[1]_i_1 
       (.I0(rxeq_preset_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_preset[2]_i_2_n_0 ),
        .I4(\rxeq_preset_reg_n_0_[1] ),
        .O(\rxeq_preset[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \rxeq_preset[2]_i_1 
       (.I0(rxeq_preset_reg2[2]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I3(\rxeq_preset[2]_i_2_n_0 ),
        .I4(\rxeq_preset_reg_n_0_[2] ),
        .O(\rxeq_preset[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0002)) 
    \rxeq_preset[2]_i_2 
       (.I0(\rxeq_preset[2]_i_3_n_0 ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I3(\FSM_onehot_fsm_rx_reg[5]_0 ),
        .I4(\rxeq_control_reg2_reg[0]_0 ),
        .I5(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .O(\rxeq_preset[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rxeq_preset[2]_i_3 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(\rxeq_preset[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg1_reg[2]_0 [0]),
        .Q(rxeq_preset_reg1[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg1_reg[2]_0 [1]),
        .Q(rxeq_preset_reg1[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset_reg1_reg[2]_0 [2]),
        .Q(rxeq_preset_reg1[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[0]_i_1_n_0 ),
        .Q(\rxeq_preset_reg_n_0_[0] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[1]_i_1_n_0 ),
        .Q(\rxeq_preset_reg_n_0_[1] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_preset[2]_i_1_n_0 ),
        .Q(\rxeq_preset_reg_n_0_[2] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .Q(rxeq_preset_valid),
        .R(lffs_sel_reg));
  pcie3_7x_0_pcie3_7x_0_rxeq_scan rxeq_scan_i
       (.D({rxeq_scan_i_n_10,rxeq_scan_i_n_11,rxeq_scan_i_n_12}),
        .\FSM_onehot_fsm_reg[1]_0 (\FSM_onehot_fsm_reg[1] ),
        .\FSM_onehot_fsm_rx_reg[5] ({\rxeq_cnt_reg_n_0_[2] ,\rxeq_cnt_reg_n_0_[1] ,\rxeq_cnt_reg_n_0_[0] }),
        .\FSM_onehot_fsm_rx_reg[6] ({\FSM_onehot_fsm_rx_reg_n_0_[6] ,\FSM_onehot_fsm_rx_reg[5]_0 ,\FSM_onehot_fsm_rx_reg_n_0_[4] ,\FSM_onehot_fsm_rx_reg_n_0_[2] ,\FSM_onehot_fsm_rx_reg_n_0_[1] }),
        .Q(Q),
        .adapt_done_cnt_reg_0(adapt_done_cnt_reg),
        .adapt_done_cnt_reg_1(adapt_done_cnt_reg_0),
        .\fs_reg1_reg[5]_0 ({\rxeq_fs_reg_n_0_[5] ,\rxeq_fs_reg_n_0_[4] ,\rxeq_fs_reg_n_0_[3] ,\rxeq_fs_reg_n_0_[2] ,\rxeq_fs_reg_n_0_[1] ,\rxeq_fs_reg_n_0_[0] }),
        .\lf_reg1_reg[5]_0 ({\rxeq_lf_reg_n_0_[5] ,\rxeq_lf_reg_n_0_[4] ,\rxeq_lf_reg_n_0_[3] ,\rxeq_lf_reg_n_0_[2] ,\rxeq_lf_reg_n_0_[1] ,\rxeq_lf_reg_n_0_[0] }),
        .lffs_sel_reg_0(lffs_sel_reg),
        .lffs_sel_reg_1(lffs_sel_reg_0),
        .new_txcoeff(new_txcoeff),
        .new_txcoeff_done_reg_0(new_txcoeff_done_reg),
        .\new_txcoeff_reg[2]_0 (\new_txcoeff_reg[2] ),
        .new_txcoeff_req_reg1_reg_0(rxeq_new_txcoeff_req_reg_n_0),
        .new_txcoeff_req_reg2_reg_0(new_txcoeff_req_reg2_reg),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .\preset_reg1_reg[2]_0 ({\rxeq_preset_reg_n_0_[2] ,\rxeq_preset_reg_n_0_[1] ,\rxeq_preset_reg_n_0_[0] }),
        .rxeq_done(rxeq_done),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid),
        .rxeqscan_adapt_done(rxeqscan_adapt_done),
        .rxeqscan_lffs_sel(rxeqscan_lffs_sel),
        .\txcoeff_reg1_reg[17]_0 ({in10,\rxeq_txcoeff_reg_n_0_[5] ,\rxeq_txcoeff_reg_n_0_[4] ,\rxeq_txcoeff_reg_n_0_[3] ,\rxeq_txcoeff_reg_n_0_[2] ,\rxeq_txcoeff_reg_n_0_[1] ,\rxeq_txcoeff_reg_n_0_[0] }),
        .\txpreset_reg1_reg[3]_0 ({\rxeq_txpreset_reg_n_0_[3] ,\rxeq_txpreset_reg_n_0_[2] ,\rxeq_txpreset_reg_n_0_[1] ,\rxeq_txpreset_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[0]_i_1 
       (.I0(in10[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[0]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[10]_i_1 
       (.I0(in10[10]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[11]_i_1 
       (.I0(in10[11]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[11]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[12]_i_1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[12]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[13]_i_1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[13]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[14]_i_1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[14]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[15]_i_1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[15]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[16]_i_1 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[16]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[17]_i_1 
       (.I0(txeq_deemph_reg2[5]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[1]_i_1 
       (.I0(in10[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[2]_i_1 
       (.I0(in10[2]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[3]_i_1 
       (.I0(in10[3]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[4]_i_1 
       (.I0(in10[4]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[5]_i_1 
       (.I0(in10[5]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[6]_i_1 
       (.I0(in10[6]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[7]_i_1 
       (.I0(in10[7]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[8]_i_1 
       (.I0(in10[8]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txcoeff[9]_i_1 
       (.I0(in10[9]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txcoeff[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[0]),
        .Q(\rxeq_txcoeff_reg_n_0_[0] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[10]),
        .Q(in10[4]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[11]),
        .Q(in10[5]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[12]),
        .Q(in10[6]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[13]),
        .Q(in10[7]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[14]),
        .Q(in10[8]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[15]),
        .Q(in10[9]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[16]),
        .Q(in10[10]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[17]),
        .Q(in10[11]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[1]),
        .Q(\rxeq_txcoeff_reg_n_0_[1] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[2]),
        .Q(\rxeq_txcoeff_reg_n_0_[2] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[3]),
        .Q(\rxeq_txcoeff_reg_n_0_[3] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[4]),
        .Q(\rxeq_txcoeff_reg_n_0_[4] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[5]),
        .Q(\rxeq_txcoeff_reg_n_0_[5] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[6]),
        .Q(in10[0]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[7]),
        .Q(in10[1]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[8]),
        .Q(in10[2]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txcoeff[9]),
        .Q(in10[3]),
        .R(lffs_sel_reg));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txpreset[0]_i_1 
       (.I0(rxeq_txpreset_reg2[0]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txpreset[0]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txpreset[1]_i_1 
       (.I0(rxeq_txpreset_reg2[1]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txpreset[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txpreset[2]_i_1 
       (.I0(rxeq_txpreset_reg2[2]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txpreset[2]));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \rxeq_txpreset[3]_i_1 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[6] ),
        .I1(\rxeq_txpreset[3]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .I3(rxeq_control_reg2[1]),
        .I4(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .O(\rxeq_txpreset[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rxeq_txpreset[3]_i_2 
       (.I0(rxeq_txpreset_reg2[3]),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[3] ),
        .I2(\FSM_onehot_fsm_rx_reg_n_0_[1] ),
        .O(rxeq_txpreset[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \rxeq_txpreset[3]_i_3 
       (.I0(\FSM_onehot_fsm_rx_reg_n_0_[2] ),
        .I1(\FSM_onehot_fsm_rx_reg_n_0_[4] ),
        .I2(\FSM_onehot_fsm_rx_reg[5]_0 ),
        .O(\rxeq_txpreset[3]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txpreset_reg1_reg[3]_0 [0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txpreset_reg1_reg[3]_0 [1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txpreset_reg1_reg[3]_0 [2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rxeq_txpreset_reg1_reg[3]_0 [3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[0]),
        .Q(\rxeq_txpreset_reg_n_0_[0] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[1]),
        .Q(\rxeq_txpreset_reg_n_0_[1] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[2]),
        .Q(\rxeq_txpreset_reg_n_0_[2] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\rxeq_txpreset[3]_i_1_n_0 ),
        .D(rxeq_txpreset[3]),
        .Q(\rxeq_txpreset_reg_n_0_[3] ),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_en_reg1),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_mode_reg1),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(txeq_control_reg1[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(txeq_control_reg1[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_deemph_reg1_reg[5]_0 [0]),
        .Q(txeq_deemph_reg1[0]),
        .S(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_deemph_reg1_reg[5]_0 [1]),
        .Q(txeq_deemph_reg1[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_deemph_reg1_reg[5]_0 [2]),
        .Q(txeq_deemph_reg1[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_deemph_reg1_reg[5]_0 [3]),
        .Q(txeq_deemph_reg1[3]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_deemph_reg1_reg[5]_0 [4]),
        .Q(txeq_deemph_reg1[4]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_deemph_reg1_reg[5]_0 [5]),
        .Q(txeq_deemph_reg1[5]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(lffs_sel_reg));
  LUT3 #(
    .INIT(8'h08)) 
    txeq_done_i_1
       (.I0(fsm_tx[2]),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[0]),
        .O(txeq_done));
  FDRE #(
    .INIT(1'b0)) 
    txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_done),
        .Q(pipe_tx0_eqdone),
        .R(lffs_sel_reg));
  LUT5 #(
    .INIT(32'h00001000)) 
    \txeq_preset[0]_i_1 
       (.I0(lffs_sel_reg),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[1]),
        .O(p_0_out[0]));
  LUT5 #(
    .INIT(32'hABEAABAF)) 
    \txeq_preset[10]_i_1 
       (.I0(lffs_sel_reg),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[1]),
        .O(p_0_out[10]));
  LUT5 #(
    .INIT(32'hFFFF200D)) 
    \txeq_preset[11]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(lffs_sel_reg),
        .O(p_0_out[11]));
  LUT5 #(
    .INIT(32'h01151110)) 
    \txeq_preset[12]_i_1 
       (.I0(lffs_sel_reg),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[0]),
        .O(p_0_out[12]));
  LUT5 #(
    .INIT(32'h01000010)) 
    \txeq_preset[13]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(lffs_sel_reg),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[1]),
        .O(p_0_out[13]));
  LUT5 #(
    .INIT(32'h01000010)) 
    \txeq_preset[14]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(lffs_sel_reg),
        .I2(txeq_preset_reg2[3]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[0]),
        .O(p_0_out[14]));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \txeq_preset[15]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(lffs_sel_reg),
        .I3(txeq_preset_reg2[3]),
        .O(p_0_out[15]));
  LUT4 #(
    .INIT(16'h0006)) 
    \txeq_preset[16]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(lffs_sel_reg),
        .O(p_0_out[16]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \txeq_preset[17]_i_1 
       (.I0(lffs_sel_reg),
        .I1(fsm_tx[0]),
        .I2(fsm_tx[1]),
        .I3(fsm_tx[2]),
        .O(\txeq_preset[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF400D)) 
    \txeq_preset[17]_i_2 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[0]),
        .I4(lffs_sel_reg),
        .O(p_0_out[17]));
  LUT5 #(
    .INIT(32'h00001004)) 
    \txeq_preset[1]_i_1 
       (.I0(lffs_sel_reg),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[0]),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'h0E00)) 
    \txeq_preset[2]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(lffs_sel_reg),
        .I3(txeq_preset_reg2[3]),
        .O(p_0_out[2]));
  LUT5 #(
    .INIT(32'h01440140)) 
    \txeq_preset[3]_i_1 
       (.I0(lffs_sel_reg),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[0]),
        .O(\txeq_preset[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001400)) 
    \txeq_preset[7]_i_1 
       (.I0(lffs_sel_reg),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[3]),
        .O(\txeq_preset[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAFBEAF)) 
    \txeq_preset[8]_i_1 
       (.I0(lffs_sel_reg),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .I4(txeq_preset_reg2[3]),
        .O(p_0_out[8]));
  LUT5 #(
    .INIT(32'hCCFCCFCD)) 
    \txeq_preset[9]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(lffs_sel_reg),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(txeq_preset_reg2[0]),
        .O(p_0_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h04)) 
    txeq_preset_done_i_1
       (.I0(fsm_tx[2]),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[0]),
        .O(txeq_preset_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_done_i_1_n_0),
        .Q(txeq_preset_done),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_preset_reg1_reg[3]_0 [0]),
        .Q(txeq_preset_reg1[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_preset_reg1_reg[3]_0 [1]),
        .Q(txeq_preset_reg1[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_preset_reg1_reg[3]_0 [2]),
        .Q(txeq_preset_reg1[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txeq_preset_reg1_reg[3]_0 [3]),
        .Q(txeq_preset_reg1[3]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(lffs_sel_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[0]),
        .Q(\txeq_preset_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[10]),
        .Q(\txeq_preset_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[11]),
        .Q(\txeq_preset_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[12]),
        .Q(\txeq_preset_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[13]),
        .Q(\txeq_preset_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[14]),
        .Q(\txeq_preset_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[15]),
        .Q(\txeq_preset_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[16]),
        .Q(\txeq_preset_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[17]),
        .Q(\txeq_preset_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[1]),
        .Q(\txeq_preset_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[2]),
        .Q(\txeq_preset_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[3]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(\txeq_preset[7]_i_1_n_0 ),
        .Q(\txeq_preset_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[8]),
        .Q(\txeq_preset_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\txeq_preset[17]_i_1_n_0 ),
        .D(p_0_out[9]),
        .Q(\txeq_preset_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h45404040)) 
    \txeq_txcoeff[0]_i_1 
       (.I0(fsm_tx[2]),
        .I1(\txeq_txcoeff[0]_i_2_n_0 ),
        .I2(fsm_tx[1]),
        .I3(fsm_tx[0]),
        .I4(\txeq_txcoeff_reg_n_0_[6] ),
        .O(\txeq_txcoeff[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[0]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [5]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[0] ),
        .O(\txeq_txcoeff[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[10]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [7]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[10]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg[18]_0 [13]),
        .O(\txeq_txcoeff[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[10]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [13]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [14]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[10] ),
        .O(\txeq_txcoeff[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[11]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [8]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[11]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg[18]_0 [14]),
        .O(\txeq_txcoeff[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[11]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [14]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [15]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[11] ),
        .O(\txeq_txcoeff[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[12]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [9]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[12]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg[18]_0 [15]),
        .O(\txeq_txcoeff[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[12]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [15]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(txeq_deemph_reg2[0]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[12] ),
        .O(\txeq_txcoeff[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[13]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [10]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[13]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[0]),
        .O(\txeq_txcoeff[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[13]_i_2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(txeq_deemph_reg2[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[13] ),
        .O(\txeq_txcoeff[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[14]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[14]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[1]),
        .O(\txeq_txcoeff[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[14]_i_2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(txeq_deemph_reg2[2]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[14] ),
        .O(\txeq_txcoeff[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[15]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [11]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[15]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[2]),
        .O(\txeq_txcoeff[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[15]_i_2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(txeq_deemph_reg2[3]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[15] ),
        .O(\txeq_txcoeff[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[16]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [12]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[16]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[3]),
        .O(\txeq_txcoeff[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[16]_i_2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(txeq_deemph_reg2[4]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[16] ),
        .O(\txeq_txcoeff[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[17]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [13]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[17]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(txeq_deemph_reg2[4]),
        .O(\txeq_txcoeff[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[17]_i_2 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(txeq_deemph_reg2[5]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[17] ),
        .O(\txeq_txcoeff[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF0F04FF)) 
    \txeq_txcoeff[18]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(fsm_tx[2]),
        .I3(fsm_tx[0]),
        .I4(fsm_tx[1]),
        .O(txeq_txcoeff));
  LUT6 #(
    .INIT(64'h22F3220022002200)) 
    \txeq_txcoeff[18]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [14]),
        .I1(fsm_tx[1]),
        .I2(\txeq_txcoeff[18]_i_3_n_0 ),
        .I3(fsm_tx[2]),
        .I4(txeq_deemph_reg2[5]),
        .I5(fsm_tx[0]),
        .O(\txeq_txcoeff[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \txeq_txcoeff[18]_i_3 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(\txeq_txcoeff[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[1]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[0] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[1]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg[18]_0 [5]),
        .O(\txeq_txcoeff[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[1]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [5]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [6]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[1] ),
        .O(\txeq_txcoeff[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[2]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [0]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[2]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg[18]_0 [6]),
        .O(\txeq_txcoeff[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[2]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [6]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [7]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[2] ),
        .O(\txeq_txcoeff[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[3]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [1]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[3]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg[18]_0 [7]),
        .O(\txeq_txcoeff[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[3]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [7]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [8]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[3] ),
        .O(\txeq_txcoeff[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \txeq_txcoeff[4]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [2]),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[2]),
        .I3(\txeq_txcoeff[4]_i_2_n_0 ),
        .O(\txeq_txcoeff[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \txeq_txcoeff[4]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [9]),
        .I1(\txeq_txcoeff_reg[18]_0 [8]),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(fsm_tx[1]),
        .I5(fsm_tx[0]),
        .O(\txeq_txcoeff[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \txeq_txcoeff[5]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [3]),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[2]),
        .I3(\txeq_txcoeff[5]_i_2_n_0 ),
        .O(\txeq_txcoeff[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \txeq_txcoeff[5]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [10]),
        .I1(\txeq_txcoeff_reg[18]_0 [9]),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(fsm_tx[1]),
        .I5(fsm_tx[0]),
        .O(\txeq_txcoeff[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \txeq_txcoeff[6]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [4]),
        .I1(fsm_tx[1]),
        .I2(fsm_tx[2]),
        .I3(\txeq_txcoeff[6]_i_2_n_0 ),
        .O(\txeq_txcoeff[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCACCCCCC00000000)) 
    \txeq_txcoeff[6]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_reg[18]_0 [10]),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I3(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I4(fsm_tx[1]),
        .I5(fsm_tx[0]),
        .O(\txeq_txcoeff[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[7]_i_1 
       (.I0(\txeq_txcoeff_reg_n_0_[6] ),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[7]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg_n_0_[13] ),
        .O(\txeq_txcoeff[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[7]_i_2 
       (.I0(\txeq_txcoeff_reg_n_0_[13] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [11]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[7] ),
        .O(\txeq_txcoeff[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[8]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [5]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[8]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg[18]_0 [11]),
        .O(\txeq_txcoeff[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[8]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [11]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [12]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[8] ),
        .O(\txeq_txcoeff[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308830883088)) 
    \txeq_txcoeff[9]_i_1 
       (.I0(\txeq_txcoeff_reg[18]_0 [6]),
        .I1(fsm_tx[2]),
        .I2(\txeq_txcoeff[9]_i_2_n_0 ),
        .I3(fsm_tx[1]),
        .I4(fsm_tx[0]),
        .I5(\txeq_txcoeff_reg[18]_0 [12]),
        .O(\txeq_txcoeff[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \txeq_txcoeff[9]_i_2 
       (.I0(\txeq_txcoeff_reg[18]_0 [12]),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I3(\txeq_txcoeff_reg[18]_0 [13]),
        .I4(fsm_tx[0]),
        .I5(\txeq_preset_reg_n_0_[9] ),
        .O(\txeq_txcoeff[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000004000F000400)) 
    \txeq_txcoeff_cnt[0]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(fsm_tx[2]),
        .I3(fsm_tx[0]),
        .I4(fsm_tx[1]),
        .I5(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .O(txeq_txcoeff_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00006000)) 
    \txeq_txcoeff_cnt[1]_i_1 
       (.I0(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .I1(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .I2(fsm_tx[1]),
        .I3(fsm_tx[0]),
        .I4(fsm_tx[2]),
        .O(txeq_txcoeff_cnt[1]));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[0]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[0] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txeq_txcoeff_cnt[1]),
        .Q(\txeq_txcoeff_cnt_reg_n_0_[1] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[0]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[0] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[10]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [8]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[11]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [9]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[12]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [10]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[13]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[13] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[14]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [11]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[15]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [12]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[16]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [13]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[17]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [14]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[18]_i_2_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [15]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[1]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [0]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[2]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [1]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[3]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [2]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[4]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [3]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[5]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [4]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[6]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg_n_0_[6] ),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[7]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [5]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[8]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [6]),
        .R(lffs_sel_reg));
  FDRE #(
    .INIT(1'b0)) 
    \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(txeq_txcoeff),
        .D(\txeq_txcoeff[9]_i_1_n_0 ),
        .Q(\txeq_txcoeff_reg[18]_0 [7]),
        .R(lffs_sel_reg));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_rate" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_rate
   (phystatus_reg2_reg_0,
    rxratedone_reg2_reg_0,
    txratedone_reg2_reg_0,
    D,
    out,
    p_0_in6_in,
    p_0_in8_in,
    p_0_in7_in,
    txratedone_reg_0,
    phystatus_reg_0,
    rxratedone_reg_0,
    gen3_exit_reg_0,
    ratedone_reg_0,
    p_0_in3_in,
    QRST_QPLLPD_IN,
    p_0_in2_in,
    QRST_QPLLRESET_IN,
    p_0_in0_in,
    RXSYSCLKSEL,
    pipe_pclk_sel_out,
    QPLL_DRP_GEN3,
    RXRATE,
    \FSM_onehot_fsm_reg[29]_0 ,
    pipe_rate_fsm,
    \txdata_wait_cnt_reg[3]_0 ,
    gt_phystatus,
    pipe_pclk_in,
    gt_rxratedone,
    gt_txratedone,
    QRST_CPLLLOCK,
    QPLL_QPLLLOCK,
    drp_done,
    pipe_rxpmaresetdone,
    pipe_mmcm_lock_in,
    gt_txresetdone_0,
    gt_rxresetdone_0,
    txsync_done_reg1_reg_0,
    Q,
    txratedone_reg_1,
    phystatus_reg_1,
    rxratedone_reg_1,
    gen3_exit_reg_1,
    ratedone_reg_1,
    cpllpd_reg_0,
    qpllpd_reg_0,
    cpllreset_reg_0,
    qpllreset_reg_0,
    txpmareset_reg_0,
    \sysclksel_reg[0]_0 ,
    pclk_sel_reg_0,
    gen3_reg_0,
    \rate_out_reg[0]_0 ,
    \FSM_onehot_fsm_reg[21]_0 ,
    \FSM_onehot_fsm_reg[21]_1 ,
    \FSM_onehot_fsm_reg[9]_0 ,
    PIPETXRATE);
  output phystatus_reg2_reg_0;
  output rxratedone_reg2_reg_0;
  output txratedone_reg2_reg_0;
  output [1:0]D;
  output [1:0]out;
  output p_0_in6_in;
  output p_0_in8_in;
  output p_0_in7_in;
  output txratedone_reg_0;
  output phystatus_reg_0;
  output rxratedone_reg_0;
  output gen3_exit_reg_0;
  output ratedone_reg_0;
  output p_0_in3_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in2_in;
  output [0:0]QRST_QPLLRESET_IN;
  output p_0_in0_in;
  output [0:0]RXSYSCLKSEL;
  output [0:0]pipe_pclk_sel_out;
  output QPLL_DRP_GEN3;
  output [0:0]RXRATE;
  output [13:0]\FSM_onehot_fsm_reg[29]_0 ;
  output [4:0]pipe_rate_fsm;
  input \txdata_wait_cnt_reg[3]_0 ;
  input gt_phystatus;
  input pipe_pclk_in;
  input gt_rxratedone;
  input gt_txratedone;
  input [0:0]QRST_CPLLLOCK;
  input QPLL_QPLLLOCK;
  input drp_done;
  input [0:0]pipe_rxpmaresetdone;
  input pipe_mmcm_lock_in;
  input gt_txresetdone_0;
  input gt_rxresetdone_0;
  input txsync_done_reg1_reg_0;
  input [0:0]Q;
  input txratedone_reg_1;
  input phystatus_reg_1;
  input rxratedone_reg_1;
  input gen3_exit_reg_1;
  input ratedone_reg_1;
  input cpllpd_reg_0;
  input qpllpd_reg_0;
  input cpllreset_reg_0;
  input qpllreset_reg_0;
  input txpmareset_reg_0;
  input \sysclksel_reg[0]_0 ;
  input pclk_sel_reg_0;
  input gen3_reg_0;
  input \rate_out_reg[0]_0 ;
  input \FSM_onehot_fsm_reg[21]_0 ;
  input \FSM_onehot_fsm_reg[21]_1 ;
  input \FSM_onehot_fsm_reg[9]_0 ;
  input [1:0]PIPETXRATE;

  wire \FSM_onehot_fsm[0]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[0]_i_2_n_0 ;
  wire \FSM_onehot_fsm[0]_i_3_n_0 ;
  wire \FSM_onehot_fsm[10]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[11]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[12]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[13]_i_1_n_0 ;
  wire \FSM_onehot_fsm[14]_i_1_n_0 ;
  wire \FSM_onehot_fsm[14]_i_2_n_0 ;
  wire \FSM_onehot_fsm[14]_i_3_n_0 ;
  wire \FSM_onehot_fsm[15]_i_1_n_0 ;
  wire \FSM_onehot_fsm[15]_i_2_n_0 ;
  wire \FSM_onehot_fsm[15]_i_3_n_0 ;
  wire \FSM_onehot_fsm[17]_i_1_n_0 ;
  wire \FSM_onehot_fsm[18]_i_1_n_0 ;
  wire \FSM_onehot_fsm[19]_i_1_n_0 ;
  wire \FSM_onehot_fsm[1]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[21]_i_1_n_0 ;
  wire \FSM_onehot_fsm[22]_i_1_n_0 ;
  wire \FSM_onehot_fsm[24]_i_1_n_0 ;
  wire \FSM_onehot_fsm[26]_i_1_n_0 ;
  wire \FSM_onehot_fsm[26]_i_2_n_0 ;
  wire \FSM_onehot_fsm[28]_i_1_n_0 ;
  wire \FSM_onehot_fsm[29]_i_1_n_0 ;
  wire \FSM_onehot_fsm[30]_i_1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[6]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[7]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[8]_i_1_n_0 ;
  wire \FSM_onehot_fsm[8]_i_2_n_0 ;
  wire \FSM_onehot_fsm[8]_i_3_n_0 ;
  wire \FSM_onehot_fsm[8]_i_4_n_0 ;
  wire \FSM_onehot_fsm[8]_i_5_n_0 ;
  wire \FSM_onehot_fsm[9]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm_reg[21]_0 ;
  wire \FSM_onehot_fsm_reg[21]_1 ;
  wire [13:0]\FSM_onehot_fsm_reg[29]_0 ;
  wire \FSM_onehot_fsm_reg[9]_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[10] ;
  wire \FSM_onehot_fsm_reg_n_0_[11] ;
  wire \FSM_onehot_fsm_reg_n_0_[12] ;
  wire \FSM_onehot_fsm_reg_n_0_[14] ;
  wire \FSM_onehot_fsm_reg_n_0_[17] ;
  wire \FSM_onehot_fsm_reg_n_0_[18] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[26] ;
  wire \FSM_onehot_fsm_reg_n_0_[28] ;
  wire \FSM_onehot_fsm_reg_n_0_[30] ;
  wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_onehot_fsm_reg_n_0_[8] ;
  wire \FSM_onehot_fsm_reg_n_0_[9] ;
  wire [1:0]PIPETXRATE;
  wire [0:0]Q;
  wire QPLL_DRP_GEN3;
  wire QPLL_QPLLLOCK;
  wire [0:0]QRST_CPLLLOCK;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cplllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cplllock_reg2;
  wire cpllpd_reg_0;
  wire cpllreset_reg_0;
  wire drp_done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg2;
  wire drp_start;
  wire drp_x16;
  wire drp_x16x20_mode;
  wire gen3_exit_reg_0;
  wire gen3_exit_reg_1;
  wire gen3_reg_0;
  wire gt_phystatus;
  wire gt_rxratedone;
  wire gt_rxresetdone_0;
  wire gt_txratedone;
  wire gt_txresetdone_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg2;
  wire p_0_in0_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_0_in8_in;
  wire [3:0]p_0_in__1;
  wire pclk_sel_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire phystatus_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire phystatus_reg2;
  wire phystatus_reg_0;
  wire phystatus_reg_1;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire [4:0]pipe_rate_fsm;
  wire \pipe_rate_fsm[0]_INST_0_i_1_n_0 ;
  wire \pipe_rate_fsm[0]_INST_0_i_2_n_0 ;
  wire \pipe_rate_fsm[0]_INST_0_i_3_n_0 ;
  wire \pipe_rate_fsm[1]_INST_0_i_1_n_0 ;
  wire \pipe_rate_fsm[1]_INST_0_i_2_n_0 ;
  wire \pipe_rate_fsm[2]_INST_0_i_1_n_0 ;
  wire \pipe_rate_fsm[3]_INST_0_i_1_n_0 ;
  wire \pipe_rate_fsm[3]_INST_0_i_2_n_0 ;
  wire \pipe_rate_fsm[4]_INST_0_i_1_n_0 ;
  wire \pipe_rate_fsm[4]_INST_0_i_2_n_0 ;
  wire \pipe_rate_fsm[4]_INST_0_i_3_n_0 ;
  wire [0:0]pipe_rxpmaresetdone;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qplllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qplllock_reg2;
  wire qpllpd_reg_0;
  wire qpllreset_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_in_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_in_reg2;
  wire \rate_out_reg[0]_0 ;
  wire ratedone_reg_0;
  wire ratedone_reg_1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetovrd_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetovrd_done_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rst_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rst_idle_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxpmaresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxpmaresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxratedone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxratedone_reg2;
  wire rxratedone_reg_0;
  wire rxratedone_reg_1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_done_reg2;
  wire \sysclksel_reg[0]_0 ;
  wire [3:0]txdata_wait_cnt_reg;
  wire \txdata_wait_cnt_reg[3]_0 ;
  wire txpmareset_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txratedone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txratedone_reg2;
  wire txratedone_reg_0;
  wire txratedone_reg_1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_done_reg1;
  wire txsync_done_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_done_reg2;

  assign D[1:0] = rate_in_reg1;
  assign out[1:0] = rate_in_reg2;
  assign phystatus_reg2_reg_0 = phystatus_reg2;
  assign rxratedone_reg2_reg_0 = rxratedone_reg2;
  assign txratedone_reg2_reg_0 = txratedone_reg2;
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \FSM_onehot_fsm[0]_i_1__0 
       (.I0(rst_idle_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[26] ),
        .I2(\FSM_onehot_fsm[0]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm_reg[29]_0 [0]),
        .I4(\FSM_onehot_fsm[0]_i_3_n_0 ),
        .I5(\FSM_onehot_fsm_reg[29]_0 [3]),
        .O(\FSM_onehot_fsm[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \FSM_onehot_fsm[0]_i_2 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .I4(drp_done_reg2),
        .O(\FSM_onehot_fsm[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \FSM_onehot_fsm[0]_i_3 
       (.I0(rate_in_reg1[1]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .O(\FSM_onehot_fsm[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[10]_i_1__0 
       (.I0(rxpmaresetdone_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I3(drp_done_reg2),
        .O(\FSM_onehot_fsm[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_fsm[11]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I2(drp_done_reg2),
        .O(\FSM_onehot_fsm[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88F888FF88888888)) 
    \FSM_onehot_fsm[12]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I1(rxpmaresetdone_reg2),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit_reg_0),
        .I5(\FSM_onehot_fsm_reg[29]_0 [2]),
        .O(\FSM_onehot_fsm[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \FSM_onehot_fsm[13]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[30] ),
        .I1(drp_done_reg2),
        .I2(\FSM_onehot_fsm[14]_i_2_n_0 ),
        .I3(rst_idle_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I5(\FSM_onehot_fsm[14]_i_3_n_0 ),
        .O(\FSM_onehot_fsm[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \FSM_onehot_fsm[14]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[14] ),
        .I1(drp_done_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm[14]_i_2_n_0 ),
        .I4(rst_idle_reg2),
        .I5(\FSM_onehot_fsm[14]_i_3_n_0 ),
        .O(\FSM_onehot_fsm[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[14]_i_2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\FSM_onehot_fsm[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \FSM_onehot_fsm[14]_i_3 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .O(\FSM_onehot_fsm[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \FSM_onehot_fsm[15]_i_1 
       (.I0(\FSM_onehot_fsm[15]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_reg[29]_0 [5]),
        .I2(\FSM_onehot_fsm_reg[29]_0 [2]),
        .I3(\FSM_onehot_fsm[15]_i_3_n_0 ),
        .I4(drp_done_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[11] ),
        .O(\FSM_onehot_fsm[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \FSM_onehot_fsm[15]_i_2 
       (.I0(\FSM_onehot_fsm_reg[21]_1 ),
        .I1(\FSM_onehot_fsm_reg[21]_0 ),
        .I2(ratedone_reg_0),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .I5(gen3_exit_reg_0),
        .O(\FSM_onehot_fsm[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hDC)) 
    \FSM_onehot_fsm[15]_i_3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit_reg_0),
        .O(\FSM_onehot_fsm[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_fsm[17]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[17] ),
        .I1(\FSM_onehot_fsm_reg[29]_0 [7]),
        .I2(txsync_done_reg2),
        .O(\FSM_onehot_fsm[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_fsm[18]_i_1 
       (.I0(drp_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[18] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(\FSM_onehot_fsm[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_fsm[19]_i_1 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [11]),
        .I1(\FSM_onehot_fsm_reg[29]_0 [7]),
        .I2(txsync_done_reg2),
        .O(\FSM_onehot_fsm[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABAFFBFAAAAAAAA)) 
    \FSM_onehot_fsm[1]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [6]),
        .I1(qplllock_reg2),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(cplllock_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFE00000000)) 
    \FSM_onehot_fsm[21]_i_1 
       (.I0(gen3_exit_reg_0),
        .I1(\FSM_onehot_fsm[26]_i_2_n_0 ),
        .I2(ratedone_reg_0),
        .I3(\FSM_onehot_fsm_reg[21]_0 ),
        .I4(\FSM_onehot_fsm_reg[21]_1 ),
        .I5(\FSM_onehot_fsm_reg[29]_0 [5]),
        .O(\FSM_onehot_fsm[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0808A208)) 
    \FSM_onehot_fsm[22]_i_1 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [0]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg2[0]),
        .O(\FSM_onehot_fsm[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    \FSM_onehot_fsm[24]_i_1 
       (.I0(drp_done_reg2),
        .I1(qplllock_reg2),
        .I2(\FSM_onehot_fsm[26]_i_2_n_0 ),
        .I3(cplllock_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[26] ),
        .I5(rst_idle_reg2),
        .O(\FSM_onehot_fsm[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0ECE0E0E0ECECECE)) 
    \FSM_onehot_fsm[26]_i_1 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [13]),
        .I1(\FSM_onehot_fsm_reg_n_0_[26] ),
        .I2(drp_done_reg2),
        .I3(qplllock_reg2),
        .I4(\FSM_onehot_fsm[26]_i_2_n_0 ),
        .I5(cplllock_reg2),
        .O(\FSM_onehot_fsm[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[26]_i_2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .O(\FSM_onehot_fsm[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_onehot_fsm[28]_i_1 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [12]),
        .I1(mmcm_lock_reg2),
        .I2(rxpmaresetdone_reg2),
        .I3(\FSM_onehot_fsm_reg_n_0_[28] ),
        .O(\FSM_onehot_fsm[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \FSM_onehot_fsm[29]_i_1 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [13]),
        .I1(drp_done_reg2),
        .I2(mmcm_lock_reg2),
        .I3(rxpmaresetdone_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[28] ),
        .O(\FSM_onehot_fsm[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_fsm[30]_i_1 
       (.I0(drp_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[30] ),
        .O(\FSM_onehot_fsm[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_fsm[4]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I1(txdata_wait_cnt_reg[3]),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h88F888FF88888888)) 
    \FSM_onehot_fsm[5]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(drp_done_reg2),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit_reg_0),
        .I5(\FSM_onehot_fsm_reg[29]_0 [1]),
        .O(\FSM_onehot_fsm[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF8FFF8888888888)) 
    \FSM_onehot_fsm[6]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[18] ),
        .I1(drp_done_reg2),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit_reg_0),
        .I5(\FSM_onehot_fsm_reg[29]_0 [1]),
        .O(\FSM_onehot_fsm[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm[7]_i_1__0 
       (.I0(txsync_done_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[17] ),
        .O(\FSM_onehot_fsm[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \FSM_onehot_fsm[8]_i_1 
       (.I0(\FSM_onehot_fsm[8]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[8]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I3(\FSM_onehot_fsm[8]_i_4_n_0 ),
        .I4(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I5(\FSM_onehot_fsm[8]_i_5_n_0 ),
        .O(\FSM_onehot_fsm[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_fsm[8]_i_2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\FSM_onehot_fsm[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h28AAAA28)) 
    \FSM_onehot_fsm[8]_i_3 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [0]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[1]),
        .I4(rate_in_reg1[1]),
        .O(\FSM_onehot_fsm[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h70777777)) 
    \FSM_onehot_fsm[8]_i_4 
       (.I0(\FSM_onehot_fsm_reg[21]_0 ),
        .I1(\FSM_onehot_fsm_reg[21]_1 ),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(txresetdone_reg2),
        .O(\FSM_onehot_fsm[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_fsm[8]_i_5 
       (.I0(txdata_wait_cnt_reg[2]),
        .I1(txdata_wait_cnt_reg[0]),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[3]),
        .O(\FSM_onehot_fsm[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBAAAAAAAA)) 
    \FSM_onehot_fsm[9]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [10]),
        .I1(\FSM_onehot_fsm_reg[9]_0 ),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(txresetdone_reg2),
        .I5(\FSM_onehot_fsm_reg_n_0_[9] ),
        .O(\FSM_onehot_fsm[9]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [0]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[10]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[10] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[11]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[11] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[12]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[12] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[13]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [4]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[14]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[14] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[15]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [5]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_reg[29]_0 [9]),
        .Q(\FSM_onehot_fsm_reg[29]_0 [6]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[17]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[17] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[18]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[18] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[19]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [7]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .S(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[21]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [8]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[22]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [9]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[24] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[24]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [10]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[25] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_reg[29]_0 [8]),
        .Q(\FSM_onehot_fsm_reg[29]_0 [11]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[26] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[26]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[26] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[27] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_reg[29]_0 [4]),
        .Q(\FSM_onehot_fsm_reg[29]_0 [12]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[28] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[28]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[28] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[29] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[29]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [13]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[30] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[30]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[30] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [1]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[6]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [2]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[7]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg[29]_0 [3]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[8]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[8] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* FSM_ENCODED_STATES = "FSM_PCLK_SEL:0000000000000000000000000010000,FSM_RXSYNC_START:0000000000000000000000000000100,FSM_DONE:0000000000000000000000010000000,FSM_TXDATA_WAIT:0000000000000000000000100000000,FSM_PMARESET_DONE:0000000000000000000001000000000,FSM_DRP_X20_START:0000000000000000000010000000000,FSM_RXPMARESETDONE:0000000000000000001000000000000,FSM_PLL_LOCK:0000000000000000000000000000010,FSM_PLL_PURESET:0000000000000010000000000000000,FSM_RATE_SEL:0000000000000000000000001000000,FSM_DRP_X16_DONE:0000000000001000000000000000000,FSM_TXSYNC_DONE:0000000000000100000000000000000,FSM_TXSYNC_START:0000000000010000000000000000000,FSM_PLL_PU:0000000010000000000000000000000,FSM_RESETOVRD_DONE:0000000000100000000000000000000,FSM_PMARESET_RELEASE:0000001000000000000000000000000,FSM_RESETOVRD_START:0000000100000000000000000000000,FSM_IDLE:0000000000000000000000000000001,FSM_PLL_PD:0000010000000000000000000000000,FSM_DRP_DONE:0000100000000000000000000000000,FSM_PLL_SEL:0001000000000000000000000000000,FSM_PLL_PDRESET:0000000001000000000000000000000,FSM_RATE_DONE:0000000000000001000000000000000,FSM_PMARESET_HOLD:0000000000000000010000000000000,FSM_DRP_X20_DONE:0000000000000000000100000000000,FSM_DRP_START:0100000000000000000000000000000,FSM_MMCM_LOCK:0010000000000000000000000000000,FSM_RXSYNC_DONE:0000000000000000000000000001000,FSM_DRP_X16_GEN3_DONE:1000000000000000000000000000000,FSM_DRP_X16_START:0000000000000000000000000100000,FSM_DRP_X16_GEN3_START:0000000000000000100000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[9]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[9] ),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllpd_reg_0),
        .Q(p_0_in3_in),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_reg_0),
        .Q(p_0_in2_in),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done),
        .Q(drp_done_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    drp_start_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[14] ),
        .I3(\FSM_onehot_fsm_reg[29]_0 [13]),
        .O(drp_start));
  FDRE #(
    .INIT(1'b0)) 
    drp_start_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_start),
        .Q(p_0_in6_in),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    drp_x16_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[18] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[14] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[30] ),
        .O(drp_x16));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16),
        .Q(p_0_in7_in),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drp_x16x20_mode_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[18] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[11] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[30] ),
        .I5(\FSM_onehot_fsm_reg_n_0_[14] ),
        .O(drp_x16x20_mode));
  FDRE #(
    .INIT(1'b0)) 
    drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_x16x20_mode),
        .Q(p_0_in8_in),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_exit_reg_1),
        .Q(gen3_exit_reg_0),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    gen3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg_0),
        .Q(QPLL_DRP_GEN3),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg_0),
        .Q(pipe_pclk_sel_out),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    phystatus_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg_1),
        .Q(phystatus_reg_0),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_phystatus),
        .Q(phystatus_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rate_fsm[0]_INST_0 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [10]),
        .I1(\FSM_onehot_fsm_reg[29]_0 [11]),
        .I2(\FSM_onehot_fsm_reg[29]_0 [2]),
        .I3(\FSM_onehot_fsm_reg[29]_0 [13]),
        .I4(\pipe_rate_fsm[0]_INST_0_i_1_n_0 ),
        .I5(\pipe_rate_fsm[0]_INST_0_i_2_n_0 ),
        .O(pipe_rate_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rate_fsm[0]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[10] ),
        .O(\pipe_rate_fsm[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rate_fsm[0]_INST_0_i_2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[17] ),
        .I2(\FSM_onehot_fsm_reg[29]_0 [9]),
        .I3(\FSM_onehot_fsm_reg[29]_0 [5]),
        .I4(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I5(\pipe_rate_fsm[0]_INST_0_i_3_n_0 ),
        .O(\pipe_rate_fsm[0]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rate_fsm[0]_INST_0_i_3 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[30] ),
        .O(\pipe_rate_fsm[0]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pipe_rate_fsm[1]_INST_0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[26] ),
        .I2(\FSM_onehot_fsm_reg[29]_0 [6]),
        .I3(\FSM_onehot_fsm_reg[29]_0 [1]),
        .I4(\pipe_rate_fsm[1]_INST_0_i_1_n_0 ),
        .O(pipe_rate_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rate_fsm[1]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [12]),
        .I1(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I2(\pipe_rate_fsm[0]_INST_0_i_1_n_0 ),
        .I3(\pipe_rate_fsm[1]_INST_0_i_2_n_0 ),
        .I4(\FSM_onehot_fsm_reg[29]_0 [4]),
        .I5(\FSM_onehot_fsm_reg[29]_0 [10]),
        .O(\pipe_rate_fsm[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rate_fsm[1]_INST_0_i_2 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [7]),
        .I1(\FSM_onehot_fsm_reg_n_0_[17] ),
        .O(\pipe_rate_fsm[1]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pipe_rate_fsm[2]_INST_0 
       (.I0(\pipe_rate_fsm[3]_INST_0_i_2_n_0 ),
        .I1(\pipe_rate_fsm[2]_INST_0_i_1_n_0 ),
        .I2(\FSM_onehot_fsm_reg[29]_0 [5]),
        .I3(\FSM_onehot_fsm_reg_n_0_[14] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[11] ),
        .O(pipe_rate_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe_rate_fsm[2]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[30] ),
        .I1(\FSM_onehot_fsm_reg[29]_0 [12]),
        .I2(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I3(\FSM_onehot_fsm_reg[29]_0 [4]),
        .O(\pipe_rate_fsm[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pipe_rate_fsm[3]_INST_0 
       (.I0(\pipe_rate_fsm[3]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[26] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[9] ),
        .I3(\FSM_onehot_fsm_reg[29]_0 [13]),
        .I4(\pipe_rate_fsm[3]_INST_0_i_2_n_0 ),
        .O(pipe_rate_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rate_fsm[3]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [10]),
        .I1(\FSM_onehot_fsm_reg[29]_0 [11]),
        .I2(\FSM_onehot_fsm_reg_n_0_[17] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[28] ),
        .I4(\FSM_onehot_fsm_reg[29]_0 [8]),
        .I5(\FSM_onehot_fsm_reg[29]_0 [7]),
        .O(\pipe_rate_fsm[3]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe_rate_fsm[3]_INST_0_i_2 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [3]),
        .I1(\FSM_onehot_fsm_reg[29]_0 [1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[5] ),
        .O(\pipe_rate_fsm[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rate_fsm[4]_INST_0 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [5]),
        .I1(\FSM_onehot_fsm_reg[29]_0 [3]),
        .I2(\FSM_onehot_fsm_reg_n_0_[18] ),
        .I3(\pipe_rate_fsm[4]_INST_0_i_1_n_0 ),
        .I4(\pipe_rate_fsm[4]_INST_0_i_2_n_0 ),
        .I5(\pipe_rate_fsm[4]_INST_0_i_3_n_0 ),
        .O(pipe_rate_fsm[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rate_fsm[4]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg[29]_0 [8]),
        .I1(\FSM_onehot_fsm_reg[29]_0 [7]),
        .O(\pipe_rate_fsm[4]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rate_fsm[4]_INST_0_i_2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[10] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[11] ),
        .O(\pipe_rate_fsm[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe_rate_fsm[4]_INST_0_i_3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[17] ),
        .I1(\FSM_onehot_fsm_reg[29]_0 [2]),
        .I2(\FSM_onehot_fsm_reg_n_0_[12] ),
        .I3(\FSM_onehot_fsm_reg[29]_0 [11]),
        .O(\pipe_rate_fsm[4]_INST_0_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QPLL_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_reg_0),
        .Q(QRST_QPLLPD_IN),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_reg_0),
        .Q(QRST_QPLLRESET_IN),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_in_reg1[0]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_in_reg1[1]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\rate_out_reg[0]_0 ),
        .Q(RXRATE),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(ratedone_reg_1),
        .Q(ratedone_reg_0),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(resetovrd_done_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(Q),
        .Q(rst_idle_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg_1),
        .Q(rxratedone_reg_0),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxratedone),
        .Q(rxratedone_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxresetdone_0),
        .Q(rxresetdone_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_done_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\sysclksel_reg[0]_0 ),
        .Q(RXSYSCLKSEL),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \txdata_wait_cnt[0]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I1(txdata_wait_cnt_reg[2]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(txdata_wait_cnt_reg[1]),
        .I4(txdata_wait_cnt_reg[3]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hA8282828)) 
    \txdata_wait_cnt[1]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I1(txdata_wait_cnt_reg[0]),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[2]),
        .I4(txdata_wait_cnt_reg[3]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hEA006A00)) 
    \txdata_wait_cnt[2]_i_1 
       (.I0(txdata_wait_cnt_reg[2]),
        .I1(txdata_wait_cnt_reg[1]),
        .I2(txdata_wait_cnt_reg[0]),
        .I3(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I4(txdata_wait_cnt_reg[3]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hA8888888)) 
    \txdata_wait_cnt[3]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I1(txdata_wait_cnt_reg[3]),
        .I2(txdata_wait_cnt_reg[1]),
        .I3(txdata_wait_cnt_reg[0]),
        .I4(txdata_wait_cnt_reg[2]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(txdata_wait_cnt_reg[0]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(txdata_wait_cnt_reg[1]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(txdata_wait_cnt_reg[2]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(txdata_wait_cnt_reg[3]),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpmareset_reg_0),
        .Q(p_0_in0_in),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    txratedone_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg_1),
        .Q(txratedone_reg_0),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_txratedone),
        .Q(txratedone_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_txresetdone_0),
        .Q(txresetdone_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1_reg_0),
        .Q(txsync_done_reg1),
        .R(\txdata_wait_cnt_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(\txdata_wait_cnt_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_reset" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_reset
   (out,
    cpllreset_reg_0,
    rxusrclk_rst_reg2_reg_0,
    dclk_rst_reg2_reg_0,
    reset_n_reg2_reg,
    p_5_in,
    p_7_in,
    p_6_in,
    rst_gtreset,
    rst_userrdy,
    Q,
    CPLLRESET0,
    SYNC_TXSYNC_START,
    pipe_rst_fsm,
    pipe_mmcm_lock_in,
    pipe_pclk_in,
    user_resetdone,
    QRST_CPLLLOCK,
    txsync_start_reg1_reg,
    drp_done,
    pipe_rxpmaresetdone,
    gt_phystatus,
    \txsync_done_reg1_reg[0]_0 ,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    pipe_qrst_idle,
    SYNC_RXCDRLOCK,
    gtreset_reg_0,
    userrdy_reg_0,
    \cfg_wait_cnt_reg[5]_0 ,
    p_0_in2_in,
    cpllrst);
  output out;
  output cpllreset_reg_0;
  output rxusrclk_rst_reg2_reg_0;
  output dclk_rst_reg2_reg_0;
  output reset_n_reg2_reg;
  output p_5_in;
  output p_7_in;
  output p_6_in;
  output rst_gtreset;
  output rst_userrdy;
  output [4:0]Q;
  output CPLLRESET0;
  output SYNC_TXSYNC_START;
  output [3:0]pipe_rst_fsm;
  input pipe_mmcm_lock_in;
  input pipe_pclk_in;
  input user_resetdone;
  input [0:0]QRST_CPLLLOCK;
  input [1:0]txsync_start_reg1_reg;
  input drp_done;
  input [0:0]pipe_rxpmaresetdone;
  input gt_phystatus;
  input \txsync_done_reg1_reg[0]_0 ;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input pipe_qrst_idle;
  input SYNC_RXCDRLOCK;
  input gtreset_reg_0;
  input userrdy_reg_0;
  input \cfg_wait_cnt_reg[5]_0 ;
  input p_0_in2_in;
  input cpllrst;

  wire CPLLRESET0;
  wire \FSM_onehot_fsm[0]_i_1_n_0 ;
  wire \FSM_onehot_fsm[10]_i_1_n_0 ;
  wire \FSM_onehot_fsm[11]_i_1_n_0 ;
  wire \FSM_onehot_fsm[12]_i_1_n_0 ;
  wire \FSM_onehot_fsm[13]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[14]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[15]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[16]_i_1_n_0 ;
  wire \FSM_onehot_fsm[1]_i_1_n_0 ;
  wire \FSM_onehot_fsm[1]_i_2_n_0 ;
  wire \FSM_onehot_fsm[2]_i_1_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[5]_i_1_n_0 ;
  wire \FSM_onehot_fsm[6]_i_1_n_0 ;
  wire \FSM_onehot_fsm[7]_i_1_n_0 ;
  wire \FSM_onehot_fsm[8]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[9]_i_2_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[14] ;
  wire \FSM_onehot_fsm_reg_n_0_[15] ;
  wire \FSM_onehot_fsm_reg_n_0_[16] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire \FSM_onehot_fsm_reg_n_0_[7] ;
  wire \FSM_onehot_fsm_reg_n_0_[8] ;
  wire [4:0]Q;
  wire [0:0]QRST_CPLLLOCK;
  wire RST_DRP_START0;
  wire RST_DRP_X16X20_MODE0;
  wire SYNC_RXCDRLOCK;
  wire SYNC_TXSYNC_START;
  wire \cfg_wait_cnt[5]_i_2_n_0 ;
  wire [5:0]cfg_wait_cnt_reg;
  wire \cfg_wait_cnt_reg[5]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cplllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cplllock_reg2;
  wire cpllpd;
  wire cpllreset;
  wire cpllreset_i_1__0_n_0;
  wire cpllreset_i_2_n_0;
  wire cpllreset_i_3_n_0;
  wire cpllrst;
  wire dclk_rst;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire dclk_rst_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire dclk_rst_reg2;
  wire drp_done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg2;
  wire gt_phystatus;
  wire gtreset_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg2;
  wire [5:0]p_0_in;
  wire p_0_in0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_2_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire phystatus_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire phystatus_reg2;
  wire pipe_dclk_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_qrst_idle;
  wire [3:0]pipe_rst_fsm;
  wire \pipe_rst_fsm[0]_INST_0_i_1_n_0 ;
  wire \pipe_rst_fsm[1]_INST_0_i_1_n_0 ;
  wire \pipe_rst_fsm[1]_INST_0_i_2_n_0 ;
  wire \pipe_rst_fsm[3]_INST_0_i_1_n_0 ;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxusrclk_in;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpll_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpll_idle_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg2;
  wire reset_n_reg2_reg;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetdone_reg2;
  wire rst_gtreset;
  wire rst_txsync_start;
  wire rst_userrdy;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxpmaresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxpmaresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxusrclk_rst_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxusrclk_rst_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_done_reg1;
  wire \txsync_done_reg1_reg[0]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_done_reg2;
  wire [1:0]txsync_start_reg1_reg;
  wire user_resetdone;
  wire userrdy_reg_0;

  assign cpllreset_reg_0 = cpllreset;
  assign dclk_rst_reg2_reg_0 = dclk_rst_reg2;
  assign out = mmcm_lock_reg2;
  assign rxusrclk_rst_reg2_reg_0 = rxusrclk_rst_reg2;
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \FSM_onehot_fsm[0]_i_1 
       (.I0(\FSM_onehot_fsm[1]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I2(resetdone_reg2),
        .I3(cplllock_reg2),
        .I4(Q[0]),
        .O(\FSM_onehot_fsm[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_fsm[10]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(txsync_done_reg2),
        .O(\FSM_onehot_fsm[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_fsm[11]_i_1 
       (.I0(p_1_in1_in),
        .I1(p_0_in0_in),
        .I2(drp_done_reg2),
        .O(\FSM_onehot_fsm[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[12]_i_1 
       (.I0(rxpmaresetdone_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[16] ),
        .I2(drp_done_reg2),
        .I3(p_0_in0_in),
        .O(\FSM_onehot_fsm[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm[13]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I1(drp_done_reg2),
        .O(\FSM_onehot_fsm[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_fsm[14]_i_1__0 
       (.I0(Q[4]),
        .I1(rxpmaresetdone_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[14] ),
        .O(\FSM_onehot_fsm[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[15]_i_1__0 
       (.I0(rate_idle_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[15] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I3(cplllock_reg2),
        .O(\FSM_onehot_fsm[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[16]_i_1 
       (.I0(rxpmaresetdone_reg2),
        .I1(\FSM_onehot_fsm_reg_n_0_[14] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[16] ),
        .O(\FSM_onehot_fsm[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm[1]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(\FSM_onehot_fsm[1]_i_2_n_0 ),
        .O(\FSM_onehot_fsm[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_onehot_fsm[1]_i_2 
       (.I0(cfg_wait_cnt_reg[4]),
        .I1(cfg_wait_cnt_reg[3]),
        .I2(cfg_wait_cnt_reg[5]),
        .I3(cfg_wait_cnt_reg[0]),
        .I4(cfg_wait_cnt_reg[1]),
        .I5(cfg_wait_cnt_reg[2]),
        .O(\FSM_onehot_fsm[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_fsm[2]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(phystatus_reg2),
        .I2(resetdone_reg2),
        .O(\FSM_onehot_fsm[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_fsm[3]_i_1__0 
       (.I0(cpllpd),
        .I1(rst_txsync_start),
        .I2(txsync_done_reg2),
        .O(\FSM_onehot_fsm[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \FSM_onehot_fsm[4]_i_1__1 
       (.I0(Q[1]),
        .I1(mmcm_lock_reg2),
        .I2(resetdone_reg2),
        .I3(phystatus_reg2),
        .I4(\FSM_onehot_fsm_reg_n_0_[4] ),
        .O(\FSM_onehot_fsm[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_fsm[5]_i_1 
       (.I0(p_1_in1_in),
        .I1(drp_done_reg2),
        .I2(mmcm_lock_reg2),
        .I3(Q[1]),
        .O(\FSM_onehot_fsm[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_fsm[6]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[15] ),
        .I1(rate_idle_reg2),
        .I2(drp_done_reg2),
        .I3(p_1_in),
        .O(\FSM_onehot_fsm[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_fsm[7]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I1(p_1_in),
        .I2(drp_done_reg2),
        .O(\FSM_onehot_fsm[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00F2)) 
    \FSM_onehot_fsm[8]_i_1__0 
       (.I0(Q[0]),
        .I1(resetdone_reg2),
        .I2(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I3(cplllock_reg2),
        .O(\FSM_onehot_fsm[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_fsm[9]_i_1 
       (.I0(\cfg_wait_cnt_reg[5]_0 ),
        .O(reset_n_reg2_reg));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_fsm[9]_i_2 
       (.I0(Q[2]),
        .I1(rst_txsync_start),
        .I2(txsync_done_reg2),
        .O(\FSM_onehot_fsm[9]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[10]_i_1_n_0 ),
        .Q(Q[3]),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[11]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[12]_i_1_n_0 ),
        .Q(p_0_in0_in),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[13]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[14]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[14] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[15]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[15] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[16]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[16] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[1]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .S(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1_n_0 ),
        .Q(cpllpd),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__0_n_0 ),
        .Q(rst_txsync_start),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1__1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[5]_i_1_n_0 ),
        .Q(Q[1]),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[6]_i_1_n_0 ),
        .Q(p_1_in),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[7]_i_1_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[7] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[8]_i_1__0_n_0 ),
        .Q(\FSM_onehot_fsm_reg_n_0_[8] ),
        .R(reset_n_reg2_reg));
  (* FSM_ENCODED_STATES = "FSM_CPLL_PD:00000000000000100,FSM_RESETDONE:00000000000010000,FSM_MMCM_LOCK:00000000000100000,FSM_DRP_X16_START:00000000001000000,FSM_CPLLRESET:00000000000000001,FSM_TXSYNC_DONE:00000001000000000,FSM_CFG_WAIT:00000000000000010,FSM_DRP_X20_DONE:00000100000000000,FSM_IDLE:00000010000000000,FSM_DRP_X20_START:00001000000000000,FSM_GTRESET:00010000000000000,FSM_DRP:01000000000000000,FSM_RXPMARESETDONE_2:10000000000000000,FSM_RXPMARESETDONE_1:00100000000000000,FSM_CPLLLOCK:00000000100000000,FSM_DRP_X16_DONE:00000000010000000,FSM_TXSYNC_START:00000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[9]_i_2_n_0 ),
        .Q(Q[2]),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RST_DRP_START_i_1
       (.I0(p_0_in0_in),
        .I1(p_1_in),
        .O(RST_DRP_START0));
  FDRE RST_DRP_START_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_START0),
        .Q(p_5_in),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    RST_DRP_X16X20_MODE_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I1(p_1_in),
        .I2(p_1_in1_in),
        .I3(p_0_in0_in),
        .O(RST_DRP_X16X20_MODE0));
  FDRE RST_DRP_X16X20_MODE_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(RST_DRP_X16X20_MODE0),
        .Q(p_7_in),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hE)) 
    RST_DRP_X16_i_1
       (.I0(p_1_in),
        .I1(\FSM_onehot_fsm_reg_n_0_[7] ),
        .O(p_2_in));
  FDRE RST_DRP_X16_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_6_in),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \cfg_wait_cnt[0]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(\FSM_onehot_fsm[1]_i_2_n_0 ),
        .I2(cfg_wait_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h28AA)) 
    \cfg_wait_cnt[1]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(cfg_wait_cnt_reg[0]),
        .I2(cfg_wait_cnt_reg[1]),
        .I3(\FSM_onehot_fsm[1]_i_2_n_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h2888AAAA)) 
    \cfg_wait_cnt[2]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(cfg_wait_cnt_reg[2]),
        .I2(cfg_wait_cnt_reg[1]),
        .I3(cfg_wait_cnt_reg[0]),
        .I4(\FSM_onehot_fsm[1]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h28888888AAAAAAAA)) 
    \cfg_wait_cnt[3]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(cfg_wait_cnt_reg[3]),
        .I2(cfg_wait_cnt_reg[0]),
        .I3(cfg_wait_cnt_reg[1]),
        .I4(cfg_wait_cnt_reg[2]),
        .I5(\FSM_onehot_fsm[1]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hEA006A00)) 
    \cfg_wait_cnt[4]_i_1 
       (.I0(cfg_wait_cnt_reg[4]),
        .I1(\cfg_wait_cnt[5]_i_2_n_0 ),
        .I2(cfg_wait_cnt_reg[3]),
        .I3(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I4(cfg_wait_cnt_reg[5]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hA8888888)) 
    \cfg_wait_cnt[5]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I1(cfg_wait_cnt_reg[5]),
        .I2(\cfg_wait_cnt[5]_i_2_n_0 ),
        .I3(cfg_wait_cnt_reg[3]),
        .I4(cfg_wait_cnt_reg[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cfg_wait_cnt[5]_i_2 
       (.I0(cfg_wait_cnt_reg[2]),
        .I1(cfg_wait_cnt_reg[1]),
        .I2(cfg_wait_cnt_reg[0]),
        .O(\cfg_wait_cnt[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(cfg_wait_cnt_reg[0]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(cfg_wait_cnt_reg[1]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(cfg_wait_cnt_reg[2]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(cfg_wait_cnt_reg[3]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(cfg_wait_cnt_reg[4]),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cfg_wait_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(cfg_wait_cnt_reg[5]),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \cplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \cplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(reset_n_reg2_reg));
  LUT4 #(
    .INIT(16'hFBAA)) 
    cpllreset_i_1__0
       (.I0(Q[0]),
        .I1(cpllreset_i_2_n_0),
        .I2(cpllreset_i_3_n_0),
        .I3(cpllreset),
        .O(cpllreset_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    cpllreset_i_2
       (.I0(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[16] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(p_1_in1_in),
        .O(cpllreset_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    cpllreset_i_3
       (.I0(Q[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[15] ),
        .I2(p_2_in),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\FSM_onehot_fsm_reg_n_0_[1] ),
        .O(cpllreset_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cpllreset_i_1__0_n_0),
        .Q(cpllreset),
        .R(reset_n_reg2_reg));
  FDRE #(
    .INIT(1'b0)) 
    dclk_rst_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm_reg_n_0_[1] ),
        .Q(dclk_rst),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    dclk_rst_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(dclk_rst),
        .Q(dclk_rst_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    dclk_rst_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(dclk_rst_reg1),
        .Q(dclk_rst_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \drp_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done),
        .Q(drp_done_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \drp_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(reset_n_reg2_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_channel.gthe2_channel_i_i_2 
       (.I0(cpllreset),
        .I1(p_0_in2_in),
        .I2(cpllrst),
        .O(CPLLRESET0));
  FDRE #(
    .INIT(1'b0)) 
    gtreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gtreset_reg_0),
        .Q(rst_gtreset),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \phystatus_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_phystatus),
        .Q(phystatus_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \phystatus_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(reset_n_reg2_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pipe_rst_fsm[0]_INST_0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[1] ),
        .I3(p_1_in1_in),
        .I4(\pipe_rst_fsm[0]_INST_0_i_1_n_0 ),
        .O(pipe_rst_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe_rst_fsm[0]_INST_0_i_1 
       (.I0(rst_txsync_start),
        .I1(p_1_in),
        .I2(\FSM_onehot_fsm_reg_n_0_[16] ),
        .I3(Q[4]),
        .O(\pipe_rst_fsm[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pipe_rst_fsm[1]_INST_0 
       (.I0(Q[0]),
        .I1(cpllpd),
        .I2(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ),
        .I3(p_1_in),
        .I4(rst_txsync_start),
        .I5(\pipe_rst_fsm[1]_INST_0_i_2_n_0 ),
        .O(pipe_rst_fsm[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rst_fsm[1]_INST_0_i_1 
       (.I0(p_0_in0_in),
        .I1(p_1_in1_in),
        .O(\pipe_rst_fsm[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_rst_fsm[1]_INST_0_i_2 
       (.I0(Q[4]),
        .I1(\FSM_onehot_fsm_reg_n_0_[15] ),
        .O(\pipe_rst_fsm[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pipe_rst_fsm[2]_INST_0 
       (.I0(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[8] ),
        .I3(Q[4]),
        .I4(\FSM_onehot_fsm_reg_n_0_[15] ),
        .O(pipe_rst_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pipe_rst_fsm[3]_INST_0 
       (.I0(p_1_in1_in),
        .I1(p_0_in0_in),
        .I2(\FSM_onehot_fsm_reg_n_0_[14] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[16] ),
        .I4(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ),
        .O(pipe_rst_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pipe_rst_fsm[3]_INST_0_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(cpllpd),
        .I3(rst_txsync_start),
        .O(\pipe_rst_fsm[3]_INST_0_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE qpll_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_qrst_idle),
        .Q(qpll_idle_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE qpll_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpll_idle_reg1),
        .Q(qpll_idle_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_idle_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1_reg[0]),
        .Q(rate_idle_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_idle_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \resetdone_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(user_resetdone),
        .Q(resetdone_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \resetdone_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetdone_reg1),
        .Q(resetdone_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxcdrlock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxcdrlock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxpmaresetdone_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxpmaresetdone),
        .Q(rxpmaresetdone_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rxpmaresetdone_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    rxusrclk_rst_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(cpllreset),
        .Q(rxusrclk_rst_reg1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    rxusrclk_rst_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxusrclk_rst_reg1),
        .Q(rxusrclk_rst_reg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txsync_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_done_reg1_reg[0]_0 ),
        .Q(txsync_done_reg1),
        .R(reset_n_reg2_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txsync_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(reset_n_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    txsync_start_reg1_i_1
       (.I0(rst_txsync_start),
        .I1(txsync_start_reg1_reg[1]),
        .O(SYNC_TXSYNC_START));
  FDRE #(
    .INIT(1'b1)) 
    userrdy_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(userrdy_reg_0),
        .Q(rst_userrdy),
        .R(reset_n_reg2_reg));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_sync" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_sync
   (p_1_in,
    out,
    p_1_in0_in,
    txphinitdone_reg3_reg_0,
    Q,
    pipe_sync_fsm_rx,
    sync_txdlyen,
    \txsync_fsm.txsync_done_reg_0 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ,
    \txsync_fsm.txsync_done_reg_1 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 ,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 ,
    rxsyncdone_reg2_reg_0,
    pipe_pclk_in,
    SYNC_TXPHALIGNDONE,
    SYNC_TXSYNC_START,
    pipe_mmcm_lock_in,
    pipe_txdlysresetdone,
    SYNC_TXPHINITDONE,
    QPLL_DRP_GEN3,
    SYNC_RATE_IDLE,
    pipe_rx0_elec_idle,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    pipe_rxdlysresetdone,
    pipe_rxphaligndone,
    pipe_rxsyncdone);
  output p_1_in;
  output out;
  output p_1_in0_in;
  output txphinitdone_reg3_reg_0;
  output [5:0]Q;
  output [0:0]pipe_sync_fsm_rx;
  output sync_txdlyen;
  output \txsync_fsm.txsync_done_reg_0 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ;
  input \txsync_fsm.txsync_done_reg_1 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 ;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 ;
  input rxsyncdone_reg2_reg_0;
  input pipe_pclk_in;
  input SYNC_TXPHALIGNDONE;
  input SYNC_TXSYNC_START;
  input pipe_mmcm_lock_in;
  input [0:0]pipe_txdlysresetdone;
  input SYNC_TXPHINITDONE;
  input QPLL_DRP_GEN3;
  input SYNC_RATE_IDLE;
  input pipe_rx0_elec_idle;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input [0:0]pipe_rxdlysresetdone;
  input [0:0]pipe_rxphaligndone;
  input [0:0]pipe_rxsyncdone;

  wire \FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 ;
  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 ;
  wire [5:0]Q;
  wire QPLL_DRP_GEN3;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXCDRLOCK;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_rx0_elec_idle;
  wire [0:0]pipe_rxdlysresetdone;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxsyncdone;
  wire [0:0]pipe_sync_fsm_rx;
  wire [0:0]pipe_txdlysresetdone;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxdlysresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxdlysresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxelecidle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxelecidle_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxphaligndone_m_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxphaligndone_m_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxphaligndone_s_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxphaligndone_s_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_donem_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_donem_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsync_start_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsyncdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxsyncdone_reg2;
  wire rxsyncdone_reg2_reg_0;
  wire sync_txdlyen;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txdlysresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txdlysresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txdlysresetdone_reg3;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphaligndone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphaligndone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphaligndone_reg3;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphinitdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphinitdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txphinitdone_reg3;
  wire \txsync_fsm.txdlyen_i_1_n_0 ;
  wire \txsync_fsm.txsync_done_i_1_n_0 ;
  wire \txsync_fsm.txsync_done_reg_0 ;
  wire \txsync_fsm.txsync_done_reg_1 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_start_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsync_start_reg3;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsyncdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsyncdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txsyncdone_reg3;

  assign out = txphaligndone_reg3;
  assign p_1_in = txphaligndone_reg2;
  assign p_1_in0_in = txphinitdone_reg2;
  assign txphinitdone_reg3_reg_0 = txphinitdone_reg3;
  LUT5 #(
    .INIT(32'h1D1DFF1D)) 
    \FSM_onehot_txsync_fsm.fsm_tx[1]_i_1 
       (.I0(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(txsync_start_reg2),
        .I3(Q[5]),
        .I4(\txsync_fsm.txsync_done_reg_1 ),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_txsync_fsm.fsm_tx[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_txsync_fsm.fsm_tx[2]_i_1 
       (.I0(mmcm_lock_reg2),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(txsync_start_reg2),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \FSM_onehot_txsync_fsm.fsm_tx[3]_i_1 
       (.I0(txdlysresetdone_reg2),
        .I1(txdlysresetdone_reg3),
        .I2(Q[2]),
        .I3(mmcm_lock_reg2),
        .I4(Q[1]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_txsync_fsm.fsm_tx[4]_i_1 
       (.I0(\FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 ),
        .I1(Q[3]),
        .I2(txdlysresetdone_reg2),
        .I3(txdlysresetdone_reg3),
        .I4(Q[2]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF8F888888888)) 
    \FSM_onehot_txsync_fsm.fsm_tx[5]_i_1 
       (.I0(\txsync_fsm.txsync_done_reg_1 ),
        .I1(Q[4]),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 ),
        .I3(txphinitdone_reg3),
        .I4(txphinitdone_reg2),
        .I5(Q[3]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFEAEA2A002A2A)) 
    \FSM_onehot_txsync_fsm.fsm_tx[6]_i_1 
       (.I0(Q[5]),
        .I1(\FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 ),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 ),
        .I3(txphaligndone_reg3),
        .I4(txphaligndone_reg2),
        .I5(Q[4]),
        .O(\FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_1_n_0 ),
        .Q(Q[0]),
        .S(rxsyncdone_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[2]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rxsyncdone_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(rxsyncdone_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(rxsyncdone_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[5]_i_1_n_0 ),
        .Q(Q[4]),
        .R(rxsyncdone_reg2_reg_0));
  (* FSM_ENCODED_STATES = "FSM_MMCM_LOCK:0000100,FSM_TXSYNC_START:0001000,FSM_TXPHINITDONE:0010000,FSM_TXSYNC_DONE1:0100000,FSM_TXSYNC_DONE2:1000000,FSM_TXSYNC_IDLE:0000010,iSTATE:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_txsync_fsm.fsm_tx[6]_i_1_n_0 ),
        .Q(Q[5]),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_GEN3),
        .Q(gen3_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxdlysresetdone),
        .Q(rxdlysresetdone_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rx0_elec_idle),
        .Q(rxelecidle_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxphaligndone),
        .Q(rxphaligndone_m_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxphaligndone_s_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_donem_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(rxsyncdone_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rxsync_fsm_disable.fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b1),
        .Q(pipe_sync_fsm_rx),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rxsync_start_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_rxsyncdone),
        .Q(rxsyncdone_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_txdlysresetdone),
        .Q(txdlysresetdone_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(rxsyncdone_reg2_reg_0));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \txsync_fsm.txdlyen_i_1 
       (.I0(Q[5]),
        .I1(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ),
        .I2(txsync_start_reg2),
        .I3(Q[0]),
        .I4(sync_txdlyen),
        .O(\txsync_fsm.txdlyen_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txdlyen_i_1_n_0 ),
        .Q(sync_txdlyen),
        .R(rxsyncdone_reg2_reg_0));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \txsync_fsm.txsync_done_i_1 
       (.I0(Q[5]),
        .I1(\txsync_fsm.txsync_done_reg_1 ),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx[1]_i_2_n_0 ),
        .I3(txsync_start_reg2),
        .I4(Q[0]),
        .I5(\txsync_fsm.txsync_done_reg_0 ),
        .O(\txsync_fsm.txsync_done_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txsync_fsm.txsync_done_i_1_n_0 ),
        .Q(\txsync_fsm.txsync_done_reg_0 ),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(rxsyncdone_reg2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(rxsyncdone_reg2_reg_0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_user" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_user
   (pclk_sel_reg2_reg_0,
    txresetdone_reg2_reg_0,
    rxresetdone_reg2_reg_0,
    out,
    txcompliance_reg2_reg_0,
    rate_gen3_reg2_reg_0,
    rxeq_adapt_done_reg2_reg_0,
    PLGEN3PCSRXSYNCDONE,
    oobclk,
    converge_gen3_reg_0,
    SYNC_RXCDRLOCK,
    txcompliance_reg2_reg_1,
    txcompliance_reg2_reg_2,
    SYNC_TXPHINITDONE,
    rxsyncallin,
    SYNC_TXPHALIGNDONE,
    txelecidle_reg2_reg_0,
    oobclk_cnt,
    pipe_rx0_valid,
    pipe_phystatus_rst,
    pipe_rx0_phy_status,
    converge_gen3_reg_1,
    \rxcdrlock_cnt_reg[0]_0 ,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    gt_txresetdone_0,
    gt_rxresetdone_0,
    pipe_tx0_elec_idle,
    TXCHARDISPMODE,
    gt_rxcdrlock,
    SR,
    gt_rxvalid,
    pipe_rxusrclk_in,
    pipe_rxstatus,
    rate_done_reg1_reg_0,
    Q,
    QPLL_DRP_GEN3,
    pipe_rx0_eq_adapt_done,
    \oobclk_div.oobclk_reg_0 ,
    pipe_oobclk_in,
    converge_gen3_reg_2,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[4] ,
    p_1_in0_in,
    \txsync_fsm.txsync_done_reg ,
    p_1_in,
    pipe_txphinitdone,
    pipe_rxphaligndone,
    pipe_txphaligndone,
    gt_phystatus);
  output pclk_sel_reg2_reg_0;
  output txresetdone_reg2_reg_0;
  output rxresetdone_reg2_reg_0;
  output out;
  output txcompliance_reg2_reg_0;
  output rate_gen3_reg2_reg_0;
  output rxeq_adapt_done_reg2_reg_0;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output oobclk;
  output converge_gen3_reg_0;
  output SYNC_RXCDRLOCK;
  output txcompliance_reg2_reg_1;
  output txcompliance_reg2_reg_2;
  output SYNC_TXPHINITDONE;
  output rxsyncallin;
  output SYNC_TXPHALIGNDONE;
  output txelecidle_reg2_reg_0;
  output [1:0]oobclk_cnt;
  output pipe_rx0_valid;
  output pipe_phystatus_rst;
  output pipe_rx0_phy_status;
  output converge_gen3_reg_1;
  input \rxcdrlock_cnt_reg[0]_0 ;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input gt_txresetdone_0;
  input gt_rxresetdone_0;
  input pipe_tx0_elec_idle;
  input [0:0]TXCHARDISPMODE;
  input gt_rxcdrlock;
  input [0:0]SR;
  input gt_rxvalid;
  input pipe_rxusrclk_in;
  input [0:0]pipe_rxstatus;
  input [1:0]rate_done_reg1_reg_0;
  input [0:0]Q;
  input QPLL_DRP_GEN3;
  input pipe_rx0_eq_adapt_done;
  input \oobclk_div.oobclk_reg_0 ;
  input pipe_oobclk_in;
  input converge_gen3_reg_2;
  input \FSM_onehot_txsync_fsm.fsm_tx_reg[4] ;
  input p_1_in0_in;
  input \txsync_fsm.txsync_done_reg ;
  input p_1_in;
  input [0:0]pipe_txphinitdone;
  input [0:0]pipe_rxphaligndone;
  input [0:0]pipe_txphaligndone;
  input gt_phystatus;

  wire \FSM_onehot_txsync_fsm.fsm_tx_reg[4] ;
  wire PCIE_3_0_i_i_198_n_0;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [0:0]Q;
  wire QPLL_DRP_GEN3;
  wire [0:0]SR;
  wire SYNC_RXCDRLOCK;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire [0:0]TXCHARDISPMODE;
  wire \converge_cnt[0]_i_1__0_n_0 ;
  wire \converge_cnt[0]_i_4_n_0 ;
  wire \converge_cnt[0]_i_5_n_0 ;
  wire \converge_cnt[0]_i_6_n_0 ;
  wire [21:0]converge_cnt_reg;
  wire \converge_cnt_reg[0]_i_3_n_0 ;
  wire \converge_cnt_reg[0]_i_3_n_1 ;
  wire \converge_cnt_reg[0]_i_3_n_2 ;
  wire \converge_cnt_reg[0]_i_3_n_3 ;
  wire \converge_cnt_reg[0]_i_3_n_4 ;
  wire \converge_cnt_reg[0]_i_3_n_5 ;
  wire \converge_cnt_reg[0]_i_3_n_6 ;
  wire \converge_cnt_reg[0]_i_3_n_7 ;
  wire \converge_cnt_reg[12]_i_1_n_0 ;
  wire \converge_cnt_reg[12]_i_1_n_1 ;
  wire \converge_cnt_reg[12]_i_1_n_2 ;
  wire \converge_cnt_reg[12]_i_1_n_3 ;
  wire \converge_cnt_reg[12]_i_1_n_4 ;
  wire \converge_cnt_reg[12]_i_1_n_5 ;
  wire \converge_cnt_reg[12]_i_1_n_6 ;
  wire \converge_cnt_reg[12]_i_1_n_7 ;
  wire \converge_cnt_reg[16]_i_1_n_0 ;
  wire \converge_cnt_reg[16]_i_1_n_1 ;
  wire \converge_cnt_reg[16]_i_1_n_2 ;
  wire \converge_cnt_reg[16]_i_1_n_3 ;
  wire \converge_cnt_reg[16]_i_1_n_4 ;
  wire \converge_cnt_reg[16]_i_1_n_5 ;
  wire \converge_cnt_reg[16]_i_1_n_6 ;
  wire \converge_cnt_reg[16]_i_1_n_7 ;
  wire \converge_cnt_reg[20]_i_1_n_3 ;
  wire \converge_cnt_reg[20]_i_1_n_6 ;
  wire \converge_cnt_reg[20]_i_1_n_7 ;
  wire \converge_cnt_reg[4]_i_1_n_0 ;
  wire \converge_cnt_reg[4]_i_1_n_1 ;
  wire \converge_cnt_reg[4]_i_1_n_2 ;
  wire \converge_cnt_reg[4]_i_1_n_3 ;
  wire \converge_cnt_reg[4]_i_1_n_4 ;
  wire \converge_cnt_reg[4]_i_1_n_5 ;
  wire \converge_cnt_reg[4]_i_1_n_6 ;
  wire \converge_cnt_reg[4]_i_1_n_7 ;
  wire \converge_cnt_reg[8]_i_1_n_0 ;
  wire \converge_cnt_reg[8]_i_1_n_1 ;
  wire \converge_cnt_reg[8]_i_1_n_2 ;
  wire \converge_cnt_reg[8]_i_1_n_3 ;
  wire \converge_cnt_reg[8]_i_1_n_4 ;
  wire \converge_cnt_reg[8]_i_1_n_5 ;
  wire \converge_cnt_reg[8]_i_1_n_6 ;
  wire \converge_cnt_reg[8]_i_1_n_7 ;
  wire converge_gen3_reg_0;
  wire converge_gen3_reg_1;
  wire converge_gen3_reg_2;
  wire gen3_rdy0;
  wire gt_phystatus;
  wire gt_rxcdrlock;
  wire gt_rxresetdone_0;
  wire gt_rxvalid;
  wire gt_txresetdone_0;
  wire \gth_channel.gthe2_channel_i_i_60_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_61_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_62_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_63_n_0 ;
  wire \gth_channel.gthe2_channel_i_i_64_n_0 ;
  wire oobclk;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_cnt[0]_i_1_n_0 ;
  wire \oobclk_div.oobclk_cnt[1]_i_1_n_0 ;
  wire \oobclk_div.oobclk_reg_0 ;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__2;
  wire p_1_in;
  wire p_1_in0_in;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire pclk_sel_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_phystatus_rst;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxstatus;
  wire pipe_rxusrclk_in;
  wire pipe_tx0_elec_idle;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_done_reg1;
  wire [1:0]rate_done_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_done_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_gen3_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_gen3_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_idle_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_rxsync_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rate_rxsync_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetovrd_start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire resetovrd_start_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rst_idle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg;
  wire \rxcdrlock_cnt_reg[0]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxcdrlock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_adapt_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxeq_adapt_done_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxresetdone_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxstatus_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxstatus_reg2;
  wire rxsyncallin;
  wire [3:0]rxvalid_cnt_reg;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxvalid_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rxvalid_reg2;
  wire sel;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txcompliance_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txcompliance_reg2;
  wire txcompliance_reg2_reg_1;
  wire txcompliance_reg2_reg_2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txelecidle_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txelecidle_reg2;
  wire txelecidle_reg2_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txresetdone_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire txresetdone_reg2;
  wire \txsync_fsm.txsync_done_reg ;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1_O_UNCONNECTED ;

  assign out = txelecidle_reg2;
  assign pclk_sel_reg2_reg_0 = pclk_sel_reg2;
  assign rate_gen3_reg2_reg_0 = rate_gen3_reg2;
  assign rxeq_adapt_done_reg2_reg_0 = rxeq_adapt_done_reg2;
  assign rxresetdone_reg2_reg_0 = rxresetdone_reg2;
  assign txcompliance_reg2_reg_0 = txcompliance_reg2;
  assign txresetdone_reg2_reg_0 = txresetdone_reg2;
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_txsync_fsm.fsm_tx[4]_i_2 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(\FSM_onehot_txsync_fsm.fsm_tx_reg[4] ),
        .I3(p_1_in0_in),
        .O(txcompliance_reg2_reg_1));
  LUT4 #(
    .INIT(16'h7077)) 
    \FSM_onehot_txsync_fsm.fsm_tx[5]_i_2 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(\txsync_fsm.txsync_done_reg ),
        .I3(p_1_in),
        .O(txcompliance_reg2_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_txsync_fsm.fsm_tx[5]_i_3 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(txelecidle_reg2_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    PCIE_3_0_i_i_198
       (.I0(rxvalid_cnt_reg[0]),
        .I1(rxvalid_cnt_reg[1]),
        .O(PCIE_3_0_i_i_198_n_0));
  LUT5 #(
    .INIT(32'hFFFFA8FF)) 
    PCIE_3_0_i_i_2
       (.I0(gt_phystatus),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx0_phy_status));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    PCIE_3_0_i_i_3
       (.I0(gt_rxvalid),
        .I1(rst_idle_reg2),
        .I2(rate_idle_reg2),
        .I3(rxvalid_cnt_reg[3]),
        .I4(rxvalid_cnt_reg[2]),
        .I5(PCIE_3_0_i_i_198_n_0),
        .O(pipe_rx0_valid));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \converge_cnt[0]_i_1__0 
       (.I0(rate_gen3_reg2),
        .I1(SR),
        .I2(rate_idle_reg2),
        .I3(rst_idle_reg2),
        .O(\converge_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
    \converge_cnt[0]_i_2 
       (.I0(converge_cnt_reg[21]),
        .I1(\converge_cnt[0]_i_4_n_0 ),
        .I2(converge_cnt_reg[12]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[20]),
        .I5(\converge_cnt[0]_i_5_n_0 ),
        .O(sel));
  LUT5 #(
    .INIT(32'h00000001)) 
    \converge_cnt[0]_i_4 
       (.I0(converge_cnt_reg[3]),
        .I1(converge_cnt_reg[4]),
        .I2(converge_cnt_reg[5]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[6]),
        .O(\converge_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
    \converge_cnt[0]_i_5 
       (.I0(\gth_channel.gthe2_channel_i_i_64_n_0 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\gth_channel.gthe2_channel_i_i_62_n_0 ),
        .O(\converge_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \converge_cnt[0]_i_6 
       (.I0(converge_cnt_reg[0]),
        .O(\converge_cnt[0]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3_n_7 ),
        .Q(converge_cnt_reg[0]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  CARRY4 \converge_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\converge_cnt_reg[0]_i_3_n_0 ,\converge_cnt_reg[0]_i_3_n_1 ,\converge_cnt_reg[0]_i_3_n_2 ,\converge_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\converge_cnt_reg[0]_i_3_n_4 ,\converge_cnt_reg[0]_i_3_n_5 ,\converge_cnt_reg[0]_i_3_n_6 ,\converge_cnt_reg[0]_i_3_n_7 }),
        .S({converge_cnt_reg[3:1],\converge_cnt[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1_n_5 ),
        .Q(converge_cnt_reg[10]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1_n_4 ),
        .Q(converge_cnt_reg[11]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1_n_7 ),
        .Q(converge_cnt_reg[12]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  CARRY4 \converge_cnt_reg[12]_i_1 
       (.CI(\converge_cnt_reg[8]_i_1_n_0 ),
        .CO({\converge_cnt_reg[12]_i_1_n_0 ,\converge_cnt_reg[12]_i_1_n_1 ,\converge_cnt_reg[12]_i_1_n_2 ,\converge_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[12]_i_1_n_4 ,\converge_cnt_reg[12]_i_1_n_5 ,\converge_cnt_reg[12]_i_1_n_6 ,\converge_cnt_reg[12]_i_1_n_7 }),
        .S(converge_cnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1_n_6 ),
        .Q(converge_cnt_reg[13]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1_n_5 ),
        .Q(converge_cnt_reg[14]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[12]_i_1_n_4 ),
        .Q(converge_cnt_reg[15]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1_n_7 ),
        .Q(converge_cnt_reg[16]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  CARRY4 \converge_cnt_reg[16]_i_1 
       (.CI(\converge_cnt_reg[12]_i_1_n_0 ),
        .CO({\converge_cnt_reg[16]_i_1_n_0 ,\converge_cnt_reg[16]_i_1_n_1 ,\converge_cnt_reg[16]_i_1_n_2 ,\converge_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[16]_i_1_n_4 ,\converge_cnt_reg[16]_i_1_n_5 ,\converge_cnt_reg[16]_i_1_n_6 ,\converge_cnt_reg[16]_i_1_n_7 }),
        .S(converge_cnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1_n_6 ),
        .Q(converge_cnt_reg[17]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1_n_5 ),
        .Q(converge_cnt_reg[18]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[16]_i_1_n_4 ),
        .Q(converge_cnt_reg[19]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3_n_6 ),
        .Q(converge_cnt_reg[1]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1_n_7 ),
        .Q(converge_cnt_reg[20]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  CARRY4 \converge_cnt_reg[20]_i_1 
       (.CI(\converge_cnt_reg[16]_i_1_n_0 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1_CO_UNCONNECTED [3:1],\converge_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_converge_cnt_reg[20]_i_1_O_UNCONNECTED [3:2],\converge_cnt_reg[20]_i_1_n_6 ,\converge_cnt_reg[20]_i_1_n_7 }),
        .S({1'b0,1'b0,converge_cnt_reg[21:20]}));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[20]_i_1_n_6 ),
        .Q(converge_cnt_reg[21]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3_n_5 ),
        .Q(converge_cnt_reg[2]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[0]_i_3_n_4 ),
        .Q(converge_cnt_reg[3]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1_n_7 ),
        .Q(converge_cnt_reg[4]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  CARRY4 \converge_cnt_reg[4]_i_1 
       (.CI(\converge_cnt_reg[0]_i_3_n_0 ),
        .CO({\converge_cnt_reg[4]_i_1_n_0 ,\converge_cnt_reg[4]_i_1_n_1 ,\converge_cnt_reg[4]_i_1_n_2 ,\converge_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[4]_i_1_n_4 ,\converge_cnt_reg[4]_i_1_n_5 ,\converge_cnt_reg[4]_i_1_n_6 ,\converge_cnt_reg[4]_i_1_n_7 }),
        .S(converge_cnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1_n_6 ),
        .Q(converge_cnt_reg[5]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1_n_5 ),
        .Q(converge_cnt_reg[6]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[4]_i_1_n_4 ),
        .Q(converge_cnt_reg[7]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1_n_7 ),
        .Q(converge_cnt_reg[8]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  CARRY4 \converge_cnt_reg[8]_i_1 
       (.CI(\converge_cnt_reg[4]_i_1_n_0 ),
        .CO({\converge_cnt_reg[8]_i_1_n_0 ,\converge_cnt_reg[8]_i_1_n_1 ,\converge_cnt_reg[8]_i_1_n_2 ,\converge_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\converge_cnt_reg[8]_i_1_n_4 ,\converge_cnt_reg[8]_i_1_n_5 ,\converge_cnt_reg[8]_i_1_n_6 ,\converge_cnt_reg[8]_i_1_n_7 }),
        .S(converge_cnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_rxusrclk_in),
        .CE(sel),
        .D(\converge_cnt_reg[8]_i_1_n_6 ),
        .Q(converge_cnt_reg[9]),
        .R(\converge_cnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    converge_gen3_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(converge_gen3_reg_2),
        .Q(converge_gen3_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    gen3_rdy_i_1
       (.I0(rate_gen3_reg2),
        .I1(rate_idle_reg2),
        .O(gen3_rdy0));
  FDRE #(
    .INIT(1'b0)) 
    gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gen3_rdy0),
        .Q(PLGEN3PCSRXSYNCDONE),
        .R(SR));
  LUT3 #(
    .INIT(8'hEA)) 
    \gth_channel.gthe2_channel_i_i_11 
       (.I0(pipe_txphaligndone),
        .I1(txcompliance_reg2),
        .I2(txelecidle_reg2),
        .O(SYNC_TXPHALIGNDONE));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \gth_channel.gthe2_channel_i_i_6 
       (.I0(\gth_channel.gthe2_channel_i_i_60_n_0 ),
        .I1(\gth_channel.gthe2_channel_i_i_61_n_0 ),
        .I2(\gth_channel.gthe2_channel_i_i_62_n_0 ),
        .I3(\gth_channel.gthe2_channel_i_i_63_n_0 ),
        .I4(\gth_channel.gthe2_channel_i_i_64_n_0 ),
        .I5(converge_gen3_reg_0),
        .O(converge_gen3_reg_1));
  LUT3 #(
    .INIT(8'h01)) 
    \gth_channel.gthe2_channel_i_i_60 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\gth_channel.gthe2_channel_i_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \gth_channel.gthe2_channel_i_i_61 
       (.I0(converge_cnt_reg[1]),
        .I1(converge_cnt_reg[0]),
        .I2(converge_cnt_reg[2]),
        .I3(converge_cnt_reg[3]),
        .O(\gth_channel.gthe2_channel_i_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gth_channel.gthe2_channel_i_i_62 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\gth_channel.gthe2_channel_i_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \gth_channel.gthe2_channel_i_i_63 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[7]),
        .I2(converge_cnt_reg[4]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[21]),
        .I5(converge_cnt_reg[13]),
        .O(\gth_channel.gthe2_channel_i_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gth_channel.gthe2_channel_i_i_64 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\gth_channel.gthe2_channel_i_i_64_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \gth_channel.gthe2_channel_i_i_7 
       (.I0(pipe_rxphaligndone),
        .I1(txcompliance_reg2),
        .I2(txelecidle_reg2),
        .O(rxsyncallin));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \oobclk_div.oobclk_cnt[0]_i_1 
       (.I0(oobclk_cnt[0]),
        .I1(\rxcdrlock_cnt_reg[0]_0 ),
        .O(\oobclk_div.oobclk_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \oobclk_div.oobclk_cnt[1]_i_1 
       (.I0(oobclk_cnt[1]),
        .I1(oobclk_cnt[0]),
        .I2(\rxcdrlock_cnt_reg[0]_0 ),
        .O(\oobclk_div.oobclk_cnt[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_cnt[0]_i_1_n_0 ),
        .Q(oobclk_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_cnt[1]_i_1_n_0 ),
        .Q(oobclk_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(1'b1),
        .D(\oobclk_div.oobclk_reg_0 ),
        .Q(oobclk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1_reg_0[1]),
        .Q(rate_done_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_GEN3),
        .Q(rate_gen3_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_done_reg1_reg_0[0]),
        .Q(rate_idle_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rate_rxsync_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_phy_rdy[1]_i_1 
       (.I0(rst_idle_reg2),
        .O(pipe_phystatus_rst));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(resetovrd_start_reg1),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(Q),
        .Q(rst_idle_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(SR));
  LUT5 #(
    .INIT(32'h8A0A0A0A)) 
    \rxcdrlock_cnt[0]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg[2]),
        .I2(rxcdrlock_cnt_reg[0]),
        .I3(rxcdrlock_cnt_reg[1]),
        .I4(rxcdrlock_cnt_reg[3]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hA8282828)) 
    \rxcdrlock_cnt[1]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg[0]),
        .I2(rxcdrlock_cnt_reg[1]),
        .I3(rxcdrlock_cnt_reg[2]),
        .I4(rxcdrlock_cnt_reg[3]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8CCCC000)) 
    \rxcdrlock_cnt[2]_i_1 
       (.I0(rxcdrlock_cnt_reg[3]),
        .I1(rxcdrlock_reg2),
        .I2(rxcdrlock_cnt_reg[1]),
        .I3(rxcdrlock_cnt_reg[0]),
        .I4(rxcdrlock_cnt_reg[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    \rxcdrlock_cnt[3]_i_1 
       (.I0(rxcdrlock_reg2),
        .I1(rxcdrlock_cnt_reg[3]),
        .I2(rxcdrlock_cnt_reg[1]),
        .I3(rxcdrlock_cnt_reg[0]),
        .I4(rxcdrlock_cnt_reg[2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg[0]),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg[1]),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg[2]),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg[3]),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rxcdrlock_reg1[0]_i_1 
       (.I0(gt_rxcdrlock),
        .I1(rxcdrlock_cnt_reg[3]),
        .I2(rxcdrlock_cnt_reg[1]),
        .I3(rxcdrlock_cnt_reg[0]),
        .I4(rxcdrlock_cnt_reg[2]),
        .O(SYNC_RXCDRLOCK));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxcdrlock),
        .Q(rxcdrlock_reg1),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rx0_eq_adapt_done),
        .Q(rxeq_adapt_done_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_rxresetdone_0),
        .Q(rxresetdone_reg1),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(pipe_rxstatus),
        .Q(rxstatus_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(SR));
  LUT6 #(
    .INIT(64'hC404040404040404)) 
    \rxvalid_cnt[0]_i_1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg[0]),
        .I3(rxvalid_cnt_reg[1]),
        .I4(rxvalid_cnt_reg[2]),
        .I5(rxvalid_cnt_reg[3]),
        .O(p_0_in__2[0]));
  LUT6 #(
    .INIT(64'h808000F000F00000)) 
    \rxvalid_cnt[1]_i_1 
       (.I0(rxvalid_cnt_reg[3]),
        .I1(rxvalid_cnt_reg[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg[1]),
        .I5(rxvalid_cnt_reg[0]),
        .O(p_0_in__2[1]));
  LUT6 #(
    .INIT(64'h80BF000000C00000)) 
    \rxvalid_cnt[2]_i_1 
       (.I0(rxvalid_cnt_reg[3]),
        .I1(rxvalid_cnt_reg[0]),
        .I2(rxvalid_cnt_reg[1]),
        .I3(rxstatus_reg2),
        .I4(rxvalid_reg2),
        .I5(rxvalid_cnt_reg[2]),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'h8C08080808080808)) 
    \rxvalid_cnt[3]_i_1 
       (.I0(rxvalid_cnt_reg[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg[2]),
        .I4(rxvalid_cnt_reg[1]),
        .I5(rxvalid_cnt_reg[0]),
        .O(p_0_in__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(rxvalid_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(rxvalid_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(rxvalid_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(rxvalid_cnt_reg[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(gt_rxvalid),
        .Q(rxvalid_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(1'b1),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(TXCHARDISPMODE),
        .Q(txcompliance_reg1),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_tx0_elec_idle),
        .Q(txelecidle_reg1),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    txphinitdone_reg1_i_1
       (.I0(pipe_txphinitdone),
        .I1(txcompliance_reg2),
        .I2(txelecidle_reg2),
        .O(SYNC_TXPHINITDONE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(gt_txresetdone_0),
        .Q(txresetdone_reg1),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(\rxcdrlock_cnt_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_pipe_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_pipe_wrapper
   (out,
    cpllreset_reg,
    QRST_CPLLLOCK,
    Q,
    pipe_rxpmaresetdone,
    p_5_in,
    p_7_in,
    p_6_in,
    pipe_qrst_idle,
    \rxeq_control_reg2_reg[1] ,
    rxeqscan_new_txcoeff_done,
    rxeqscan_adapt_done,
    SYNC_GEN3,
    pipe_tx0_eqdone,
    pipe_rx0_eqdone,
    pclk_sel_reg2_reg,
    txresetdone_reg2_reg,
    rxresetdone_reg2_reg,
    rate_gen3_reg2_reg,
    rxeq_adapt_done_reg2_reg,
    pipe_pclk_sel_out,
    pipe_rxstatus,
    \FSM_onehot_fsm_reg[13] ,
    PLGEN3PCSRXSYNCDONE,
    pipe_rx0_eq_adapt_done,
    phystatus_reg2_reg,
    rxratedone_reg2_reg,
    txratedone_reg2_reg,
    \rate_in_reg1_reg[1] ,
    \rate_in_reg2_reg[1] ,
    QPLL_QPLLLOCK,
    p_0_in6_in,
    p_0_in8_in,
    p_0_in7_in,
    ext_ch_gt_drprdy,
    rst_gtreset,
    pipe_eyescandataerror,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxcommadet,
    pipe_rxdlysresetdone,
    pipe_rx0_elec_idle,
    pipe_rxoutclk_out,
    pipe_rxphaligndone,
    pipe_rxprbserr,
    pipe_rxsyncdone,
    pipe_txdlysresetdone,
    pipe_txoutclk_out,
    pipe_txphaligndone,
    pipe_txphinitdone,
    pipe_dmonitorout,
    ext_ch_gt_drpdo,
    pipe_rxbufstatus,
    RXDATA,
    RXCHARISK,
    pipe_rxdisperr,
    pipe_rxnotintable,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    p_0_in0_in,
    rst_userrdy,
    \FSM_onehot_txsync_fsm.fsm_tx_reg[6] ,
    RXSYSCLKSEL,
    RXRATE,
    adapt_done_cnt_reg,
    rxeqscan_lffs_sel,
    rxeq_adapt_done_reg_reg,
    new_txcoeff,
    \rxeq_new_txcoeff_reg[2] ,
    rxeq_lffs_sel_reg,
    converge_gen3_reg,
    txratedone_reg,
    phystatus_reg,
    rxratedone_reg,
    gen3_exit_reg,
    ratedone_reg,
    p_0_in3_in,
    QRST_QPLLPD_IN,
    p_0_in2_in,
    QRST_QPLLRESET_IN,
    \fsm_reg[11] ,
    \fsm_reg[6] ,
    \FSM_onehot_fsm_reg[4] ,
    \FSM_onehot_fsm_rx_reg[2] ,
    \FSM_onehot_fsm_rx_reg[5] ,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    \txeq_txcoeff_reg[18] ,
    oobclk_cnt,
    pipe_sync_fsm_rx,
    pipe_rx0_eq_lffs_sel,
    \FSM_onehot_fsm_reg[1] ,
    pipe_rate_fsm,
    pipe_rst_fsm,
    new_txcoeff_req_reg2_reg,
    \rxeq_control_reg2_reg[0] ,
    \FSM_onehot_fsm_rx_reg[5]_0 ,
    \FSM_onehot_fsm_rx_reg[3] ,
    pipe_rx0_valid,
    pipe_phystatus_rst,
    pipe_rx0_phy_status,
    pipe_mmcm_lock_in,
    pipe_pclk_in,
    user_resetdone,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    pipe_tx0_elec_idle,
    TXCHARDISPMODE,
    DRP_X16X20_MODE0,
    DRP_START0,
    DRP_X160,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    RX8B10BEN0,
    pipe_rx0_polarity,
    pipe_rxprbscntreset,
    PLGEN3PCSRXSLIDE,
    pipe_tx_deemph,
    txdetectrx_mux,
    txelecidle_mux,
    pipe_txinhibit,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    pipe_loopback,
    pipe_rxprbssel,
    PIPETXMARGIN,
    pipe_txprbssel,
    PIPETX0DATA,
    PIPETX0CHARISK,
    sys_reset,
    gtreset_reg,
    userrdy_reg,
    adapt_done_cnt_reg_0,
    lffs_sel_reg,
    rxeq_adapt_done_reg_reg_0,
    \new_txcoeff_reg[2] ,
    \rxeq_new_txcoeff_reg[2]_0 ,
    rxeq_lffs_sel_reg_0,
    rxeq_adapt_done_reg,
    \oobclk_div.oobclk_reg ,
    pipe_oobclk_in,
    converge_gen3_reg_0,
    txratedone_reg_0,
    phystatus_reg_0,
    rxratedone_reg_0,
    gen3_exit_reg_0,
    ratedone_reg_0,
    cpllpd_reg,
    qpllpd_reg,
    cpllreset_reg_0,
    qpllreset_reg,
    txpmareset_reg,
    \sysclksel_reg[0] ,
    pclk_sel_reg,
    gen3_reg,
    \rate_out_reg[0] ,
    powerdown,
    cpllpd,
    txpdelecidlemode,
    qpllpd,
    D,
    \txeq_deemph_reg1_reg[5] ,
    \txeq_preset_reg1_reg[3] ,
    \rxeq_preset_reg1_reg[2] ,
    \rxeq_control_reg1_reg[1] ,
    \rxeq_txpreset_reg1_reg[3] ,
    \rxeq_lffs_reg1_reg[5] ,
    PIPETXRATE,
    txpd,
    PIPETX0POWERDOWN,
    rxpd,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpdi);
  output out;
  output cpllreset_reg;
  output [0:0]QRST_CPLLLOCK;
  output [11:0]Q;
  output [0:0]pipe_rxpmaresetdone;
  output p_5_in;
  output p_7_in;
  output p_6_in;
  output pipe_qrst_idle;
  output [1:0]\rxeq_control_reg2_reg[1] ;
  output rxeqscan_new_txcoeff_done;
  output rxeqscan_adapt_done;
  output SYNC_GEN3;
  output pipe_tx0_eqdone;
  output pipe_rx0_eqdone;
  output pclk_sel_reg2_reg;
  output txresetdone_reg2_reg;
  output rxresetdone_reg2_reg;
  output rate_gen3_reg2_reg;
  output rxeq_adapt_done_reg2_reg;
  output [0:0]pipe_pclk_sel_out;
  output [2:0]pipe_rxstatus;
  output [4:0]\FSM_onehot_fsm_reg[13] ;
  output [0:0]PLGEN3PCSRXSYNCDONE;
  output pipe_rx0_eq_adapt_done;
  output phystatus_reg2_reg;
  output rxratedone_reg2_reg;
  output txratedone_reg2_reg;
  output [1:0]\rate_in_reg1_reg[1] ;
  output [1:0]\rate_in_reg2_reg[1] ;
  output QPLL_QPLLLOCK;
  output p_0_in6_in;
  output p_0_in8_in;
  output p_0_in7_in;
  output [0:0]ext_ch_gt_drprdy;
  output rst_gtreset;
  output [0:0]pipe_eyescandataerror;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output [0:0]pipe_rxcommadet;
  output [0:0]pipe_rxdlysresetdone;
  output pipe_rx0_elec_idle;
  output [0:0]pipe_rxoutclk_out;
  output [0:0]pipe_rxphaligndone;
  output [0:0]pipe_rxprbserr;
  output [0:0]pipe_rxsyncdone;
  output [0:0]pipe_txdlysresetdone;
  output pipe_txoutclk_out;
  output [0:0]pipe_txphaligndone;
  output [0:0]pipe_txphinitdone;
  output [14:0]pipe_dmonitorout;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]pipe_rxbufstatus;
  output [31:0]RXDATA;
  output [1:0]RXCHARISK;
  output [7:0]pipe_rxdisperr;
  output [7:0]pipe_rxnotintable;
  output [0:0]int_qplloutclk_out;
  output [0:0]int_qplloutrefclk_out;
  output p_0_in0_in;
  output rst_userrdy;
  output [5:0]\FSM_onehot_txsync_fsm.fsm_tx_reg[6] ;
  output [0:0]RXSYSCLKSEL;
  output [0:0]RXRATE;
  output adapt_done_cnt_reg;
  output rxeqscan_lffs_sel;
  output rxeq_adapt_done_reg_reg;
  output [0:0]new_txcoeff;
  output \rxeq_new_txcoeff_reg[2] ;
  output rxeq_lffs_sel_reg;
  output converge_gen3_reg;
  output txratedone_reg;
  output phystatus_reg;
  output rxratedone_reg;
  output gen3_exit_reg;
  output ratedone_reg;
  output p_0_in3_in;
  output [0:0]QRST_QPLLPD_IN;
  output p_0_in2_in;
  output [0:0]QRST_QPLLRESET_IN;
  output [7:0]\fsm_reg[11] ;
  output [6:0]\fsm_reg[6] ;
  output [3:0]\FSM_onehot_fsm_reg[4] ;
  output \FSM_onehot_fsm_rx_reg[2] ;
  output [0:0]\FSM_onehot_fsm_rx_reg[5] ;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output [15:0]\txeq_txcoeff_reg[18] ;
  output [1:0]oobclk_cnt;
  output [0:0]pipe_sync_fsm_rx;
  output pipe_rx0_eq_lffs_sel;
  output \FSM_onehot_fsm_reg[1] ;
  output [4:0]pipe_rate_fsm;
  output [3:0]pipe_rst_fsm;
  output new_txcoeff_req_reg2_reg;
  output \rxeq_control_reg2_reg[0] ;
  output \FSM_onehot_fsm_rx_reg[5]_0 ;
  output \FSM_onehot_fsm_rx_reg[3] ;
  output pipe_rx0_valid;
  output pipe_phystatus_rst;
  output pipe_rx0_phy_status;
  input pipe_mmcm_lock_in;
  input pipe_pclk_in;
  input user_resetdone;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input pipe_tx0_elec_idle;
  input [0:0]TXCHARDISPMODE;
  input DRP_X16X20_MODE0;
  input DRP_START0;
  input DRP_X160;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input RX8B10BEN0;
  input pipe_rx0_polarity;
  input pipe_rxprbscntreset;
  input [0:0]PLGEN3PCSRXSLIDE;
  input pipe_tx_deemph;
  input txdetectrx_mux;
  input txelecidle_mux;
  input [0:0]pipe_txinhibit;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [31:0]PIPETX0DATA;
  input [1:0]PIPETX0CHARISK;
  input sys_reset;
  input gtreset_reg;
  input userrdy_reg;
  input adapt_done_cnt_reg_0;
  input lffs_sel_reg;
  input rxeq_adapt_done_reg_reg_0;
  input \new_txcoeff_reg[2] ;
  input \rxeq_new_txcoeff_reg[2]_0 ;
  input rxeq_lffs_sel_reg_0;
  input rxeq_adapt_done_reg;
  input \oobclk_div.oobclk_reg ;
  input pipe_oobclk_in;
  input converge_gen3_reg_0;
  input txratedone_reg_0;
  input phystatus_reg_0;
  input rxratedone_reg_0;
  input gen3_exit_reg_0;
  input ratedone_reg_0;
  input cpllpd_reg;
  input qpllpd_reg;
  input cpllreset_reg_0;
  input qpllreset_reg;
  input txpmareset_reg;
  input \sysclksel_reg[0] ;
  input pclk_sel_reg;
  input gen3_reg;
  input \rate_out_reg[0] ;
  input powerdown;
  input [0:0]cpllpd;
  input [0:0]txpdelecidlemode;
  input [0:0]qpllpd;
  input [1:0]D;
  input [5:0]\txeq_deemph_reg1_reg[5] ;
  input [3:0]\txeq_preset_reg1_reg[3] ;
  input [2:0]\rxeq_preset_reg1_reg[2] ;
  input [1:0]\rxeq_control_reg1_reg[1] ;
  input [3:0]\rxeq_txpreset_reg1_reg[3] ;
  input [5:0]\rxeq_lffs_reg1_reg[5] ;
  input [1:0]PIPETXRATE;
  input [1:0]txpd;
  input [1:0]PIPETX0POWERDOWN;
  input [1:0]rxpd;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [8:0]ext_ch_gt_drpaddr;
  input [15:0]ext_ch_gt_drpdi;

  wire CPLLRESET0;
  wire [1:0]D;
  wire DRP_START0;
  wire DRP_X160;
  wire DRP_X16X20_MODE0;
  wire [4:0]\FSM_onehot_fsm_reg[13] ;
  wire \FSM_onehot_fsm_reg[1] ;
  wire [3:0]\FSM_onehot_fsm_reg[4] ;
  wire \FSM_onehot_fsm_rx_reg[2] ;
  wire \FSM_onehot_fsm_rx_reg[3] ;
  wire [0:0]\FSM_onehot_fsm_rx_reg[5] ;
  wire \FSM_onehot_fsm_rx_reg[5]_0 ;
  wire [5:0]\FSM_onehot_txsync_fsm.fsm_tx_reg[6] ;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPETX0CHARISK;
  wire [31:0]PIPETX0DATA;
  wire [1:0]PIPETX0POWERDOWN;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire [0:0]PLGEN3PCSRXSLIDE;
  wire [0:0]PLGEN3PCSRXSYNCDONE;
  wire [11:0]Q;
  wire QPLL_QPLLLOCK;
  wire [0:0]QRST_CPLLLOCK;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RX8B10BEN0;
  wire [1:0]RXCHARISK;
  wire [31:0]RXDATA;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_GEN3;
  wire SYNC_TXPHINITDONE1;
  wire SYNC_TXSYNC_START0;
  wire [0:0]TXCHARDISPMODE;
  wire adapt_done_cnt_reg;
  wire adapt_done_cnt_reg_0;
  wire converge_gen3_reg;
  wire converge_gen3_reg_0;
  wire [0:0]cpllpd;
  wire cpllpd_reg;
  wire cpllreset_reg;
  wire cpllreset_reg_0;
  wire cpllrst;
  wire drp_done;
  wire [8:0]drp_mux_addr;
  wire [15:0]drp_mux_di;
  wire drp_mux_en;
  wire drp_mux_we;
  wire [6:0]eq_txeq_maincursor;
  wire [4:0]eq_txeq_postcursor;
  wire [4:0]eq_txeq_precursor;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire [7:0]\fsm_reg[11] ;
  wire [6:0]\fsm_reg[6] ;
  wire gen3_exit_reg;
  wire gen3_exit_reg_0;
  wire gen3_reg;
  wire gt_cpllpdrefclk;
  wire gt_phystatus;
  wire gt_rxcdrlock;
  wire gt_rxratedone;
  wire gt_rxresetdone_0;
  wire gt_rxvalid;
  wire gt_txratedone;
  wire gt_txresetdone_0;
  wire gt_txsyncdone;
  wire gtreset_reg;
  wire [0:0]int_qplloutclk_out;
  wire [0:0]int_qplloutrefclk_out;
  wire lffs_sel_reg;
  wire [0:0]new_txcoeff;
  wire \new_txcoeff_reg[2] ;
  wire new_txcoeff_req_reg2_reg;
  wire oobclk;
  wire [1:0]oobclk_cnt;
  wire \oobclk_div.oobclk_reg ;
  wire out;
  wire p_0_in0_in;
  wire p_0_in1_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_in4_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire p_1_in2_in;
  wire p_2_in;
  wire p_3_in;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pclk_sel_reg;
  wire pclk_sel_reg2_reg;
  wire phystatus_reg;
  wire phystatus_reg2_reg;
  wire phystatus_reg_0;
  wire pipe_dclk_in;
  wire [14:0]pipe_dmonitorout;
  wire [0:0]pipe_eyescandataerror;
  wire \pipe_lane[0].pipe_sync_i_n_1 ;
  wire \pipe_lane[0].pipe_sync_i_n_12 ;
  wire \pipe_lane[0].pipe_sync_i_n_3 ;
  wire \pipe_lane[0].pipe_user_i_n_10 ;
  wire \pipe_lane[0].pipe_user_i_n_11 ;
  wire \pipe_lane[0].pipe_user_i_n_12 ;
  wire \pipe_lane[0].pipe_user_i_n_16 ;
  wire \pipe_lane[0].pipe_user_i_n_22 ;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_phystatus_rst;
  wire pipe_qrst_idle;
  wire [4:0]pipe_rate_fsm;
  wire pipe_reset_i_n_4;
  wire [3:0]pipe_rst_fsm;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_eqdone;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire pipe_rx0_valid;
  wire [2:0]pipe_rxbufstatus;
  wire [0:0]pipe_rxcommadet;
  wire [7:0]pipe_rxdisperr;
  wire [0:0]pipe_rxdlysresetdone;
  wire [7:0]pipe_rxnotintable;
  wire [0:0]pipe_rxoutclk_out;
  wire [0:0]pipe_rxphaligndone;
  wire [0:0]pipe_rxpmaresetdone;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire [2:0]pipe_rxstatus;
  wire [0:0]pipe_rxsyncdone;
  wire pipe_rxusrclk_in;
  wire [0:0]pipe_sync_fsm_rx;
  wire pipe_tx0_elec_idle;
  wire pipe_tx0_eqdone;
  wire pipe_tx_deemph;
  wire pipe_tx_swing;
  wire [0:0]pipe_txdlysresetdone;
  wire [0:0]pipe_txinhibit;
  wire pipe_txoutclk_out;
  wire [0:0]pipe_txphaligndone;
  wire [0:0]pipe_txphinitdone;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire powerdown;
  wire qdrp_done;
  wire \qpll_reset.qpll_reset_i_n_10 ;
  wire [0:0]qpllpd;
  wire qpllpd_mux;
  wire qpllpd_reg;
  wire qpllreset_reg;
  wire rate_done;
  wire rate_gen3_reg2_reg;
  wire [1:0]\rate_in_reg1_reg[1] ;
  wire [1:0]\rate_in_reg2_reg[1] ;
  wire \rate_out_reg[0] ;
  wire ratedone_reg;
  wire ratedone_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire reset_n_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire reset_n_reg2;
  wire rst_dclk_reset;
  wire rst_gtreset;
  wire rst_userrdy;
  wire rxeq_adapt_done_reg;
  wire rxeq_adapt_done_reg2_reg;
  wire rxeq_adapt_done_reg_reg;
  wire rxeq_adapt_done_reg_reg_0;
  wire [1:0]\rxeq_control_reg1_reg[1] ;
  wire \rxeq_control_reg2_reg[0] ;
  wire [1:0]\rxeq_control_reg2_reg[1] ;
  wire [5:0]\rxeq_lffs_reg1_reg[5] ;
  wire rxeq_lffs_sel_reg;
  wire rxeq_lffs_sel_reg_0;
  wire \rxeq_new_txcoeff_reg[2] ;
  wire \rxeq_new_txcoeff_reg[2]_0 ;
  wire [2:0]\rxeq_preset_reg1_reg[2] ;
  wire [3:0]\rxeq_txpreset_reg1_reg[3] ;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire [1:0]rxpd;
  wire [1:0]rxpd_mux;
  wire rxratedone_reg;
  wire rxratedone_reg2_reg;
  wire rxratedone_reg_0;
  wire rxresetdone_reg2_reg;
  wire rxsyncallin;
  wire sync_txdlyen;
  wire sys_clk;
  wire sys_reset;
  wire \sysclksel_reg[0] ;
  wire txdetectrx_mux;
  wire txelecidle_mux;
  wire [5:0]\txeq_deemph_reg1_reg[5] ;
  wire [3:0]\txeq_preset_reg1_reg[3] ;
  wire [15:0]\txeq_txcoeff_reg[18] ;
  wire [1:0]txpd;
  wire [1:0]txpd_mux;
  wire [0:0]txpdelecidlemode;
  wire txpmareset_reg;
  wire txratedone_reg;
  wire txratedone_reg2_reg;
  wire txratedone_reg_0;
  wire txresetdone_reg2_reg;
  wire txsyncallin0;
  wire user_resetdone;
  wire userrdy_reg;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG cpllpd_refclk_inst
       (.I(sys_clk),
        .O(gt_cpllpdrefclk));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_28 
       (.I0(rxpd[1]),
        .I1(powerdown),
        .I2(PIPETX0POWERDOWN[1]),
        .O(rxpd_mux[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_29 
       (.I0(rxpd[0]),
        .I1(powerdown),
        .I2(PIPETX0POWERDOWN[0]),
        .O(rxpd_mux[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_30 
       (.I0(txpd[1]),
        .I1(powerdown),
        .I2(PIPETX0POWERDOWN[1]),
        .O(txpd_mux[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_channel.gthe2_channel_i_i_31 
       (.I0(txpd[0]),
        .I1(powerdown),
        .I2(PIPETX0POWERDOWN[0]),
        .O(txpd_mux[0]));
  pcie3_7x_0_pcie3_7x_0_gt_wrapper \pipe_lane[0].gt_wrapper_i 
       (.CPLLRESET0(CPLLRESET0),
        .DRPADDR(drp_mux_addr),
        .DRPDI(drp_mux_di),
        .PIPETX0CHARISK(PIPETX0CHARISK),
        .PIPETX0DATA(PIPETX0DATA),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE),
        .Q(\FSM_onehot_txsync_fsm.fsm_tx_reg[6] [4:2]),
        .QRST_CPLLLOCK(QRST_CPLLLOCK),
        .RX8B10BEN0(RX8B10BEN0),
        .RXCHARISK(RXCHARISK),
        .RXDATA(RXDATA),
        .RXPD(rxpd_mux),
        .RXRATE(RXRATE),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .SYNC_TXPHALIGNDONE(txsyncallin0),
        .SYNC_TXSYNCDONE(gt_txsyncdone),
        .TXCHARDISPMODE(TXCHARDISPMODE),
        .TXMAINCURSOR(eq_txeq_maincursor),
        .TXPD(txpd_mux),
        .TXPOSTCURSOR(eq_txeq_postcursor),
        .TXPRECURSOR(eq_txeq_precursor),
        .\cplllock_reg1_reg[0] (rst_gtreset),
        .\cplllock_reg1_reg[0]_0 (\pipe_lane[0].pipe_user_i_n_22 ),
        .cpllpd(cpllpd),
        .cpllrst(cpllrst),
        .drp_mux_en(drp_mux_en),
        .drp_mux_we(drp_mux_we),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .gt_cpllpdrefclk(gt_cpllpdrefclk),
        .gt_phystatus(gt_phystatus),
        .gt_rxcdrlock(gt_rxcdrlock),
        .gt_rxratedone(gt_rxratedone),
        .gt_rxresetdone_0(gt_rxresetdone_0),
        .gt_rxvalid(gt_rxvalid),
        .gt_txratedone(gt_txratedone),
        .gt_txresetdone_0(gt_txresetdone_0),
        .int_qplloutclk_out(int_qplloutclk_out),
        .int_qplloutrefclk_out(int_qplloutrefclk_out),
        .oobclk(oobclk),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in3_in(p_0_in3_in),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_dmonitorout(pipe_dmonitorout),
        .pipe_eyescandataerror(pipe_eyescandataerror),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rx0_polarity(pipe_rx0_polarity),
        .pipe_rxbufstatus(pipe_rxbufstatus),
        .pipe_rxcommadet(pipe_rxcommadet),
        .pipe_rxdisperr(pipe_rxdisperr),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxnotintable(pipe_rxnotintable),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxstatus(pipe_rxstatus),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_deemph(pipe_tx_deemph),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .pipe_txinhibit(pipe_txinhibit),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .powerdown(powerdown),
        .rst_userrdy(rst_userrdy),
        .rxsyncallin(rxsyncallin),
        .sync_txdlyen(sync_txdlyen),
        .sys_clk(sys_clk),
        .txdetectrx_mux(txdetectrx_mux),
        .txelecidle_mux(txelecidle_mux),
        .txpdelecidlemode(txpdelecidlemode));
  pcie3_7x_0_pcie3_7x_0_pipe_drp \pipe_lane[0].pipe_drp_i 
       (.DRPADDR(drp_mux_addr),
        .DRPDI(drp_mux_di),
        .DRP_START0(DRP_START0),
        .DRP_X160(DRP_X160),
        .DRP_X16X20_MODE0(DRP_X16X20_MODE0),
        .PIPETXRATE(PIPETXRATE),
        .Q(\fsm_reg[6] ),
        .SR(rst_dclk_reset),
        .drp_done(drp_done),
        .drp_mux_en(drp_mux_en),
        .drp_mux_we(drp_mux_we),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
  pcie3_7x_0_pcie3_7x_0_pipe_eq \pipe_lane[0].pipe_eq.pipe_eq_i 
       (.D(D),
        .\FSM_onehot_fsm_reg[1] (\FSM_onehot_fsm_reg[1] ),
        .\FSM_onehot_fsm_rx_reg[2]_0 (\FSM_onehot_fsm_rx_reg[2] ),
        .\FSM_onehot_fsm_rx_reg[3]_0 (\FSM_onehot_fsm_rx_reg[3] ),
        .\FSM_onehot_fsm_rx_reg[5]_0 (\FSM_onehot_fsm_rx_reg[5] ),
        .\FSM_onehot_fsm_rx_reg[5]_1 (\FSM_onehot_fsm_rx_reg[5]_0 ),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .Q(\FSM_onehot_fsm_reg[4] ),
        .QPLL_DRP_GEN3(SYNC_GEN3),
        .TXMAINCURSOR(eq_txeq_maincursor),
        .TXPOSTCURSOR(eq_txeq_postcursor),
        .TXPRECURSOR(eq_txeq_precursor),
        .adapt_done_cnt_reg(adapt_done_cnt_reg),
        .adapt_done_cnt_reg_0(adapt_done_cnt_reg_0),
        .lffs_sel_reg(cpllreset_reg),
        .lffs_sel_reg_0(lffs_sel_reg),
        .new_txcoeff(new_txcoeff),
        .new_txcoeff_done_reg(rxeqscan_new_txcoeff_done),
        .\new_txcoeff_reg[2] (\new_txcoeff_reg[2] ),
        .new_txcoeff_req_reg2_reg(new_txcoeff_req_reg2_reg),
        .out(\rxeq_control_reg2_reg[1] ),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_eqdone(pipe_rx0_eqdone),
        .pipe_tx0_eqdone(pipe_tx0_eqdone),
        .rxeq_adapt_done_reg_0(rxeq_adapt_done_reg),
        .rxeq_adapt_done_reg_reg_0(rxeq_adapt_done_reg_reg),
        .rxeq_adapt_done_reg_reg_1(rxeq_adapt_done_reg_reg_0),
        .\rxeq_control_reg1_reg[1]_0 (\rxeq_control_reg1_reg[1] ),
        .\rxeq_control_reg2_reg[0]_0 (\rxeq_control_reg2_reg[0] ),
        .\rxeq_lffs_reg1_reg[5]_0 (\rxeq_lffs_reg1_reg[5] ),
        .rxeq_lffs_sel_reg_0(rxeq_lffs_sel_reg),
        .rxeq_lffs_sel_reg_1(rxeq_lffs_sel_reg_0),
        .\rxeq_new_txcoeff_reg[2]_0 (\rxeq_new_txcoeff_reg[2] ),
        .\rxeq_new_txcoeff_reg[2]_1 (\rxeq_new_txcoeff_reg[2]_0 ),
        .\rxeq_preset_reg1_reg[2]_0 (\rxeq_preset_reg1_reg[2] ),
        .\rxeq_txpreset_reg1_reg[3]_0 (\rxeq_txpreset_reg1_reg[3] ),
        .rxeqscan_adapt_done(rxeqscan_adapt_done),
        .rxeqscan_lffs_sel(rxeqscan_lffs_sel),
        .\txeq_deemph_reg1_reg[5]_0 (\txeq_deemph_reg1_reg[5] ),
        .\txeq_preset_reg1_reg[3]_0 (\txeq_preset_reg1_reg[3] ),
        .\txeq_txcoeff_reg[18]_0 (\txeq_txcoeff_reg[18] ));
  pcie3_7x_0_pcie3_7x_0_gt_common \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.QPLL_DRP_DONE(qdrp_done),
        .QPLL_DRP_GEN3(SYNC_GEN3),
        .QPLL_DRP_START(\qpll_reset.qpll_reset_i_n_10 ),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLPD(qpllpd_mux),
        .QPLL_QPLLRESET(p_3_in),
        .SR(rst_dclk_reset),
        .int_qplloutclk_out(int_qplloutclk_out),
        .int_qplloutrefclk_out(int_qplloutrefclk_out),
        .pipe_dclk_in(pipe_dclk_in),
        .sys_clk(sys_clk));
  pcie3_7x_0_pcie3_7x_0_pipe_rate \pipe_lane[0].pipe_rate_i 
       (.D(\rate_in_reg1_reg[1] ),
        .\FSM_onehot_fsm_reg[21]_0 (p_0_in1_in),
        .\FSM_onehot_fsm_reg[21]_1 (p_1_in2_in),
        .\FSM_onehot_fsm_reg[29]_0 ({Q[11:6],p_0_in4_in,Q[5:3],rate_done,Q[2:0]}),
        .\FSM_onehot_fsm_reg[9]_0 (\pipe_lane[0].pipe_user_i_n_16 ),
        .PIPETXRATE(PIPETXRATE),
        .Q(\FSM_onehot_fsm_reg[13] [3]),
        .QPLL_DRP_GEN3(SYNC_GEN3),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QRST_CPLLLOCK(QRST_CPLLLOCK),
        .QRST_QPLLPD_IN(QRST_QPLLPD_IN),
        .QRST_QPLLRESET_IN(QRST_QPLLRESET_IN),
        .RXRATE(RXRATE),
        .RXSYSCLKSEL(RXSYSCLKSEL),
        .cpllpd_reg_0(cpllpd_reg),
        .cpllreset_reg_0(cpllreset_reg_0),
        .drp_done(drp_done),
        .gen3_exit_reg_0(gen3_exit_reg),
        .gen3_exit_reg_1(gen3_exit_reg_0),
        .gen3_reg_0(gen3_reg),
        .gt_phystatus(gt_phystatus),
        .gt_rxratedone(gt_rxratedone),
        .gt_rxresetdone_0(gt_rxresetdone_0),
        .gt_txratedone(gt_txratedone),
        .gt_txresetdone_0(gt_txresetdone_0),
        .out(\rate_in_reg2_reg[1] ),
        .p_0_in0_in(p_0_in0_in),
        .p_0_in2_in(p_0_in2_in),
        .p_0_in3_in(p_0_in3_in),
        .p_0_in6_in(p_0_in6_in),
        .p_0_in7_in(p_0_in7_in),
        .p_0_in8_in(p_0_in8_in),
        .pclk_sel_reg_0(pclk_sel_reg),
        .phystatus_reg2_reg_0(phystatus_reg2_reg),
        .phystatus_reg_0(phystatus_reg),
        .phystatus_reg_1(phystatus_reg_0),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_rate_fsm(pipe_rate_fsm),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .qpllpd_reg_0(qpllpd_reg),
        .qpllreset_reg_0(qpllreset_reg),
        .\rate_out_reg[0]_0 (\rate_out_reg[0] ),
        .ratedone_reg_0(ratedone_reg),
        .ratedone_reg_1(ratedone_reg_0),
        .rxratedone_reg2_reg_0(rxratedone_reg2_reg),
        .rxratedone_reg_0(rxratedone_reg),
        .rxratedone_reg_1(rxratedone_reg_0),
        .\sysclksel_reg[0]_0 (\sysclksel_reg[0] ),
        .\txdata_wait_cnt_reg[3]_0 (cpllreset_reg),
        .txpmareset_reg_0(txpmareset_reg),
        .txratedone_reg2_reg_0(txratedone_reg2_reg),
        .txratedone_reg_0(txratedone_reg),
        .txratedone_reg_1(txratedone_reg_0),
        .txsync_done_reg1_reg_0(\pipe_lane[0].pipe_sync_i_n_12 ));
  pcie3_7x_0_pcie3_7x_0_pipe_sync \pipe_lane[0].pipe_sync_i 
       (.\FSM_onehot_txsync_fsm.fsm_tx_reg[4]_0 (\pipe_lane[0].pipe_user_i_n_11 ),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[5]_0 (\pipe_lane[0].pipe_user_i_n_16 ),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[6]_0 (p_0_in1_in),
        .\FSM_onehot_txsync_fsm.fsm_tx_reg[6]_1 (p_1_in2_in),
        .Q(\FSM_onehot_txsync_fsm.fsm_tx_reg[6] ),
        .QPLL_DRP_GEN3(SYNC_GEN3),
        .SYNC_RATE_IDLE(Q[0]),
        .SYNC_RXCDRLOCK(\pipe_lane[0].pipe_user_i_n_10 ),
        .SYNC_TXPHALIGNDONE(txsyncallin0),
        .SYNC_TXPHINITDONE(SYNC_TXPHINITDONE1),
        .SYNC_TXSYNCDONE(gt_txsyncdone),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .out(\pipe_lane[0].pipe_sync_i_n_1 ),
        .p_1_in(p_1_in),
        .p_1_in0_in(p_1_in0_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_elec_idle(pipe_rx0_elec_idle),
        .pipe_rxdlysresetdone(pipe_rxdlysresetdone),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxsyncdone(pipe_rxsyncdone),
        .pipe_sync_fsm_rx(pipe_sync_fsm_rx),
        .pipe_txdlysresetdone(pipe_txdlysresetdone),
        .rxsyncdone_reg2_reg_0(cpllreset_reg),
        .sync_txdlyen(sync_txdlyen),
        .txphinitdone_reg3_reg_0(\pipe_lane[0].pipe_sync_i_n_3 ),
        .\txsync_fsm.txsync_done_reg_0 (\pipe_lane[0].pipe_sync_i_n_12 ),
        .\txsync_fsm.txsync_done_reg_1 (\pipe_lane[0].pipe_user_i_n_12 ));
  pcie3_7x_0_pcie3_7x_0_pipe_user \pipe_lane[0].pipe_user_i 
       (.\FSM_onehot_txsync_fsm.fsm_tx_reg[4] (\pipe_lane[0].pipe_sync_i_n_3 ),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE),
        .Q(\FSM_onehot_fsm_reg[13] [3]),
        .QPLL_DRP_GEN3(SYNC_GEN3),
        .SR(p_2_in),
        .SYNC_RXCDRLOCK(\pipe_lane[0].pipe_user_i_n_10 ),
        .SYNC_TXPHALIGNDONE(txsyncallin0),
        .SYNC_TXPHINITDONE(SYNC_TXPHINITDONE1),
        .TXCHARDISPMODE(TXCHARDISPMODE),
        .converge_gen3_reg_0(converge_gen3_reg),
        .converge_gen3_reg_1(\pipe_lane[0].pipe_user_i_n_22 ),
        .converge_gen3_reg_2(converge_gen3_reg_0),
        .gt_phystatus(gt_phystatus),
        .gt_rxcdrlock(gt_rxcdrlock),
        .gt_rxresetdone_0(gt_rxresetdone_0),
        .gt_rxvalid(gt_rxvalid),
        .gt_txresetdone_0(gt_txresetdone_0),
        .oobclk(oobclk),
        .oobclk_cnt(oobclk_cnt),
        .\oobclk_div.oobclk_reg_0 (\oobclk_div.oobclk_reg ),
        .out(p_1_in2_in),
        .p_1_in(p_1_in),
        .p_1_in0_in(p_1_in0_in),
        .pclk_sel_reg2_reg_0(pclk_sel_reg2_reg),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_phystatus_rst(pipe_phystatus_rst),
        .pipe_rx0_eq_adapt_done(pipe_rx0_eq_adapt_done),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rxphaligndone(pipe_rxphaligndone),
        .pipe_rxstatus(pipe_rxstatus[2]),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx0_elec_idle(pipe_tx0_elec_idle),
        .pipe_txphaligndone(pipe_txphaligndone),
        .pipe_txphinitdone(pipe_txphinitdone),
        .rate_done_reg1_reg_0({rate_done,Q[0]}),
        .rate_gen3_reg2_reg_0(rate_gen3_reg2_reg),
        .\rxcdrlock_cnt_reg[0]_0 (cpllreset_reg),
        .rxeq_adapt_done_reg2_reg_0(rxeq_adapt_done_reg2_reg),
        .rxresetdone_reg2_reg_0(rxresetdone_reg2_reg),
        .rxsyncallin(rxsyncallin),
        .txcompliance_reg2_reg_0(p_0_in1_in),
        .txcompliance_reg2_reg_1(\pipe_lane[0].pipe_user_i_n_11 ),
        .txcompliance_reg2_reg_2(\pipe_lane[0].pipe_user_i_n_12 ),
        .txelecidle_reg2_reg_0(\pipe_lane[0].pipe_user_i_n_16 ),
        .txresetdone_reg2_reg_0(txresetdone_reg2_reg),
        .\txsync_fsm.txsync_done_reg (\pipe_lane[0].pipe_sync_i_n_1 ));
  pcie3_7x_0_pcie3_7x_0_pipe_reset pipe_reset_i
       (.CPLLRESET0(CPLLRESET0),
        .Q(\FSM_onehot_fsm_reg[13] ),
        .QRST_CPLLLOCK(QRST_CPLLLOCK),
        .SYNC_RXCDRLOCK(\pipe_lane[0].pipe_user_i_n_10 ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .\cfg_wait_cnt_reg[5]_0 (reset_n_reg2),
        .cpllreset_reg_0(cpllreset_reg),
        .cpllrst(cpllrst),
        .dclk_rst_reg2_reg_0(rst_dclk_reset),
        .drp_done(drp_done),
        .gt_phystatus(gt_phystatus),
        .gtreset_reg_0(gtreset_reg),
        .out(out),
        .p_0_in2_in(p_0_in2_in),
        .p_5_in(p_5_in),
        .p_6_in(p_6_in),
        .p_7_in(p_7_in),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_qrst_idle(pipe_qrst_idle),
        .pipe_rst_fsm(pipe_rst_fsm),
        .pipe_rxpmaresetdone(pipe_rxpmaresetdone),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .reset_n_reg2_reg(pipe_reset_i_n_4),
        .rst_gtreset(rst_gtreset),
        .rst_userrdy(rst_userrdy),
        .rxusrclk_rst_reg2_reg_0(p_2_in),
        .\txsync_done_reg1_reg[0]_0 (\pipe_lane[0].pipe_sync_i_n_12 ),
        .txsync_start_reg1_reg({p_0_in4_in,Q[0]}),
        .user_resetdone(user_resetdone),
        .userrdy_reg_0(userrdy_reg));
  pcie3_7x_0_pcie3_7x_0_qpll_reset \qpll_reset.qpll_reset_i 
       (.PIPETXRATE(PIPETXRATE),
        .QPLL_DRP_START(\qpll_reset.qpll_reset_i_n_10 ),
        .QPLL_QPLLLOCK(QPLL_QPLLLOCK),
        .QPLL_QPLLPD(qpllpd_mux),
        .QPLL_QPLLRESET(p_3_in),
        .QRST_CPLLLOCK(QRST_CPLLLOCK),
        .QRST_DRP_DONE(qdrp_done),
        .QRST_FSM(\fsm_reg[11] ),
        .QRST_QPLLPD_IN(QRST_QPLLPD_IN),
        .QRST_QPLLRESET_IN(QRST_QPLLRESET_IN),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_qrst_idle(pipe_qrst_idle),
        .powerdown(powerdown),
        .qpllpd(qpllpd),
        .qpllpd_reg_0(pipe_reset_i_n_4));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE reset_n_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(sys_reset),
        .D(1'b1),
        .Q(reset_n_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE reset_n_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .CLR(sys_reset),
        .D(reset_n_reg1),
        .Q(reset_n_reg2));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_qpll_drp" *) 
module pcie3_7x_0_pcie3_7x_0_qpll_drp
   (QPLL_DRP_DONE,
    Q,
    \di_reg[15]_0 ,
    qpll_drp_en,
    qpll_drp_we,
    SR,
    QPLL_DRP_START,
    pipe_dclk_in,
    qpll_drp_rdy,
    QPLL_QPLLLOCK,
    QPLL_DRP_GEN3,
    D);
  output QPLL_DRP_DONE;
  output [4:0]Q;
  output [15:0]\di_reg[15]_0 ;
  output qpll_drp_en;
  output qpll_drp_we;
  input [0:0]SR;
  input QPLL_DRP_START;
  input pipe_dclk_in;
  input qpll_drp_rdy;
  input QPLL_QPLLLOCK;
  input QPLL_DRP_GEN3;
  input [15:0]D;

  wire [15:0]D;
  wire [4:0]Q;
  wire QPLL_DRP_DONE;
  wire QPLL_DRP_GEN3;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire [0:0]SR;
  wire \addr[0]_i_1_n_0 ;
  wire \addr[1]_i_1_n_0 ;
  wire \addr[2]_i_1_n_0 ;
  wire \addr[5]_i_1_n_0 ;
  wire \addr[7]_i_1_n_0 ;
  wire \crscode_reg_n_0_[0] ;
  wire \crscode_reg_n_0_[1] ;
  wire \crscode_reg_n_0_[2] ;
  wire \crscode_reg_n_0_[3] ;
  wire \crscode_reg_n_0_[4] ;
  wire \crscode_reg_n_0_[5] ;
  wire [15:0]di;
  wire \di[11]_i_2_n_0 ;
  wire \di[12]_i_2_n_0 ;
  wire \di[13]_i_2_n_0 ;
  wire \di[14]_i_2_n_0 ;
  wire \di[15]_i_2_n_0 ;
  wire [15:0]\di_reg[15]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [15:0]do_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [15:0]do_reg2;
  wire done;
  wire \fsm[0]_i_2_n_0 ;
  wire \fsm[1]_i_2_n_0 ;
  wire \fsm_inferred__1/i___0_n_0 ;
  wire \fsm_inferred__1/i___1_n_0 ;
  wire \fsm_inferred__1/i__n_0 ;
  wire \fsm_reg_n_0_[0] ;
  wire \fsm_reg_n_0_[1] ;
  wire \fsm_reg_n_0_[2] ;
  wire \fsm_reg_n_0_[3] ;
  wire \fsm_reg_n_0_[4] ;
  wire \fsm_reg_n_0_[5] ;
  wire \fsm_reg_n_0_[6] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire gen3_reg2;
  wire \gth_common.gthe2_common_i_i_4_n_0 ;
  wire \gth_common.gthe2_common_i_i_5_n_0 ;
  wire index;
  wire \index[0]_i_1_n_0 ;
  wire \index[1]_i_1_n_0 ;
  wire \index[2]_i_1_n_0 ;
  wire \index[2]_i_2_n_0 ;
  wire \index[2]_i_4_n_0 ;
  wire \index_reg_n_0_[0] ;
  wire \index_reg_n_0_[1] ;
  wire \index_reg_n_0_[2] ;
  wire [1:0]load_cnt;
  wire \load_cnt[0]_i_1_n_0 ;
  wire \load_cnt[1]_i_1_n_0 ;
  wire \load_cnt[1]_i_2_n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire ovrd_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire ovrd_reg2;
  wire [6:0]p_0_in__0;
  wire p_1_in;
  wire [5:0]p_2_in;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qplllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qplllock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rdy_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire rdy_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire start_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire start_reg2;

  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \addr[0]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[2] ),
        .O(\addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \addr[1]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .O(\addr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \addr[2]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[0] ),
        .O(\addr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \addr[5]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[0] ),
        .O(\addr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \addr[7]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .O(\addr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\addr[7]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[0]_i_1 
       (.I0(do_reg2[1]),
        .I1(\index_reg_n_0_[2] ),
        .O(p_2_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[1]_i_1 
       (.I0(do_reg2[2]),
        .I1(\index_reg_n_0_[2] ),
        .O(p_2_in[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[2]_i_1 
       (.I0(do_reg2[3]),
        .I1(\index_reg_n_0_[2] ),
        .O(p_2_in[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[3]_i_1 
       (.I0(do_reg2[4]),
        .I1(\index_reg_n_0_[2] ),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[4]_i_1 
       (.I0(do_reg2[5]),
        .I1(\index_reg_n_0_[2] ),
        .O(p_2_in[4]));
  LUT4 #(
    .INIT(16'hC080)) 
    \crscode[5]_i_1 
       (.I0(ovrd_reg2),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .O(p_1_in));
  LUT2 #(
    .INIT(4'h2)) 
    \crscode[5]_i_2 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[2] ),
        .O(p_2_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[0] 
       (.C(pipe_dclk_in),
        .CE(p_1_in),
        .D(p_2_in[0]),
        .Q(\crscode_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[1] 
       (.C(pipe_dclk_in),
        .CE(p_1_in),
        .D(p_2_in[1]),
        .Q(\crscode_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[2] 
       (.C(pipe_dclk_in),
        .CE(p_1_in),
        .D(p_2_in[2]),
        .Q(\crscode_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[3] 
       (.C(pipe_dclk_in),
        .CE(p_1_in),
        .D(p_2_in[3]),
        .Q(\crscode_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[4] 
       (.C(pipe_dclk_in),
        .CE(p_1_in),
        .D(p_2_in[4]),
        .Q(\crscode_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \crscode_reg[5] 
       (.C(pipe_dclk_in),
        .CE(p_1_in),
        .D(p_2_in[5]),
        .Q(\crscode_reg_n_0_[5] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[0]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[0]),
        .O(di[0]));
  LUT5 #(
    .INIT(32'h0CC5CCCC)) 
    \di[10]_i_1 
       (.I0(\crscode_reg_n_0_[0] ),
        .I1(do_reg2[10]),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .O(di[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEBAA)) 
    \di[11]_i_1 
       (.I0(\di[11]_i_2_n_0 ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\crscode_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(di[11]));
  LUT5 #(
    .INIT(32'h20FF2044)) 
    \di[11]_i_2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[1] ),
        .I2(ovrd_reg2),
        .I3(\index_reg_n_0_[2] ),
        .I4(do_reg2[11]),
        .O(\di[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AAAAAAC3AA)) 
    \di[12]_i_1 
       (.I0(do_reg2[12]),
        .I1(\di[12]_i_2_n_0 ),
        .I2(\crscode_reg_n_0_[2] ),
        .I3(\index_reg_n_0_[2] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[1] ),
        .O(di[12]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \di[12]_i_2 
       (.I0(\crscode_reg_n_0_[0] ),
        .I1(\crscode_reg_n_0_[1] ),
        .O(\di[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0F099F0F0FFF0)) 
    \di[13]_i_1 
       (.I0(\crscode_reg_n_0_[3] ),
        .I1(\di[13]_i_2_n_0 ),
        .I2(do_reg2[13]),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[2] ),
        .O(di[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \di[13]_i_2 
       (.I0(\crscode_reg_n_0_[1] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\crscode_reg_n_0_[2] ),
        .O(\di[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0F099F0F0FFF0)) 
    \di[14]_i_1 
       (.I0(\crscode_reg_n_0_[4] ),
        .I1(\di[14]_i_2_n_0 ),
        .I2(do_reg2[14]),
        .I3(\index_reg_n_0_[1] ),
        .I4(\index_reg_n_0_[0] ),
        .I5(\index_reg_n_0_[2] ),
        .O(di[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \di[14]_i_2 
       (.I0(\crscode_reg_n_0_[2] ),
        .I1(\crscode_reg_n_0_[0] ),
        .I2(\crscode_reg_n_0_[1] ),
        .I3(\crscode_reg_n_0_[3] ),
        .O(\di[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AACAAAA0AA3AAAA)) 
    \di[15]_i_1 
       (.I0(do_reg2[15]),
        .I1(\di[15]_i_2_n_0 ),
        .I2(\index_reg_n_0_[1] ),
        .I3(\index_reg_n_0_[0] ),
        .I4(\index_reg_n_0_[2] ),
        .I5(\crscode_reg_n_0_[5] ),
        .O(di[15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \di[15]_i_2 
       (.I0(\crscode_reg_n_0_[3] ),
        .I1(\crscode_reg_n_0_[1] ),
        .I2(\crscode_reg_n_0_[0] ),
        .I3(\crscode_reg_n_0_[2] ),
        .I4(\crscode_reg_n_0_[4] ),
        .O(\di[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[1]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[1]),
        .O(di[1]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[2]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[2]),
        .O(di[2]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[3]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[3]),
        .O(di[3]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[4]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[4]),
        .O(di[4]));
  LUT4 #(
    .INIT(16'h2AAB)) 
    \di[5]_i_1 
       (.I0(do_reg2[5]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .O(di[5]));
  LUT4 #(
    .INIT(16'h2AB8)) 
    \di[6]_i_1 
       (.I0(do_reg2[6]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .O(di[6]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[7]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[7]),
        .O(di[7]));
  LUT4 #(
    .INIT(16'h2AAB)) 
    \di[8]_i_1 
       (.I0(do_reg2[8]),
        .I1(\index_reg_n_0_[1] ),
        .I2(\index_reg_n_0_[0] ),
        .I3(\index_reg_n_0_[2] ),
        .O(di[8]));
  LUT4 #(
    .INIT(16'h7E00)) 
    \di[9]_i_1 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(do_reg2[9]),
        .O(di[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[0]),
        .Q(\di_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[10]),
        .Q(\di_reg[15]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[11]),
        .Q(\di_reg[15]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[12]),
        .Q(\di_reg[15]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[13]),
        .Q(\di_reg[15]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[14]),
        .Q(\di_reg[15]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[15]),
        .Q(\di_reg[15]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[1]),
        .Q(\di_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[2]),
        .Q(\di_reg[15]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[3]),
        .Q(\di_reg[15]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[4]),
        .Q(\di_reg[15]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[5]),
        .Q(\di_reg[15]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[6]),
        .Q(\di_reg[15]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[7]),
        .Q(\di_reg[15]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[8]),
        .Q(\di_reg[15]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(di[9]),
        .Q(\di_reg[15]_0 [9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(do_reg1[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[10]),
        .Q(do_reg1[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[11]),
        .Q(do_reg1[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[12]),
        .Q(do_reg1[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[13]),
        .Q(do_reg1[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[14]),
        .Q(do_reg1[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[15]),
        .Q(do_reg1[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(do_reg1[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(do_reg1[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(do_reg1[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(do_reg1[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(do_reg1[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(do_reg1[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(do_reg1[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[8]),
        .Q(do_reg1[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(D[9]),
        .Q(do_reg1[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    done_i_1
       (.I0(\fsm_reg_n_0_[6] ),
        .I1(start_reg2),
        .I2(\fsm_reg_n_0_[0] ),
        .I3(\fsm_reg_n_0_[1] ),
        .I4(\fsm_reg_n_0_[4] ),
        .I5(\gth_common.gthe2_common_i_i_5_n_0 ),
        .O(done));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(done),
        .Q(QPLL_DRP_DONE),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DFF5D5D5D5D5D5D)) 
    \fsm[0]_i_1__0 
       (.I0(\fsm_inferred__1/i___1_n_0 ),
        .I1(\fsm_reg_n_0_[0] ),
        .I2(start_reg2),
        .I3(\fsm[0]_i_2_n_0 ),
        .I4(\index_reg_n_0_[1] ),
        .I5(\fsm_reg_n_0_[6] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fsm[0]_i_2 
       (.I0(\index_reg_n_0_[0] ),
        .I1(\index_reg_n_0_[2] ),
        .O(\fsm[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    \fsm[1]_i_1__0 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .I2(\fsm_inferred__1/i___1_n_0 ),
        .I3(\fsm_reg_n_0_[1] ),
        .I4(\fsm[1]_i_2_n_0 ),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'hFF00B000B000B000)) 
    \fsm[1]_i_2 
       (.I0(\fsm[0]_i_2_n_0 ),
        .I1(\index_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[6] ),
        .I3(\fsm_inferred__1/i___1_n_0 ),
        .I4(\fsm_reg_n_0_[0] ),
        .I5(start_reg2),
        .O(\fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \fsm[2]_i_1__0 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_inferred__1/i___1_n_0 ),
        .I2(load_cnt[1]),
        .I3(load_cnt[0]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h88C8)) 
    \fsm[3]_i_1__0 
       (.I0(\fsm_reg_n_0_[2] ),
        .I1(\fsm_inferred__1/i___1_n_0 ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(rdy_reg2),
        .O(p_0_in__0[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[4]_i_1__0 
       (.I0(rdy_reg2),
        .I1(\fsm_reg_n_0_[3] ),
        .I2(\fsm_inferred__1/i___1_n_0 ),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'h88C8)) 
    \fsm[5]_i_1__0 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_inferred__1/i___1_n_0 ),
        .I2(\fsm_reg_n_0_[5] ),
        .I3(rdy_reg2),
        .O(p_0_in__0[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[6]_i_1 
       (.I0(rdy_reg2),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_inferred__1/i___1_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \fsm_inferred__1/i_ 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[3] ),
        .O(\fsm_inferred__1/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFEE8)) 
    \fsm_inferred__1/i___0 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[1] ),
        .I2(\fsm_reg_n_0_[2] ),
        .I3(\fsm_reg_n_0_[3] ),
        .O(\fsm_inferred__1/i___0_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \fsm_inferred__1/i___1 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[6] ),
        .I3(\fsm_inferred__1/i__n_0 ),
        .I4(\fsm_inferred__1/i___0_n_0 ),
        .O(\fsm_inferred__1/i___1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_READ:000000100,FSM_QPLLRESET:010000000,FSM_LOAD:000000010,FSM_DONE:001000000,FSM_WRITE:000010000,FSM_IDLE:000000001,FSM_WRDY:000100000,FSM_RRDY:000001000,FSM_QPLLLOCK:100000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(\fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:000000100,FSM_QPLLRESET:010000000,FSM_LOAD:000000010,FSM_DONE:001000000,FSM_WRITE:000010000,FSM_IDLE:000000001,FSM_WRDY:000100000,FSM_RRDY:000001000,FSM_QPLLLOCK:100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(\fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:000000100,FSM_QPLLRESET:010000000,FSM_LOAD:000000010,FSM_DONE:001000000,FSM_WRITE:000010000,FSM_IDLE:000000001,FSM_WRDY:000100000,FSM_RRDY:000001000,FSM_QPLLLOCK:100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(\fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:000000100,FSM_QPLLRESET:010000000,FSM_LOAD:000000010,FSM_DONE:001000000,FSM_WRITE:000010000,FSM_IDLE:000000001,FSM_WRDY:000100000,FSM_RRDY:000001000,FSM_QPLLLOCK:100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(\fsm_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:000000100,FSM_QPLLRESET:010000000,FSM_LOAD:000000010,FSM_DONE:001000000,FSM_WRITE:000010000,FSM_IDLE:000000001,FSM_WRDY:000100000,FSM_RRDY:000001000,FSM_QPLLLOCK:100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(\fsm_reg_n_0_[4] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:000000100,FSM_QPLLRESET:010000000,FSM_LOAD:000000010,FSM_DONE:001000000,FSM_WRITE:000010000,FSM_IDLE:000000001,FSM_WRDY:000100000,FSM_RRDY:000001000,FSM_QPLLLOCK:100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(\fsm_reg_n_0_[5] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_READ:000000100,FSM_QPLLRESET:010000000,FSM_LOAD:000000010,FSM_DONE:001000000,FSM_WRITE:000010000,FSM_IDLE:000000001,FSM_WRDY:000100000,FSM_RRDY:000001000,FSM_QPLLLOCK:100000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(\fsm_reg_n_0_[6] ),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_GEN3),
        .Q(gen3_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE gen3_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000010100)) 
    \gth_common.gthe2_common_i_i_1 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[0] ),
        .I2(\fsm_reg_n_0_[6] ),
        .I3(\fsm_reg_n_0_[4] ),
        .I4(\fsm_reg_n_0_[2] ),
        .I5(\gth_common.gthe2_common_i_i_4_n_0 ),
        .O(qpll_drp_en));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \gth_common.gthe2_common_i_i_2 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[6] ),
        .I2(\fsm_reg_n_0_[4] ),
        .I3(\fsm_reg_n_0_[1] ),
        .I4(\gth_common.gthe2_common_i_i_5_n_0 ),
        .O(qpll_drp_we));
  LUT2 #(
    .INIT(4'hE)) 
    \gth_common.gthe2_common_i_i_4 
       (.I0(\fsm_reg_n_0_[3] ),
        .I1(\fsm_reg_n_0_[5] ),
        .O(\gth_common.gthe2_common_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gth_common.gthe2_common_i_i_5 
       (.I0(\fsm_reg_n_0_[5] ),
        .I1(\fsm_reg_n_0_[3] ),
        .I2(\fsm_reg_n_0_[2] ),
        .O(\gth_common.gthe2_common_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00FF7000)) 
    \index[0]_i_1 
       (.I0(\index_reg_n_0_[1] ),
        .I1(\index_reg_n_0_[2] ),
        .I2(\index[2]_i_2_n_0 ),
        .I3(index),
        .I4(\index_reg_n_0_[0] ),
        .O(\index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h10FFC000)) 
    \index[1]_i_1 
       (.I0(\index_reg_n_0_[2] ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index[2]_i_2_n_0 ),
        .I3(index),
        .I4(\index_reg_n_0_[1] ),
        .O(\index[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h0AFF8000)) 
    \index[2]_i_1 
       (.I0(\index[2]_i_2_n_0 ),
        .I1(\index_reg_n_0_[0] ),
        .I2(\index_reg_n_0_[1] ),
        .I3(index),
        .I4(\index_reg_n_0_[2] ),
        .O(\index[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \index[2]_i_2 
       (.I0(\fsm_reg_n_0_[1] ),
        .I1(\fsm_reg_n_0_[6] ),
        .I2(\fsm_reg_n_0_[0] ),
        .I3(\gth_common.gthe2_common_i_i_5_n_0 ),
        .I4(\fsm_reg_n_0_[4] ),
        .O(\index[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEB)) 
    \index[2]_i_3 
       (.I0(\index[2]_i_4_n_0 ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(\fsm_reg_n_0_[2] ),
        .I4(\fsm_reg_n_0_[1] ),
        .I5(\fsm_reg_n_0_[4] ),
        .O(index));
  LUT2 #(
    .INIT(4'hE)) 
    \index[2]_i_4 
       (.I0(\fsm_reg_n_0_[0] ),
        .I1(\fsm_reg_n_0_[6] ),
        .O(\index[2]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[0]_i_1_n_0 ),
        .Q(\index_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[1]_i_1_n_0 ),
        .Q(\index_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\index[2]_i_1_n_0 ),
        .Q(\index_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00B00000)) 
    \load_cnt[0]_i_1 
       (.I0(load_cnt[1]),
        .I1(load_cnt[0]),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[6] ),
        .I4(\load_cnt[1]_i_2_n_0 ),
        .O(\load_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00E00000)) 
    \load_cnt[1]_i_1 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .I2(\fsm_reg_n_0_[1] ),
        .I3(\fsm_reg_n_0_[6] ),
        .I4(\load_cnt[1]_i_2_n_0 ),
        .O(\load_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \load_cnt[1]_i_2 
       (.I0(\fsm_reg_n_0_[4] ),
        .I1(\fsm_reg_n_0_[5] ),
        .I2(\fsm_reg_n_0_[3] ),
        .I3(\fsm_reg_n_0_[2] ),
        .I4(\fsm_reg_n_0_[0] ),
        .O(\load_cnt[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[0]_i_1_n_0 ),
        .Q(load_cnt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(\load_cnt[1]_i_1_n_0 ),
        .Q(load_cnt[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE ovrd_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(ovrd_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE ovrd_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE qplllock_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE qplllock_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(qpll_drp_rdy),
        .Q(rdy_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(QPLL_DRP_START),
        .Q(start_reg1),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(1'b1),
        .D(start_reg1),
        .Q(start_reg2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_qpll_reset" *) 
module pcie3_7x_0_pcie3_7x_0_qpll_reset
   (QRST_FSM,
    QPLL_QPLLPD,
    pipe_qrst_idle,
    QPLL_DRP_START,
    QPLL_QPLLRESET,
    qpllpd,
    powerdown,
    qpllpd_reg_0,
    pipe_pclk_in,
    QRST_QPLLPD_IN,
    PIPETXRATE,
    QRST_DRP_DONE,
    QRST_QPLLRESET_IN,
    QPLL_QPLLLOCK,
    QRST_CPLLLOCK,
    pipe_mmcm_lock_in);
  output [7:0]QRST_FSM;
  output QPLL_QPLLPD;
  output pipe_qrst_idle;
  output QPLL_DRP_START;
  output QPLL_QPLLRESET;
  input [0:0]qpllpd;
  input powerdown;
  input qpllpd_reg_0;
  input pipe_pclk_in;
  input [0:0]QRST_QPLLPD_IN;
  input [1:0]PIPETXRATE;
  input [0:0]QRST_DRP_DONE;
  input [0:0]QRST_QPLLRESET_IN;
  input QPLL_QPLLLOCK;
  input [0:0]QRST_CPLLLOCK;
  input pipe_mmcm_lock_in;

  wire [1:0]PIPETXRATE;
  wire QPLL_DRP_START;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET;
  wire [0:0]QRST_CPLLLOCK;
  wire [0:0]QRST_DRP_DONE;
  wire [7:0]QRST_FSM;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cplllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire cplllock_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire drp_done_reg2;
  wire \fsm_inferred__0/i___0_n_0 ;
  wire \fsm_inferred__0/i___1_n_0 ;
  wire \fsm_inferred__0/i__n_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire mmcm_lock_reg2;
  wire [11:0]p_0_in__0;
  wire p_4_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_qrst_idle;
  wire pipe_qrst_idle_INST_0_i_1_n_0;
  wire powerdown;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qplllock_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qplllock_reg2;
  wire [0:0]qpllpd;
  wire qpllpd_0;
  wire qpllpd_i_1__0_n_0;
  wire qpllpd_i_2_n_0;
  wire qpllpd_i_4_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpllpd_in_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpllpd_in_reg2;
  wire qpllpd_reg_0;
  wire qpllreset_i_1__0_n_0;
  wire qpllreset_i_2_n_0;
  wire qpllreset_i_3_n_0;
  wire qpllreset_i_4_n_0;
  wire qpllreset_i_5_n_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpllreset_in_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire qpllreset_in_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]rate_reg2;
  wire start_reg1_i_2_n_0;
  wire start_reg1_i_3_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \cplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_CPLLLOCK),
        .Q(cplllock_reg1),
        .S(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \cplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .S(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \drp_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_DRP_DONE),
        .Q(drp_done_reg1),
        .R(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \drp_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(qpllpd_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \fsm[0]_i_1 
       (.I0(QRST_FSM[7]),
        .I1(QRST_FSM[0]),
        .I2(\fsm_inferred__0/i___1_n_0 ),
        .O(p_0_in__0[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \fsm[10]_i_1 
       (.I0(qplllock_reg2),
        .I1(QRST_FSM[5]),
        .I2(\fsm_inferred__0/i___1_n_0 ),
        .O(p_0_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fsm[11]_i_1 
       (.I0(\fsm_inferred__0/i___1_n_0 ),
        .I1(QRST_FSM[6]),
        .O(p_0_in__0[11]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \fsm[1]_i_1 
       (.I0(QRST_FSM[1]),
        .I1(qplllock_reg2),
        .I2(cplllock_reg2),
        .I3(\fsm_inferred__0/i___1_n_0 ),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'h44CF000044CC0000)) 
    \fsm[2]_i_1 
       (.I0(mmcm_lock_reg2),
        .I1(QRST_FSM[2]),
        .I2(qplllock_reg2),
        .I3(cplllock_reg2),
        .I4(\fsm_inferred__0/i___1_n_0 ),
        .I5(QRST_FSM[1]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hF888000088880000)) 
    \fsm[3]_i_1 
       (.I0(QRST_FSM[3]),
        .I1(drp_done_reg2),
        .I2(mmcm_lock_reg2),
        .I3(cplllock_reg2),
        .I4(\fsm_inferred__0/i___1_n_0 ),
        .I5(QRST_FSM[2]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h4440)) 
    \fsm[4]_i_1 
       (.I0(drp_done_reg2),
        .I1(\fsm_inferred__0/i___1_n_0 ),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[3]),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'hF0202020)) 
    \fsm[5]_i_1 
       (.I0(QRST_FSM[5]),
        .I1(qplllock_reg2),
        .I2(\fsm_inferred__0/i___1_n_0 ),
        .I3(QRST_FSM[4]),
        .I4(drp_done_reg2),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \fsm_inferred__0/i_ 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(\fsm_inferred__0/i__n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \fsm_inferred__0/i___0 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[4]),
        .I5(QRST_FSM[5]),
        .O(\fsm_inferred__0/i___0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0016)) 
    \fsm_inferred__0/i___1 
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .I2(\fsm_inferred__0/i__n_0 ),
        .I3(\fsm_inferred__0/i___0_n_0 ),
        .O(\fsm_inferred__0/i___1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_DRP_START_NOM:000000001000,FSM_QPLL_RESET:000100000000,FSM_MMCM_LOCK:000000000100,FSM_DRP_DONE_OPT:000010000000,FSM_QPLL_PD:100000000000,FSM_WAIT_LOCK:000000000010,FSM_DRP_START_OPT:000001000000,FSM_DRP_DONE_NOM:000000010000,FSM_QPLLLOCK2:001000000000,FSM_IDLE:000000000001,FSM_QPLLLOCK:000000100000,FSM_QPLL_PDRESET:010000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(QRST_FSM[0]),
        .R(qpllpd_reg_0));
  (* FSM_ENCODED_STATES = "FSM_DRP_START_NOM:000000001000,FSM_QPLL_RESET:000100000000,FSM_MMCM_LOCK:000000000100,FSM_DRP_DONE_OPT:000010000000,FSM_QPLL_PD:100000000000,FSM_WAIT_LOCK:000000000010,FSM_DRP_START_OPT:000001000000,FSM_DRP_DONE_NOM:000000010000,FSM_QPLLLOCK2:001000000000,FSM_IDLE:000000000001,FSM_QPLLLOCK:000000100000,FSM_QPLL_PDRESET:010000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(QRST_FSM[6]),
        .R(qpllpd_reg_0));
  (* FSM_ENCODED_STATES = "FSM_DRP_START_NOM:000000001000,FSM_QPLL_RESET:000100000000,FSM_MMCM_LOCK:000000000100,FSM_DRP_DONE_OPT:000010000000,FSM_QPLL_PD:100000000000,FSM_WAIT_LOCK:000000000010,FSM_DRP_START_OPT:000001000000,FSM_DRP_DONE_NOM:000000010000,FSM_QPLLLOCK2:001000000000,FSM_IDLE:000000000001,FSM_QPLLLOCK:000000100000,FSM_QPLL_PDRESET:010000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(QRST_FSM[7]),
        .R(qpllpd_reg_0));
  (* FSM_ENCODED_STATES = "FSM_DRP_START_NOM:000000001000,FSM_QPLL_RESET:000100000000,FSM_MMCM_LOCK:000000000100,FSM_DRP_DONE_OPT:000010000000,FSM_QPLL_PD:100000000000,FSM_WAIT_LOCK:000000000010,FSM_DRP_START_OPT:000001000000,FSM_DRP_DONE_NOM:000000010000,FSM_QPLLLOCK2:001000000000,FSM_IDLE:000000000001,FSM_QPLLLOCK:000000100000,FSM_QPLL_PDRESET:010000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(QRST_FSM[1]),
        .S(qpllpd_reg_0));
  (* FSM_ENCODED_STATES = "FSM_DRP_START_NOM:000000001000,FSM_QPLL_RESET:000100000000,FSM_MMCM_LOCK:000000000100,FSM_DRP_DONE_OPT:000010000000,FSM_QPLL_PD:100000000000,FSM_WAIT_LOCK:000000000010,FSM_DRP_START_OPT:000001000000,FSM_DRP_DONE_NOM:000000010000,FSM_QPLLLOCK2:001000000000,FSM_IDLE:000000000001,FSM_QPLLLOCK:000000100000,FSM_QPLL_PDRESET:010000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(QRST_FSM[2]),
        .R(qpllpd_reg_0));
  (* FSM_ENCODED_STATES = "FSM_DRP_START_NOM:000000001000,FSM_QPLL_RESET:000100000000,FSM_MMCM_LOCK:000000000100,FSM_DRP_DONE_OPT:000010000000,FSM_QPLL_PD:100000000000,FSM_WAIT_LOCK:000000000010,FSM_DRP_START_OPT:000001000000,FSM_DRP_DONE_NOM:000000010000,FSM_QPLLLOCK2:001000000000,FSM_IDLE:000000000001,FSM_QPLLLOCK:000000100000,FSM_QPLL_PDRESET:010000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(QRST_FSM[3]),
        .R(qpllpd_reg_0));
  (* FSM_ENCODED_STATES = "FSM_DRP_START_NOM:000000001000,FSM_QPLL_RESET:000100000000,FSM_MMCM_LOCK:000000000100,FSM_DRP_DONE_OPT:000010000000,FSM_QPLL_PD:100000000000,FSM_WAIT_LOCK:000000000010,FSM_DRP_START_OPT:000001000000,FSM_DRP_DONE_NOM:000000010000,FSM_QPLLLOCK2:001000000000,FSM_IDLE:000000000001,FSM_QPLLLOCK:000000100000,FSM_QPLL_PDRESET:010000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(QRST_FSM[4]),
        .R(qpllpd_reg_0));
  (* FSM_ENCODED_STATES = "FSM_DRP_START_NOM:000000001000,FSM_QPLL_RESET:000100000000,FSM_MMCM_LOCK:000000000100,FSM_DRP_DONE_OPT:000010000000,FSM_QPLL_PD:100000000000,FSM_WAIT_LOCK:000000000010,FSM_DRP_START_OPT:000001000000,FSM_DRP_DONE_NOM:000000010000,FSM_QPLLLOCK2:001000000000,FSM_IDLE:000000000001,FSM_QPLLLOCK:000000100000,FSM_QPLL_PDRESET:010000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(QRST_FSM[5]),
        .R(qpllpd_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gth_common.gthe2_common_i_i_3 
       (.I0(qpllpd),
        .I1(powerdown),
        .I2(p_4_in),
        .O(QPLL_QPLLPD));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(qpllpd_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    pipe_qrst_idle_INST_0
       (.I0(QRST_FSM[7]),
        .I1(QRST_FSM[0]),
        .I2(pipe_qrst_idle_INST_0_i_1_n_0),
        .O(pipe_qrst_idle));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    pipe_qrst_idle_INST_0_i_1
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[5]),
        .I2(QRST_FSM[3]),
        .I3(QRST_FSM[4]),
        .I4(QRST_FSM[1]),
        .I5(QRST_FSM[2]),
        .O(pipe_qrst_idle_INST_0_i_1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \qplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QPLL_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \qplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(qpllpd_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    qpllpd_i_1__0
       (.I0(qpllpd_i_2_n_0),
        .I1(qpllpd_0),
        .I2(p_4_in),
        .O(qpllpd_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0C800C8000800C80)) 
    qpllpd_i_2
       (.I0(qpllpd_in_reg2),
        .I1(pipe_qrst_idle_INST_0_i_1_n_0),
        .I2(QRST_FSM[0]),
        .I3(QRST_FSM[7]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(qpllpd_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFF9)) 
    qpllpd_i_3
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[5]),
        .I2(QRST_FSM[7]),
        .I3(QRST_FSM[0]),
        .I4(qpllreset_i_4_n_0),
        .I5(qpllpd_i_4_n_0),
        .O(qpllpd_0));
  LUT4 #(
    .INIT(16'hFEE8)) 
    qpllpd_i_4
       (.I0(QRST_FSM[3]),
        .I1(QRST_FSM[4]),
        .I2(QRST_FSM[1]),
        .I3(QRST_FSM[2]),
        .O(qpllpd_i_4_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \qpllpd_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLPD_IN),
        .Q(qpllpd_in_reg1),
        .R(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \qpllpd_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_in_reg1),
        .Q(qpllpd_in_reg2),
        .R(qpllpd_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllpd_i_1__0_n_0),
        .Q(p_4_in),
        .R(qpllpd_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    qpllreset_i_1__0
       (.I0(qpllreset_i_2_n_0),
        .I1(qpllreset_i_3_n_0),
        .I2(QRST_FSM[5]),
        .I3(QRST_FSM[6]),
        .I4(QRST_FSM[0]),
        .I5(QPLL_QPLLRESET),
        .O(qpllreset_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    qpllreset_i_2
       (.I0(pipe_qrst_idle_INST_0_i_1_n_0),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[0]),
        .I3(qpllreset_in_reg2),
        .I4(qpllreset_i_4_n_0),
        .I5(qpllreset_i_5_n_0),
        .O(qpllreset_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE9)) 
    qpllreset_i_3
       (.I0(QRST_FSM[7]),
        .I1(QRST_FSM[2]),
        .I2(QRST_FSM[1]),
        .I3(QRST_FSM[4]),
        .I4(QRST_FSM[3]),
        .O(qpllreset_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    qpllreset_i_4
       (.I0(QRST_FSM[2]),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[3]),
        .O(qpllreset_i_4_n_0));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    qpllreset_i_5
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[6]),
        .I3(QRST_FSM[5]),
        .I4(rate_reg2[1]),
        .I5(rate_reg2[0]),
        .O(qpllreset_i_5_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \qpllreset_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(QRST_QPLLRESET_IN),
        .Q(qpllreset_in_reg1),
        .S(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDSE \qpllreset_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_in_reg1),
        .Q(qpllreset_in_reg2),
        .S(qpllpd_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(qpllreset_i_1__0_n_0),
        .Q(QPLL_QPLLRESET),
        .S(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[0]),
        .Q(rate_reg1[0]),
        .R(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(PIPETXRATE[1]),
        .Q(rate_reg1[1]),
        .R(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(qpllpd_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \rate_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(qpllpd_reg_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    start_reg1_i_1__0
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[2]),
        .I2(start_reg1_i_2_n_0),
        .I3(start_reg1_i_3_n_0),
        .I4(QRST_FSM[3]),
        .I5(QRST_FSM[4]),
        .O(QPLL_DRP_START));
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_2
       (.I0(QRST_FSM[5]),
        .I1(QRST_FSM[6]),
        .O(start_reg1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    start_reg1_i_3
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[7]),
        .O(start_reg1_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_qpll_wrapper" *) 
module pcie3_7x_0_pcie3_7x_0_qpll_wrapper
   (qpll_drp_rdy,
    QPLL_QPLLLOCK,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    D,
    pipe_dclk_in,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    QPLL_QPLLPD,
    QPLL_QPLLRESET,
    rdy_reg1_reg,
    Q);
  output qpll_drp_rdy;
  output QPLL_QPLLLOCK;
  output [0:0]int_qplloutclk_out;
  output [0:0]int_qplloutrefclk_out;
  output [15:0]D;
  input pipe_dclk_in;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input QPLL_QPLLPD;
  input QPLL_QPLLRESET;
  input [15:0]rdy_reg1_reg;
  input [4:0]Q;

  wire [15:0]D;
  wire [4:0]Q;
  wire QPLL_QPLLLOCK;
  wire QPLL_QPLLPD;
  wire QPLL_QPLLRESET;
  wire [0:0]int_qplloutclk_out;
  wire [0:0]int_qplloutrefclk_out;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire [15:0]rdy_reg1_reg;
  wire sys_clk;
  wire \NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [15:0]\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* SET_SPEEDUP_SIM_TRUE = "TRUE" *) 
  GTHE2_COMMON #(
    .BIAS_CFG(64'h0000040000001050),
    .COMMON_CFG(32'h0000005C),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h04801C7),
    .QPLL_CLKOUT_CFG(4'b1111),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0011111111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h05E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .QPLL_RP_COMP(1'b0),
    .QPLL_VTRL_RESET(2'b00),
    .RCAL_CFG(2'b00),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_VERSION("2.0")) 
    \gth_common.gthe2_common_i 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({Q[4],1'b0,Q[3],Q[3],Q[4],Q[2:0]}),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(rdy_reg1_reg),
        .DRPDO(D),
        .DRPEN(qpll_drp_en),
        .DRPRDY(qpll_drp_rdy),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .PMARSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT(\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED [15:0]),
        .QPLLDMONITOR(\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(QPLL_QPLLLOCK),
        .QPLLLOCKDETCLK(1'b0),
        .QPLLLOCKEN(1'b1),
        .QPLLOUTCLK(int_qplloutclk_out),
        .QPLLOUTREFCLK(int_qplloutrefclk_out),
        .QPLLOUTRESET(1'b0),
        .QPLLPD(QPLL_QPLLPD),
        .QPLLREFCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLLRESET(QPLL_QPLLRESET),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR(\NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "pcie3_7x_0_rxeq_scan" *) 
module pcie3_7x_0_pcie3_7x_0_rxeq_scan
   (new_txcoeff_done_reg_0,
    rxeqscan_adapt_done,
    adapt_done_cnt_reg_0,
    rxeqscan_lffs_sel,
    new_txcoeff,
    Q,
    \FSM_onehot_fsm_reg[1]_0 ,
    D,
    rxeq_new_txcoeff_req,
    new_txcoeff_req_reg2_reg_0,
    rxeq_done,
    lffs_sel_reg_0,
    new_txcoeff_req_reg1_reg_0,
    pipe_pclk_in,
    rxeq_preset_valid,
    adapt_done_cnt_reg_1,
    lffs_sel_reg_1,
    \new_txcoeff_reg[2]_0 ,
    out,
    \FSM_onehot_fsm_rx_reg[6] ,
    \FSM_onehot_fsm_rx_reg[5] ,
    \preset_reg1_reg[2]_0 ,
    \txpreset_reg1_reg[3]_0 ,
    \txcoeff_reg1_reg[17]_0 ,
    \fs_reg1_reg[5]_0 ,
    \lf_reg1_reg[5]_0 );
  output new_txcoeff_done_reg_0;
  output rxeqscan_adapt_done;
  output adapt_done_cnt_reg_0;
  output rxeqscan_lffs_sel;
  output [0:0]new_txcoeff;
  output [3:0]Q;
  output \FSM_onehot_fsm_reg[1]_0 ;
  output [2:0]D;
  output rxeq_new_txcoeff_req;
  output new_txcoeff_req_reg2_reg_0;
  output rxeq_done;
  input lffs_sel_reg_0;
  input new_txcoeff_req_reg1_reg_0;
  input pipe_pclk_in;
  input rxeq_preset_valid;
  input adapt_done_cnt_reg_1;
  input lffs_sel_reg_1;
  input \new_txcoeff_reg[2]_0 ;
  input [1:0]out;
  input [4:0]\FSM_onehot_fsm_rx_reg[6] ;
  input [2:0]\FSM_onehot_fsm_rx_reg[5] ;
  input [2:0]\preset_reg1_reg[2]_0 ;
  input [3:0]\txpreset_reg1_reg[3]_0 ;
  input [17:0]\txcoeff_reg1_reg[17]_0 ;
  input [5:0]\fs_reg1_reg[5]_0 ;
  input [5:0]\lf_reg1_reg[5]_0 ;

  wire [2:0]D;
  wire \FSM_onehot_fsm[1]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[2]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[3]_i_1_n_0 ;
  wire \FSM_onehot_fsm[3]_i_3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_10_n_0 ;
  wire \FSM_onehot_fsm[4]_i_11_n_0 ;
  wire \FSM_onehot_fsm[4]_i_12_n_0 ;
  wire \FSM_onehot_fsm[4]_i_13_n_0 ;
  wire \FSM_onehot_fsm[4]_i_1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_8_n_0 ;
  wire \FSM_onehot_fsm[4]_i_9_n_0 ;
  wire \FSM_onehot_fsm_reg[1]_0 ;
  wire \FSM_onehot_fsm_rx[6]_i_2_n_0 ;
  wire [2:0]\FSM_onehot_fsm_rx_reg[5] ;
  wire [4:0]\FSM_onehot_fsm_rx_reg[6] ;
  wire [3:0]Q;
  wire adapt_done;
  wire adapt_done_cnt_reg_0;
  wire adapt_done_cnt_reg_1;
  wire [22:1]converge_cnt;
  wire [22:1]converge_cnt0;
  wire converge_cnt0_carry__0_n_0;
  wire converge_cnt0_carry__0_n_1;
  wire converge_cnt0_carry__0_n_2;
  wire converge_cnt0_carry__0_n_3;
  wire converge_cnt0_carry__1_n_0;
  wire converge_cnt0_carry__1_n_1;
  wire converge_cnt0_carry__1_n_2;
  wire converge_cnt0_carry__1_n_3;
  wire converge_cnt0_carry__2_n_0;
  wire converge_cnt0_carry__2_n_1;
  wire converge_cnt0_carry__2_n_2;
  wire converge_cnt0_carry__2_n_3;
  wire converge_cnt0_carry__3_n_0;
  wire converge_cnt0_carry__3_n_1;
  wire converge_cnt0_carry__3_n_2;
  wire converge_cnt0_carry__3_n_3;
  wire converge_cnt0_carry__4_n_3;
  wire converge_cnt0_carry_n_0;
  wire converge_cnt0_carry_n_1;
  wire converge_cnt0_carry_n_2;
  wire converge_cnt0_carry_n_3;
  wire \converge_cnt[0]_i_1_n_0 ;
  wire \converge_cnt_reg_n_0_[0] ;
  wire \converge_cnt_reg_n_0_[10] ;
  wire \converge_cnt_reg_n_0_[11] ;
  wire \converge_cnt_reg_n_0_[12] ;
  wire \converge_cnt_reg_n_0_[13] ;
  wire \converge_cnt_reg_n_0_[14] ;
  wire \converge_cnt_reg_n_0_[15] ;
  wire \converge_cnt_reg_n_0_[16] ;
  wire \converge_cnt_reg_n_0_[17] ;
  wire \converge_cnt_reg_n_0_[18] ;
  wire \converge_cnt_reg_n_0_[19] ;
  wire \converge_cnt_reg_n_0_[1] ;
  wire \converge_cnt_reg_n_0_[20] ;
  wire \converge_cnt_reg_n_0_[21] ;
  wire \converge_cnt_reg_n_0_[22] ;
  wire \converge_cnt_reg_n_0_[2] ;
  wire \converge_cnt_reg_n_0_[3] ;
  wire \converge_cnt_reg_n_0_[4] ;
  wire \converge_cnt_reg_n_0_[5] ;
  wire \converge_cnt_reg_n_0_[6] ;
  wire \converge_cnt_reg_n_0_[7] ;
  wire \converge_cnt_reg_n_0_[8] ;
  wire \converge_cnt_reg_n_0_[9] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]fs_reg1;
  wire [5:0]\fs_reg1_reg[5]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]fs_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]lf_reg1;
  wire [5:0]\lf_reg1_reg[5]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [5:0]lf_reg2;
  wire lffs_sel_reg_0;
  wire lffs_sel_reg_1;
  wire [0:0]new_txcoeff;
  wire new_txcoeff_done;
  wire new_txcoeff_done_reg_0;
  wire \new_txcoeff_reg[2]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg1_reg_0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire new_txcoeff_req_reg2;
  wire new_txcoeff_req_reg2_reg_0;
  wire [1:0]out;
  wire pipe_pclk_in;
  wire preset_done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]preset_reg1;
  wire [2:0]\preset_reg1_reg[2]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]preset_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire preset_valid_reg1;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire preset_valid_reg2;
  wire rxeq_done;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_preset_done;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [17:0]txcoeff_reg1;
  wire [17:0]\txcoeff_reg1_reg[17]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [17:0]txcoeff_reg2;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]txpreset_reg1;
  wire [3:0]\txpreset_reg1_reg[3]_0 ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]txpreset_reg2;
  wire [3:1]NLW_converge_cnt0_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_converge_cnt0_carry__4_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0F00CFCF0F11CFDD)) 
    \FSM_onehot_fsm[1]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(preset_valid_reg2),
        .I3(Q[1]),
        .I4(new_txcoeff_req_reg2),
        .I5(Q[0]),
        .O(\FSM_onehot_fsm[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_fsm[2]_i_1__0 
       (.I0(preset_valid_reg2),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_onehot_fsm[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBBBBA)) 
    \FSM_onehot_fsm[3]_i_1 
       (.I0(\FSM_onehot_fsm_reg[1]_0 ),
        .I1(\FSM_onehot_fsm[3]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_2_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_3_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_4_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_5_n_0 ),
        .O(\FSM_onehot_fsm[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_fsm[3]_i_2 
       (.I0(Q[0]),
        .I1(new_txcoeff_req_reg2),
        .I2(preset_valid_reg2),
        .O(\FSM_onehot_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \FSM_onehot_fsm[3]_i_3 
       (.I0(adapt_done_cnt_reg_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(Q[2]),
        .O(\FSM_onehot_fsm[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF010000)) 
    \FSM_onehot_fsm[4]_i_1 
       (.I0(\FSM_onehot_fsm[4]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_3_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_4_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_5_n_0 ),
        .I4(Q[2]),
        .I5(\FSM_onehot_fsm[4]_i_6_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_onehot_fsm[4]_i_10 
       (.I0(\converge_cnt_reg_n_0_[22] ),
        .I1(\converge_cnt_reg_n_0_[21] ),
        .I2(\converge_cnt_reg_n_0_[13] ),
        .O(\FSM_onehot_fsm[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_onehot_fsm[4]_i_11 
       (.I0(\converge_cnt_reg_n_0_[8] ),
        .I1(\converge_cnt_reg_n_0_[19] ),
        .I2(\converge_cnt_reg_n_0_[17] ),
        .I3(\converge_cnt_reg_n_0_[20] ),
        .O(\FSM_onehot_fsm[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \FSM_onehot_fsm[4]_i_12 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\converge_cnt_reg_n_0_[2] ),
        .I3(\converge_cnt_reg_n_0_[11] ),
        .I4(\converge_cnt_reg_n_0_[12] ),
        .I5(\converge_cnt_reg_n_0_[7] ),
        .O(\FSM_onehot_fsm[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_onehot_fsm[4]_i_13 
       (.I0(\converge_cnt_reg_n_0_[5] ),
        .I1(\converge_cnt_reg_n_0_[4] ),
        .I2(\converge_cnt_reg_n_0_[3] ),
        .I3(\converge_cnt_reg_n_0_[1] ),
        .O(\FSM_onehot_fsm[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \FSM_onehot_fsm[4]_i_2 
       (.I0(\converge_cnt_reg_n_0_[1] ),
        .I1(\converge_cnt_reg_n_0_[3] ),
        .I2(\converge_cnt_reg_n_0_[4] ),
        .I3(\converge_cnt_reg_n_0_[5] ),
        .I4(\FSM_onehot_fsm[4]_i_7_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \FSM_onehot_fsm[4]_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\converge_cnt_reg_n_0_[11] ),
        .I3(\converge_cnt_reg_n_0_[21] ),
        .I4(\converge_cnt_reg_n_0_[20] ),
        .I5(\converge_cnt_reg_n_0_[19] ),
        .O(\FSM_onehot_fsm[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_4 
       (.I0(\FSM_onehot_fsm[4]_i_8_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_9_n_0 ),
        .I2(\converge_cnt_reg_n_0_[2] ),
        .I3(\converge_cnt_reg_n_0_[22] ),
        .I4(\converge_cnt_reg_n_0_[17] ),
        .O(\FSM_onehot_fsm[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_onehot_fsm[4]_i_5 
       (.I0(\FSM_onehot_fsm[4]_i_10_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_11_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_8_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_12_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_13_n_0 ),
        .I5(\FSM_onehot_fsm[4]_i_7_n_0 ),
        .O(\FSM_onehot_fsm[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888F88888)) 
    \FSM_onehot_fsm[4]_i_6 
       (.I0(Q[3]),
        .I1(new_txcoeff_req_reg2),
        .I2(Q[2]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(adapt_done_cnt_reg_0),
        .O(\FSM_onehot_fsm[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_onehot_fsm[4]_i_7 
       (.I0(\converge_cnt_reg_n_0_[15] ),
        .I1(\converge_cnt_reg_n_0_[10] ),
        .I2(\converge_cnt_reg_n_0_[18] ),
        .I3(\converge_cnt_reg_n_0_[0] ),
        .O(\FSM_onehot_fsm[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_onehot_fsm[4]_i_8 
       (.I0(\converge_cnt_reg_n_0_[14] ),
        .I1(\converge_cnt_reg_n_0_[6] ),
        .I2(\converge_cnt_reg_n_0_[16] ),
        .I3(\converge_cnt_reg_n_0_[9] ),
        .O(\FSM_onehot_fsm[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \FSM_onehot_fsm[4]_i_9 
       (.I0(\converge_cnt_reg_n_0_[7] ),
        .I1(\converge_cnt_reg_n_0_[13] ),
        .I2(\converge_cnt_reg_n_0_[12] ),
        .I3(\converge_cnt_reg_n_0_[8] ),
        .O(\FSM_onehot_fsm[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[1]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(lffs_sel_reg_0));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[2]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(lffs_sel_reg_0));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(lffs_sel_reg_0));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00100,FSM_CONVERGE:01000,FSM_NEW_TXCOEFF_REQ:10000,FSM_IDLE:00010,iSTATE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(lffs_sel_reg_0));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm_rx[2]_i_1 
       (.I0(out[1]),
        .I1(\FSM_onehot_fsm_rx_reg[6] [0]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(\FSM_onehot_fsm_rx_reg[6] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \FSM_onehot_fsm_rx[5]_i_1 
       (.I0(new_txcoeff_done_reg_0),
        .I1(\FSM_onehot_fsm_rx_reg[6] [3]),
        .I2(\FSM_onehot_fsm_rx_reg[5] [2]),
        .I3(\FSM_onehot_fsm_rx_reg[5] [1]),
        .I4(\FSM_onehot_fsm_rx_reg[5] [0]),
        .I5(\FSM_onehot_fsm_rx_reg[6] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \FSM_onehot_fsm_rx[6]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\FSM_onehot_fsm_rx_reg[6] [4]),
        .I3(\FSM_onehot_fsm_rx_reg[6] [1]),
        .I4(rxeqscan_preset_done),
        .I5(\FSM_onehot_fsm_rx[6]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_fsm_rx[6]_i_2 
       (.I0(new_txcoeff_done_reg_0),
        .I1(\FSM_onehot_fsm_rx_reg[6] [3]),
        .O(\FSM_onehot_fsm_rx[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55005503)) 
    adapt_done_cnt_i_2
       (.I0(new_txcoeff_req_reg2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(new_txcoeff_req_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done_cnt_reg_1),
        .Q(adapt_done_cnt_reg_0),
        .R(lffs_sel_reg_0));
  LUT5 #(
    .INIT(32'hF8000000)) 
    adapt_done_i_1
       (.I0(out[1]),
        .I1(out[0]),
        .I2(adapt_done_cnt_reg_0),
        .I3(Q[3]),
        .I4(new_txcoeff_req_reg2),
        .O(adapt_done));
  FDRE #(
    .INIT(1'b0)) 
    adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(adapt_done),
        .Q(rxeqscan_adapt_done),
        .R(lffs_sel_reg_0));
  CARRY4 converge_cnt0_carry
       (.CI(1'b0),
        .CO({converge_cnt0_carry_n_0,converge_cnt0_carry_n_1,converge_cnt0_carry_n_2,converge_cnt0_carry_n_3}),
        .CYINIT(\converge_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[4:1]),
        .S({\converge_cnt_reg_n_0_[4] ,\converge_cnt_reg_n_0_[3] ,\converge_cnt_reg_n_0_[2] ,\converge_cnt_reg_n_0_[1] }));
  CARRY4 converge_cnt0_carry__0
       (.CI(converge_cnt0_carry_n_0),
        .CO({converge_cnt0_carry__0_n_0,converge_cnt0_carry__0_n_1,converge_cnt0_carry__0_n_2,converge_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[8:5]),
        .S({\converge_cnt_reg_n_0_[8] ,\converge_cnt_reg_n_0_[7] ,\converge_cnt_reg_n_0_[6] ,\converge_cnt_reg_n_0_[5] }));
  CARRY4 converge_cnt0_carry__1
       (.CI(converge_cnt0_carry__0_n_0),
        .CO({converge_cnt0_carry__1_n_0,converge_cnt0_carry__1_n_1,converge_cnt0_carry__1_n_2,converge_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[12:9]),
        .S({\converge_cnt_reg_n_0_[12] ,\converge_cnt_reg_n_0_[11] ,\converge_cnt_reg_n_0_[10] ,\converge_cnt_reg_n_0_[9] }));
  CARRY4 converge_cnt0_carry__2
       (.CI(converge_cnt0_carry__1_n_0),
        .CO({converge_cnt0_carry__2_n_0,converge_cnt0_carry__2_n_1,converge_cnt0_carry__2_n_2,converge_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[16:13]),
        .S({\converge_cnt_reg_n_0_[16] ,\converge_cnt_reg_n_0_[15] ,\converge_cnt_reg_n_0_[14] ,\converge_cnt_reg_n_0_[13] }));
  CARRY4 converge_cnt0_carry__3
       (.CI(converge_cnt0_carry__2_n_0),
        .CO({converge_cnt0_carry__3_n_0,converge_cnt0_carry__3_n_1,converge_cnt0_carry__3_n_2,converge_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(converge_cnt0[20:17]),
        .S({\converge_cnt_reg_n_0_[20] ,\converge_cnt_reg_n_0_[19] ,\converge_cnt_reg_n_0_[18] ,\converge_cnt_reg_n_0_[17] }));
  CARRY4 converge_cnt0_carry__4
       (.CI(converge_cnt0_carry__3_n_0),
        .CO({NLW_converge_cnt0_carry__4_CO_UNCONNECTED[3:1],converge_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_converge_cnt0_carry__4_O_UNCONNECTED[3:2],converge_cnt0[22:21]}),
        .S({1'b0,1'b0,\converge_cnt_reg_n_0_[22] ,\converge_cnt_reg_n_0_[21] }));
  LUT5 #(
    .INIT(32'h44444044)) 
    \converge_cnt[0]_i_1 
       (.I0(\converge_cnt_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(\converge_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[10]_i_1 
       (.I0(converge_cnt0[10]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[10]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[11]_i_1 
       (.I0(converge_cnt0[11]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[11]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[12]_i_1 
       (.I0(converge_cnt0[12]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[13]_i_1 
       (.I0(converge_cnt0[13]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[13]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[14]_i_1 
       (.I0(converge_cnt0[14]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[14]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[15]_i_1 
       (.I0(converge_cnt0[15]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[15]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[16]_i_1 
       (.I0(converge_cnt0[16]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[16]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[17]_i_1 
       (.I0(converge_cnt0[17]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[17]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[18]_i_1 
       (.I0(converge_cnt0[18]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[18]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[19]_i_1 
       (.I0(converge_cnt0[19]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[19]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[1]_i_1 
       (.I0(converge_cnt0[1]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[1]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[20]_i_1 
       (.I0(converge_cnt0[20]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[20]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[21]_i_1 
       (.I0(converge_cnt0[21]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[21]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[22]_i_1 
       (.I0(converge_cnt0[22]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[22]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[2]_i_1 
       (.I0(converge_cnt0[2]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[2]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[3]_i_1 
       (.I0(converge_cnt0[3]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[3]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[4]_i_1 
       (.I0(converge_cnt0[4]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[4]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[5]_i_1 
       (.I0(converge_cnt0[5]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[5]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[6]_i_1 
       (.I0(converge_cnt0[6]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[6]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[7]_i_1 
       (.I0(converge_cnt0[7]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[7]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[8]_i_1 
       (.I0(converge_cnt0[8]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[8]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \converge_cnt[9]_i_1 
       (.I0(converge_cnt0[9]),
        .I1(Q[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(adapt_done_cnt_reg_0),
        .O(converge_cnt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\converge_cnt[0]_i_1_n_0 ),
        .Q(\converge_cnt_reg_n_0_[0] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[10]),
        .Q(\converge_cnt_reg_n_0_[10] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[11]),
        .Q(\converge_cnt_reg_n_0_[11] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[12]),
        .Q(\converge_cnt_reg_n_0_[12] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[13]),
        .Q(\converge_cnt_reg_n_0_[13] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[14]),
        .Q(\converge_cnt_reg_n_0_[14] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[15]),
        .Q(\converge_cnt_reg_n_0_[15] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[16]),
        .Q(\converge_cnt_reg_n_0_[16] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[17]),
        .Q(\converge_cnt_reg_n_0_[17] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[18]),
        .Q(\converge_cnt_reg_n_0_[18] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[19]),
        .Q(\converge_cnt_reg_n_0_[19] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[1]),
        .Q(\converge_cnt_reg_n_0_[1] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[20]),
        .Q(\converge_cnt_reg_n_0_[20] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[21]),
        .Q(\converge_cnt_reg_n_0_[21] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[22] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[22]),
        .Q(\converge_cnt_reg_n_0_[22] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[2]),
        .Q(\converge_cnt_reg_n_0_[2] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[3]),
        .Q(\converge_cnt_reg_n_0_[3] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[4]),
        .Q(\converge_cnt_reg_n_0_[4] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[5]),
        .Q(\converge_cnt_reg_n_0_[5] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[6]),
        .Q(\converge_cnt_reg_n_0_[6] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[7]),
        .Q(\converge_cnt_reg_n_0_[7] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[8]),
        .Q(\converge_cnt_reg_n_0_[8] ),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(converge_cnt[9]),
        .Q(\converge_cnt_reg_n_0_[9] ),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [0]),
        .Q(fs_reg1[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [1]),
        .Q(fs_reg1[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [2]),
        .Q(fs_reg1[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [3]),
        .Q(fs_reg1[3]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [4]),
        .Q(fs_reg1[4]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\fs_reg1_reg[5]_0 [5]),
        .Q(fs_reg1[5]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [0]),
        .Q(lf_reg1[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [1]),
        .Q(lf_reg1[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [2]),
        .Q(lf_reg1[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [3]),
        .Q(lf_reg1[3]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [4]),
        .Q(lf_reg1[4]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\lf_reg1_reg[5]_0 [5]),
        .Q(lf_reg1[5]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(lffs_sel_reg_1),
        .Q(rxeqscan_lffs_sel),
        .R(lffs_sel_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    new_txcoeff_done_i_1
       (.I0(new_txcoeff_req_reg2),
        .I1(Q[3]),
        .O(new_txcoeff_done));
  FDRE #(
    .INIT(1'b0)) 
    new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_done),
        .Q(new_txcoeff_done_reg_0),
        .R(lffs_sel_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\new_txcoeff_reg[2]_0 ),
        .Q(new_txcoeff),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1_reg_0),
        .Q(new_txcoeff_req_reg1),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(lffs_sel_reg_0));
  LUT3 #(
    .INIT(8'hEA)) 
    preset_done_i_1
       (.I0(Q[1]),
        .I1(preset_valid_reg2),
        .I2(Q[0]),
        .O(preset_done));
  FDRE #(
    .INIT(1'b0)) 
    preset_done_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_done),
        .Q(rxeqscan_preset_done),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\preset_reg1_reg[2]_0 [0]),
        .Q(preset_reg1[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\preset_reg1_reg[2]_0 [1]),
        .Q(preset_reg1[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\preset_reg1_reg[2]_0 [2]),
        .Q(preset_reg1[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(lffs_sel_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    rxeq_done_i_1
       (.I0(\FSM_onehot_fsm_rx_reg[6] [4]),
        .I1(\FSM_onehot_fsm_rx_reg[6] [3]),
        .I2(new_txcoeff_done_reg_0),
        .O(rxeq_done));
  LUT2 #(
    .INIT(4'h2)) 
    rxeq_new_txcoeff_req_i_1
       (.I0(\FSM_onehot_fsm_rx_reg[6] [3]),
        .I1(new_txcoeff_done_reg_0),
        .O(rxeq_new_txcoeff_req));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [0]),
        .Q(txcoeff_reg1[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [10]),
        .Q(txcoeff_reg1[10]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [11]),
        .Q(txcoeff_reg1[11]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [12]),
        .Q(txcoeff_reg1[12]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [13]),
        .Q(txcoeff_reg1[13]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [14]),
        .Q(txcoeff_reg1[14]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [15]),
        .Q(txcoeff_reg1[15]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [16]),
        .Q(txcoeff_reg1[16]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [17]),
        .Q(txcoeff_reg1[17]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [1]),
        .Q(txcoeff_reg1[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [2]),
        .Q(txcoeff_reg1[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [3]),
        .Q(txcoeff_reg1[3]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [4]),
        .Q(txcoeff_reg1[4]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [5]),
        .Q(txcoeff_reg1[5]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [6]),
        .Q(txcoeff_reg1[6]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [7]),
        .Q(txcoeff_reg1[7]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [8]),
        .Q(txcoeff_reg1[8]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txcoeff_reg1_reg[17]_0 [9]),
        .Q(txcoeff_reg1[9]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txpreset_reg1_reg[3]_0 [0]),
        .Q(txpreset_reg1[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txpreset_reg1_reg[3]_0 [1]),
        .Q(txpreset_reg1[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txpreset_reg1_reg[3]_0 [2]),
        .Q(txpreset_reg1[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(\txpreset_reg1_reg[3]_0 [3]),
        .Q(txpreset_reg1[3]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(lffs_sel_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(1'b1),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(lffs_sel_reg_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
