// Seed: 2960579288
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : 'b0] id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd75,
    parameter id_4 = 32'd65
) (
    input tri0  id_0,
    input uwire id_1,
    input tri   _id_2,
    input tri1  id_3,
    input tri1  _id_4,
    input tri   id_5
);
  logic [id_4 : id_2] id_7 = id_3, id_8;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8
  );
endmodule
