#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug 30 16:49:22 2020
# Process ID: 9759
# Current directory: /home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1
# Command line: vivado -log exdes_v_hdmi_rx_ss_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source exdes_v_hdmi_rx_ss_0.tcl
# Log file: /home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/exdes_v_hdmi_rx_ss_0.vds
# Journal file: /home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/vivado.jou
#-----------------------------------------------------------
source exdes_v_hdmi_rx_ss_0.tcl -notrace
Command: synth_design -top exdes_v_hdmi_rx_ss_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9906
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2773.379 ; gain = 11.902 ; free physical = 713 ; free virtual = 3209
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exdes_v_hdmi_rx_ss_0' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/synth/exdes_v_hdmi_rx_ss_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_3ec1' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_3ec1_inverter_1_0' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/.Xil/Vivado-9759-y-Blade-Stealth/realtime/bd_3ec1_inverter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_3ec1_inverter_1_0' (1#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/.Xil/Vivado-9759-y-Blade-Stealth/realtime/bd_3ec1_inverter_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_3ec1_v_hdmi_rx_0' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/.Xil/Vivado-9759-y-Blade-Stealth/realtime/bd_3ec1_v_hdmi_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_3ec1_v_hdmi_rx_0' (2#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/.Xil/Vivado-9759-y-Blade-Stealth/realtime/bd_3ec1_v_hdmi_rx_0_stub.v:6]
WARNING: [Synth 8-7071] port 'avmute' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'video_vs_arb' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'video_hs_arb' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'video_de_arb' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'video_data_arb' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aresetn' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aclk' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'm_axis_hdcp_aclken' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'bridge_yuv420' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7071] port 'bridge_pixel_drop' of module 'bd_3ec1_v_hdmi_rx_0' is unconnected for instance 'v_hdmi_rx' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
WARNING: [Synth 8-7023] instance 'v_hdmi_rx' of module 'bd_3ec1_v_hdmi_rx_0' has 84 connections declared, but only 74 given [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:261]
INFO: [Synth 8-6157] synthesizing module 'bd_3ec1_v_vid_in_axi4s_0' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/.Xil/Vivado-9759-y-Blade-Stealth/realtime/bd_3ec1_v_vid_in_axi4s_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_3ec1_v_vid_in_axi4s_0' (3#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/.Xil/Vivado-9759-y-Blade-Stealth/realtime/bd_3ec1_v_vid_in_axi4s_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vtd_active_video' of module 'bd_3ec1_v_vid_in_axi4s_0' is unconnected for instance 'v_vid_in_axi4s' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:336]
WARNING: [Synth 8-7071] port 'vtd_vblank' of module 'bd_3ec1_v_vid_in_axi4s_0' is unconnected for instance 'v_vid_in_axi4s' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:336]
WARNING: [Synth 8-7071] port 'vtd_hblank' of module 'bd_3ec1_v_vid_in_axi4s_0' is unconnected for instance 'v_vid_in_axi4s' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:336]
WARNING: [Synth 8-7071] port 'vtd_vsync' of module 'bd_3ec1_v_vid_in_axi4s_0' is unconnected for instance 'v_vid_in_axi4s' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:336]
WARNING: [Synth 8-7071] port 'vtd_hsync' of module 'bd_3ec1_v_vid_in_axi4s_0' is unconnected for instance 'v_vid_in_axi4s' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:336]
WARNING: [Synth 8-7071] port 'vtd_field_id' of module 'bd_3ec1_v_vid_in_axi4s_0' is unconnected for instance 'v_vid_in_axi4s' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:336]
WARNING: [Synth 8-7071] port 'underflow' of module 'bd_3ec1_v_vid_in_axi4s_0' is unconnected for instance 'v_vid_in_axi4s' [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:336]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s' of module 'bd_3ec1_v_vid_in_axi4s_0' has 28 connections declared, but only 21 given [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:336]
INFO: [Synth 8-6155] done synthesizing module 'bd_3ec1' (4#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/synth/bd_3ec1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'exdes_v_hdmi_rx_ss_0' (5#1) [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/synth/exdes_v_hdmi_rx_ss_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2815.285 ; gain = 53.809 ; free physical = 768 ; free virtual = 3296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.129 ; gain = 69.652 ; free physical = 754 ; free virtual = 3283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.129 ; gain = 69.652 ; free physical = 754 ; free virtual = 3283
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2831.129 ; gain = 0.000 ; free physical = 746 ; free virtual = 3275
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_0/bd_3ec1_v_hdmi_rx_0/bd_3ec1_v_hdmi_rx_0_in_context.xdc] for cell 'inst/v_hdmi_rx'
Finished Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_0/bd_3ec1_v_hdmi_rx_0/bd_3ec1_v_hdmi_rx_0_in_context.xdc] for cell 'inst/v_hdmi_rx'
Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_1/bd_3ec1_v_vid_in_axi4s_0/bd_3ec1_v_vid_in_axi4s_0_in_context.xdc] for cell 'inst/v_vid_in_axi4s'
Finished Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_1/bd_3ec1_v_vid_in_axi4s_0/bd_3ec1_v_vid_in_axi4s_0_in_context.xdc] for cell 'inst/v_vid_in_axi4s'
Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_2/bd_3ec1_inverter_1_0/bd_3ea7_util_vector_logic_0_0_in_context.xdc] for cell 'inst/inverter_1'
Finished Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_2/bd_3ec1_inverter_1_0/bd_3ea7_util_vector_logic_0_0_in_context.xdc] for cell 'inst/inverter_1'
Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/exdes_v_hdmi_rx_ss_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.848 ; gain = 0.000 ; free physical = 216 ; free virtual = 2847
Finished Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_v_hdmi_rx_ss_0/exdes_v_hdmi_rx_ss_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.848 ; gain = 0.000 ; free physical = 215 ; free virtual = 2846
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2927.848 ; gain = 0.000 ; free physical = 216 ; free virtual = 2849
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2927.848 ; gain = 166.371 ; free physical = 323 ; free virtual = 2775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2927.848 ; gain = 166.371 ; free physical = 323 ; free virtual = 2775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/v_hdmi_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/v_vid_in_axi4s. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/inverter_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2927.848 ; gain = 166.371 ; free physical = 322 ; free virtual = 2774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2927.848 ; gain = 166.371 ; free physical = 331 ; free virtual = 2784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2927.848 ; gain = 166.371 ; free physical = 280 ; free virtual = 2749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 3403.395 ; gain = 641.918 ; free physical = 1304 ; free virtual = 2910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 3403.395 ; gain = 641.918 ; free physical = 1303 ; free virtual = 2910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 3422.426 ; gain = 660.949 ; free physical = 1287 ; free virtual = 2897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:51 . Memory (MB): peak = 3428.363 ; gain = 666.887 ; free physical = 184 ; free virtual = 2008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:51 . Memory (MB): peak = 3428.363 ; gain = 666.887 ; free physical = 184 ; free virtual = 2008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:51 . Memory (MB): peak = 3428.363 ; gain = 666.887 ; free physical = 184 ; free virtual = 2008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:51 . Memory (MB): peak = 3428.363 ; gain = 666.887 ; free physical = 184 ; free virtual = 2008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:51 . Memory (MB): peak = 3428.363 ; gain = 666.887 ; free physical = 183 ; free virtual = 2007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:51 . Memory (MB): peak = 3428.363 ; gain = 666.887 ; free physical = 183 ; free virtual = 2007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |bd_3ec1_inverter_1_0     |         1|
|2     |bd_3ec1_v_hdmi_rx_0      |         1|
|3     |bd_3ec1_v_vid_in_axi4s_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bd_3ec1_inverter_1     |     1|
|2     |bd_3ec1_v_hdmi_rx      |     1|
|3     |bd_3ec1_v_vid_in_axi4s |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:51 . Memory (MB): peak = 3428.363 ; gain = 666.887 ; free physical = 183 ; free virtual = 2007
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:36 . Memory (MB): peak = 3428.363 ; gain = 570.168 ; free physical = 217 ; free virtual = 2042
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:51 . Memory (MB): peak = 3428.371 ; gain = 666.887 ; free physical = 217 ; free virtual = 2043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3428.371 ; gain = 0.000 ; free physical = 196 ; free virtual = 2028
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.082 ; gain = 0.000 ; free physical = 709 ; free virtual = 2626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:02:19 . Memory (MB): peak = 3472.051 ; gain = 1279.973 ; free physical = 844 ; free virtual = 2796
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/exdes_v_hdmi_rx_ss_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP exdes_v_hdmi_rx_ss_0, cache-ID = c1292e02a50a8346
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.runs/exdes_v_hdmi_rx_ss_0_synth_1/exdes_v_hdmi_rx_ss_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exdes_v_hdmi_rx_ss_0_utilization_synth.rpt -pb exdes_v_hdmi_rx_ss_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 30 16:52:07 2020...
