// Seed: 1220833970
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output wire id_2,
    input supply1 id_3
);
  assign id_2 = id_3;
  assign id_2 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output uwire id_2,
    output tri0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6
    , id_10#(
        .id_11(-1),
        .id_12(1),
        .id_13((-1))
    ),
    input tri1 id_7,
    input uwire id_8
);
  logic id_14;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
