// Seed: 3135429067
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output wor id_2
);
  always id_1 = -1;
  assign id_1 = -1'd0;
  assign module_2.id_28 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    output supply1 id_6,
    output wand id_7,
    output wor id_8
);
  wire id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    output wand id_7,
    input supply1 id_8,
    output tri id_9,
    output wire id_10,
    input wor id_11,
    input wire id_12,
    id_43,
    input supply0 id_13,
    output tri1 id_14,
    input wire id_15,
    input supply0 id_16,
    id_44,
    input wand id_17,
    output wand id_18,
    output wand id_19,
    output supply0 id_20,
    input supply1 id_21,
    input wand id_22,
    output wand id_23,
    input tri id_24,
    output tri id_25,
    input supply0 id_26,
    input wor id_27,
    input tri id_28,
    output wor id_29#(.id_45(1)),
    input uwire id_30,
    output uwire id_31,
    input wand id_32,
    output tri0 id_33,
    input wor id_34,
    input supply1 id_35,
    input tri0 id_36,
    input tri1 id_37,
    input wand id_38,
    input supply0 id_39,
    output wire id_40,
    input supply1 id_41
);
  assign id_33 = {1{id_16}} <-> 1;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_31
  );
  assign id_9 = 1'b0;
  and primCall (
      id_31,
      id_2,
      id_4,
      id_11,
      id_21,
      id_36,
      id_41,
      id_12,
      id_39,
      id_5,
      id_22,
      id_6,
      id_13,
      id_16,
      id_38,
      id_30,
      id_28,
      id_26,
      id_43,
      id_1,
      id_32,
      id_24,
      id_15,
      id_0,
      id_34,
      id_3,
      id_8,
      id_17,
      id_44,
      id_45
  );
endmodule
