Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 28 11:33:22 2019
| Host         : e5-01-26 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file parkade_control_sets_placed.rpt
| Design       : parkade
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            1 |
|      7 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           13 |
| Yes          | No                    | No                     |              31 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+-----------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------------+---------------+-----------------------+------------------+----------------+
| ~clk_1Hz_BUFG            |               |                       |                1 |              1 |
| ~clk_1Hz_BUFG            |               | led6_b_i_1_n_1        |                1 |              1 |
| ~clk_1Hz_BUFG            |               | led6_g_i_1_n_1        |                1 |              1 |
|  clk_IBUF_BUFG           |               |                       |                2 |              3 |
|  out_7seg_reg[6]_i_2_n_1 |               |                       |                3 |              7 |
|  clk_IBUF_BUFG           |               | count_7seg[0]_i_1_n_1 |                4 |             14 |
|  clk_IBUF_BUFG           |               | clear                 |                7 |             27 |
| ~clk_1Hz_BUFG            | p_0_in        |                       |                9 |             31 |
|  n_0_476_BUFG            |               |                       |               12 |             32 |
+--------------------------+---------------+-----------------------+------------------+----------------+


