
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.10 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs +define+WAVE_DUMP_VCS+RTL_SIM +libext+.v -full64 -v2005 -R -timescale=1ns/10ps \
+define+VCS -l vcs.log -debug_all -sverilog -file vlist_Device_top -ucli -do dump.tcl \
+vpdfile+dump/Dev_top_test.vpd
                         Chronologic VCS (TM)
       Version K-2015.09-SP1_Full64 -- Fri Feb 19 12:13:48 2021
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './testbench.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_axi_axi.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_axi.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_core_data_ram.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_core_tag_ram.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_core.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_if_pmem.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_mux.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_pmem_mux.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache.v'
Parsing design file '../rtl/top_src/cache_src_v/dcache_pmem_mux.v'

Error-[MPD] Module previously declared
  The module was previously declared at: 
  "../rtl/top_src/cache_src_v/dcache_pmem_mux.v", 45
  It is redeclared later at:
  "../rtl/top_src/cache_src_v/dcache_pmem_mux.v", 45: token is 
  'dcache_pmem_mux'
  module dcache_pmem_mux
                        ^
  Please remove one of the declarations and compile again.

Parsing design file '../rtl/top_src/cache_src_v/icache_data_ram.v'
Parsing design file '../rtl/top_src/cache_src_v/icache_tag_ram.v'
Parsing design file '../rtl/top_src/cache_src_v/icache.v'
Parsing design file '../rtl/top_src/core/riscv_alu.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_alu.v'.
Parsing design file '../rtl/top_src/core/riscv_core.v'
Parsing design file '../rtl/top_src/core/riscv_csr.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_csr.v'.
Parsing design file '../rtl/top_src/core/riscv_csr_regfile.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_csr_regfile.v'.
Parsing design file '../rtl/top_src/core/riscv_decode.v'
Parsing design file '../rtl/top_src/core/riscv_decoder.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_decoder.v'.
Parsing design file '../rtl/top_src/core/riscv_divider.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_divider.v'.
Parsing design file '../rtl/top_src/core/riscv_exec.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_exec.v'.
Parsing design file '../rtl/top_src/core/riscv_fetch.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_fetch.v'.
Parsing design file '../rtl/top_src/core/riscv_issue.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_issue.v'.
Parsing design file '../rtl/top_src/core/riscv_lsu.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_lsu.v'.
Parsing design file '../rtl/top_src/core/riscv_mmu.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_mmu.v'.
Parsing design file '../rtl/top_src/core/riscv_multiplier.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_multiplier.v'.
Parsing design file '../rtl/top_src/core/riscv_pipe_ctrl.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_pipe_ctrl.v'.
Parsing design file '../rtl/top_src/core/riscv_regfile.v'
Parsing design file '../rtl/top_src/core/riscv_trace_sim.v'
Parsing included file '../rtl/top_src/core/riscv_defs.v'.
Back to file '../rtl/top_src/core/riscv_trace_sim.v'.
Parsing design file '../rtl/top_src/core/riscv_xilinx_2r1w.v'
Parsing design file '../rtl/top_src/tcm_src_v/dport_axi.v'
Parsing design file '../rtl/top_src/tcm_src_v/dport_mux.v'
Parsing design file '../rtl/top_src/tcm_src_v/tcm_mem_pmem.v'
Parsing design file '../rtl/top_src/tcm_src_v/tcm_mem_ram.v'
Parsing design file '../rtl/top_src/tcm_src_v/tcm_mem.v'
Parsing design file '../rtl/top_src/tcm_src_v/riscv_tcm_w_cache_top.v'
1 error
CPU time: .101 seconds to compile
