Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb  4 12:25:33 2025
| Host         : LAPTOP-OHSN7K8C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file molt_booth_on_board_timing_summary_routed.rpt -pb molt_booth_on_board_timing_summary_routed.pb -rpx molt_booth_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : molt_booth_on_board
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.783        0.000                      0                  172        0.171        0.000                      0                  172        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.783        0.000                      0                  172        0.171        0.000                      0                  172        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.947ns (20.942%)  route 3.575ns (79.058%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.872     9.699    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.510    14.882    btnStart/clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[10]/C
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.637    14.481    btnStart/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.947ns (20.942%)  route 3.575ns (79.058%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.872     9.699    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.510    14.882    btnStart/clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[11]/C
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.637    14.481    btnStart/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.947ns (20.942%)  route 3.575ns (79.058%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.872     9.699    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.510    14.882    btnStart/clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[12]/C
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.637    14.481    btnStart/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 0.947ns (20.942%)  route 3.575ns (79.058%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.872     9.699    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.510    14.882    btnStart/clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[9]/C
                         clock pessimism              0.272    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.637    14.481    btnStart/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.947ns (20.987%)  route 3.565ns (79.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.862     9.689    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.512    14.884    btnStart/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[5]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.637    14.483    btnStart/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.947ns (20.987%)  route 3.565ns (79.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.862     9.689    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.512    14.884    btnStart/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[6]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.637    14.483    btnStart/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.947ns (20.987%)  route 3.565ns (79.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.862     9.689    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.512    14.884    btnStart/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[7]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.637    14.483    btnStart/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.947ns (20.987%)  route 3.565ns (79.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.862     9.689    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.512    14.884    btnStart/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[8]/C
                         clock pessimism              0.272    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.637    14.483    btnStart/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.947ns (21.202%)  route 3.520ns (78.798%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.816     9.643    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  btnStart/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.878    btnStart/clock_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  btnStart/deb.count_reg[25]/C
                         clock pessimism              0.272    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.637    14.477    btnStart/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 btnStart/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.947ns (21.202%)  route 3.520ns (78.798%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.177    btnStart/clock_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  btnStart/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  btnStart/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.820     6.453    btnStart/deb.count_reg_n_0_[13]
    SLICE_X3Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.577 f  btnStart/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.304     6.881    btnStart/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.005 f  btnStart/FSM_sequential_BTN_state[1]_i_3/O
                         net (fo=1, routed)           0.971     7.977    btnStart/FSM_sequential_BTN_state[1]_i_3_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I0_O)        0.124     8.101 f  btnStart/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.607     8.708    btnStart/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.119     8.827 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.816     9.643    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  btnStart/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.878    btnStart/clock_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  btnStart/deb.count_reg[26]/C
                         clock pessimism              0.272    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.637    14.477    btnStart/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  4.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 molt_booth/UC/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molt_booth/UC/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.504    molt_booth/UC/clock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  molt_booth/UC/FSM_onehot_current_state_reg[5]/Q
                         net (fo=2, routed)           0.067     1.735    molt_booth/UC/sig_shift
    SLICE_X2Y17          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.018    molt_booth/UC/clock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.060     1.564    molt_booth/UC/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 molt_booth/UC/FSM_onehot_current_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molt_booth/UC/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.246ns (72.298%)  route 0.094ns (27.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.588     1.501    molt_booth/UC/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.148     1.649 r  molt_booth/UC/FSM_onehot_current_state_reg[7]/Q
                         net (fo=1, routed)           0.094     1.744    molt_booth/UC/FSM_onehot_current_state_reg_n_0_[7]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.098     1.842 r  molt_booth/UC/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    molt_booth/UC/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X2Y20          FDSE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.857     2.015    molt_booth/UC/clock_IBUF_BUFG
    SLICE_X2Y20          FDSE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X2Y20          FDSE (Hold_fdse_C_D)         0.121     1.622    molt_booth/UC/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 btnStart/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnStart/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.499    btnStart/clock_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  btnStart/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  btnStart/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.085     1.712    btnStart/count
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.099     1.811 r  btnStart/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    btnStart/BTN_state__0[1]
    SLICE_X5Y20          FDRE                                         r  btnStart/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     2.013    btnStart/clock_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  btnStart/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.092     1.591    btnStart/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 display/clk_divider_instance/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.680%)  route 0.148ns (44.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.503    display/clk_divider_instance/clock_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  display/clk_divider_instance/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/clk_divider_instance/clockfx_reg/Q
                         net (fo=3, routed)           0.148     1.792    display/counter_instance/clockfx
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  display/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    display/counter_instance/c[0]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  display/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.858     2.016    display/counter_instance/clock_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  display/counter_instance/c_reg[0]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.091     1.607    display/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 molt_booth/unita_operativa/molt/temp_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molt_booth/unita_operativa/AQ/temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.509%)  route 0.149ns (44.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.503    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  molt_booth/unita_operativa/molt/temp_b_reg[0]/Q
                         net (fo=3, routed)           0.149     1.793    molt_booth/unita_operativa/AQ/temp_reg[9]_1[0]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  molt_booth/unita_operativa/AQ/temp[9]_i_1/O
                         net (fo=1, routed)           0.000     1.838    molt_booth/unita_operativa/AQ/p_1_in[9]
    SLICE_X0Y18          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.017    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[9]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.092     1.608    molt_booth/unita_operativa/AQ/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molt_booth/UC/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.231ns (60.972%)  route 0.148ns (39.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.504    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.128     1.632 f  molt_booth/unita_operativa/AQ/temp_reg[0]/Q
                         net (fo=4, routed)           0.148     1.780    molt_booth/unita_operativa/AQ/Q[0]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.103     1.883 r  molt_booth/unita_operativa/AQ/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.883    molt_booth/UC/FSM_onehot_current_state_reg[7]_0[2]
    SLICE_X2Y17          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.018    molt_booth/UC/clock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.131     1.649    molt_booth/UC/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molt_booth/UC/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.556%)  route 0.148ns (39.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.504    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  molt_booth/unita_operativa/AQ/temp_reg[0]/Q
                         net (fo=4, routed)           0.148     1.780    molt_booth/unita_operativa/AQ/Q[0]
    SLICE_X2Y17          LUT3 (Prop_lut3_I2_O)        0.099     1.879 r  molt_booth/unita_operativa/AQ/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    molt_booth/UC/FSM_onehot_current_state_reg[7]_0[1]
    SLICE_X2Y17          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.018    molt_booth/UC/clock_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.639    molt_booth/UC/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 molt_booth/unita_operativa/contatore/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molt_booth/unita_operativa/contatore/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.190ns (48.570%)  route 0.201ns (51.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.588     1.501    molt_booth/unita_operativa/contatore/clock_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  molt_booth/unita_operativa/contatore/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  molt_booth/unita_operativa/contatore/c_reg[0]/Q
                         net (fo=5, routed)           0.201     1.844    molt_booth/unita_operativa/contatore/c[0]
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.049     1.893 r  molt_booth/unita_operativa/contatore/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    molt_booth/unita_operativa/contatore/c[2]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  molt_booth/unita_operativa/contatore/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.857     2.015    molt_booth/unita_operativa/contatore/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  molt_booth/unita_operativa/contatore/c_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.131     1.646    molt_booth/unita_operativa/contatore/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molt_booth/unita_operativa/AQ/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.240%)  route 0.144ns (40.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.505    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  molt_booth/unita_operativa/AQ/temp_reg[14]/Q
                         net (fo=5, routed)           0.144     1.813    molt_booth/unita_operativa/molt/Q[5]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  molt_booth/unita_operativa/molt/temp[13]_i_1/O
                         net (fo=1, routed)           0.000     1.858    molt_booth/unita_operativa/AQ/D[12]
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.018    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[13]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.092     1.610    molt_booth/unita_operativa/AQ/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 btnStart/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            molt_booth/UC/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.670%)  route 0.221ns (54.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.499    btnStart/clock_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  btnStart/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  btnStart/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.221     1.862    molt_booth/UC/CLEARED_BTN
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.045     1.907 r  molt_booth/UC/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    molt_booth/UC/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.857     2.015    molt_booth/UC/clock_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  molt_booth/UC/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.479     1.536    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     1.656    molt_booth/UC/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20     btnStart/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21     btnStart/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18     btnStart/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18     btnStart/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18     btnStart/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19     btnStart/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19     btnStart/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21     btnStart/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21     btnStart/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18     btnStart/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18     btnStart/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20     btnStart/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21     btnStart/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21     btnStart/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18     btnStart/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18     btnStart/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.685ns  (logic 5.871ns (42.901%)  route 7.814ns (57.099%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=2, routed)           4.180     5.647    display/counter_instance/D[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  display/counter_instance/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.771    display/counter_instance/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247     6.018 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.574     6.592    display/counter_instance/sel0[0]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.294     6.886 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.060     9.946    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.739    13.685 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.685    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.321ns  (logic 5.912ns (44.379%)  route 7.409ns (55.621%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=2, routed)           4.180     5.647    display/counter_instance/D[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  display/counter_instance/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.771    display/counter_instance/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247     6.018 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.954     6.972    display/counter_instance/sel0[0]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.326     7.298 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.275     9.574    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.747    13.321 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.321    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.127ns  (logic 5.642ns (42.979%)  route 7.485ns (57.021%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  y_IBUF[4]_inst/O
                         net (fo=2, routed)           4.180     5.647    display/counter_instance/D[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     5.771 f  display/counter_instance/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.771    display/counter_instance/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247     6.018 f  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.574     6.592    display/counter_instance/sel0[0]
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.298     6.890 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.731     9.622    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    13.127 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.127    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.089ns  (logic 5.672ns (43.333%)  route 7.417ns (56.667%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=2, routed)           4.180     5.647    display/counter_instance/D[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  display/counter_instance/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.771    display/counter_instance/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247     6.018 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.962     6.980    display/counter_instance/sel0[0]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.298     7.278 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.275     9.554    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    13.089 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.089    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.084ns  (logic 5.675ns (43.372%)  route 7.409ns (56.628%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=2, routed)           4.180     5.647    display/counter_instance/D[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  display/counter_instance/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.771    display/counter_instance/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247     6.018 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     6.762    display/counter_instance/sel0[0]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.298     7.060 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.485     9.546    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    13.084 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.084    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.038ns  (logic 5.882ns (45.114%)  route 7.156ns (54.886%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=2, routed)           4.180     5.647    display/counter_instance/D[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  display/counter_instance/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.771    display/counter_instance/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247     6.018 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.962     6.980    display/counter_instance/sel0[0]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.324     7.304 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.014     9.319    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.720    13.038 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.038    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.669ns  (logic 5.673ns (44.777%)  route 6.996ns (55.223%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=2, routed)           4.180     5.647    display/counter_instance/D[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  display/counter_instance/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     5.771    display/counter_instance/cathodes_OBUF[6]_inst_i_9_n_0
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.247     6.018 r  display/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.954     6.972    display/counter_instance/sel0[0]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.298     7.270 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862     9.133    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    12.669 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.669    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.705ns (60.892%)  route 1.095ns (39.108%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  x_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.654    display/counter_instance/x_IBUF[6]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  display/counter_instance/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.699    display/counter_instance/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.065     0.764 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.282     1.046    display/counter_instance/sel0[2]
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.108     1.154 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.562    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.237     2.800 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.800    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.749ns (59.816%)  route 1.175ns (40.184%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  x_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.654    display/counter_instance/x_IBUF[6]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  display/counter_instance/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.699    display/counter_instance/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.065     0.764 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.291     1.055    display/counter_instance/sel0[2]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.109     1.164 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.479     1.644    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.281     2.924 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.924    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.704ns (57.233%)  route 1.273ns (42.767%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  x_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.654    display/counter_instance/x_IBUF[6]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  display/counter_instance/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.699    display/counter_instance/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.065     0.764 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.291     1.055    display/counter_instance/sel0[2]
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.108     1.163 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.577     1.741    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.236     2.977 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.977    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.707ns (56.236%)  route 1.328ns (43.764%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  x_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.654    display/counter_instance/x_IBUF[6]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  display/counter_instance/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.699    display/counter_instance/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.065     0.764 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.231     0.995    display/counter_instance/sel0[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.108     1.103 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.692     1.796    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.035 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.035    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.059ns  (logic 1.775ns (58.024%)  route 1.284ns (41.976%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  x_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.654    display/counter_instance/x_IBUF[6]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  display/counter_instance/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.699    display/counter_instance/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.065     0.764 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.282     1.046    display/counter_instance/sel0[2]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.108     1.154 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.597     1.751    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.307     3.059 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.059    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.674ns (53.956%)  route 1.429ns (46.044%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  x_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.654    display/counter_instance/x_IBUF[6]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  display/counter_instance/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.699    display/counter_instance/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.065     0.764 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.225     0.989    display/counter_instance/sel0[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.108     1.097 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.799     1.896    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.103 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.103    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.336ns  (logic 1.769ns (53.021%)  route 1.567ns (46.979%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  x_IBUF[6]_inst/O
                         net (fo=2, routed)           0.404     0.654    display/counter_instance/x_IBUF[6]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  display/counter_instance/cathodes_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     0.699    display/counter_instance/cathodes_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y17          MUXF7 (Prop_muxf7_I1_O)      0.065     0.764 r  display/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.225     0.989    display/counter_instance/sel0[2]
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.108     1.097 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.938     2.035    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.301     3.336 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.336    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.922ns (49.517%)  route 5.018ns (50.483%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.184    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  molt_booth/unita_operativa/AQ/temp_reg[16]/Q
                         net (fo=5, routed)           1.123     6.825    molt_booth/unita_operativa/AQ/Q[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.949 r  molt_booth/unita_operativa/AQ/cathodes_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.949    display/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.161 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835     7.995    display/counter_instance/sel0[3]
    SLICE_X1Y19          LUT4 (Prop_lut4_I2_O)        0.329     8.324 r  display/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.060    11.384    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.739    15.123 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.123    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.880ns  (logic 4.469ns (45.233%)  route 5.411ns (54.767%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.628     5.180    display/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.599 f  display/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.713     6.312    display/counter_instance/c_reg_n_0_[2]
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.324     6.636 r  display/counter_instance/anodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.698    11.334    anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    15.060 r  anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.060    anodes[6]
    K2                                                                r  anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 4.659ns (49.838%)  route 4.689ns (50.162%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.184    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  molt_booth/unita_operativa/AQ/temp_reg[16]/Q
                         net (fo=5, routed)           1.123     6.825    molt_booth/unita_operativa/AQ/Q[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.949 r  molt_booth/unita_operativa/AQ/cathodes_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.949    display/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.161 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835     7.995    display/counter_instance/sel0[3]
    SLICE_X1Y19          LUT4 (Prop_lut4_I2_O)        0.299     8.294 r  display/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.731    11.026    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    14.531 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.531    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 4.928ns (52.729%)  route 4.418ns (47.271%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.184    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  molt_booth/unita_operativa/AQ/temp_reg[16]/Q
                         net (fo=5, routed)           1.123     6.825    molt_booth/unita_operativa/AQ/Q[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.949 r  molt_booth/unita_operativa/AQ/cathodes_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.949    display/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.161 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     8.181    display/counter_instance/sel0[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.327     8.508 r  display/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.275    10.783    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.747    14.531 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.531    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 4.691ns (51.332%)  route 4.448ns (48.668%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.184    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  molt_booth/unita_operativa/AQ/temp_reg[16]/Q
                         net (fo=5, routed)           1.123     6.825    molt_booth/unita_operativa/AQ/Q[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.949 r  molt_booth/unita_operativa/AQ/cathodes_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.949    display/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.161 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.840     8.000    display/counter_instance/sel0[3]
    SLICE_X1Y19          LUT4 (Prop_lut4_I2_O)        0.299     8.299 r  display/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.485    10.785    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    14.323 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.323    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.104ns  (logic 4.689ns (51.499%)  route 4.416ns (48.501%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.184    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  molt_booth/unita_operativa/AQ/temp_reg[16]/Q
                         net (fo=5, routed)           1.123     6.825    molt_booth/unita_operativa/AQ/Q[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.949 r  molt_booth/unita_operativa/AQ/cathodes_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.949    display/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.161 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     8.178    display/counter_instance/sel0[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.299     8.477 r  display/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.275    10.753    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    14.288 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.288    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.055ns  (logic 4.901ns (54.120%)  route 4.155ns (45.880%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.184    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 f  molt_booth/unita_operativa/AQ/temp_reg[16]/Q
                         net (fo=5, routed)           1.123     6.825    molt_booth/unita_operativa/AQ/Q[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.949 f  molt_booth/unita_operativa/AQ/cathodes_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.949    display/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.161 f  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     8.178    display/counter_instance/sel0[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.327     8.505 r  display/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.014    10.519    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.720    14.239 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.239    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 4.689ns (53.935%)  route 4.005ns (46.065%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.184    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  molt_booth/unita_operativa/AQ/temp_reg[16]/Q
                         net (fo=5, routed)           1.123     6.825    molt_booth/unita_operativa/AQ/Q[16]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     6.949 r  molt_booth/unita_operativa/AQ/cathodes_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     6.949    display/counter_instance/cathodes_OBUF[2]_inst_i_1_2
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.161 r  display/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     8.181    display/counter_instance/sel0[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.299     8.480 r  display/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862    10.342    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    13.879 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.879    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 4.261ns (52.860%)  route 3.800ns (47.140%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.628     5.180    display/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     5.599 r  display/counter_instance/c_reg[2]/Q
                         net (fo=13, routed)          0.726     6.325    display/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.296     6.621 r  display/counter_instance/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.073     9.694    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.546    13.240 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.240    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 4.360ns (55.178%)  route 3.541ns (44.822%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.628     5.180    display/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  display/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.910     6.546    display/counter_instance/c_reg[1]_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.154     6.700 r  display/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.632     9.331    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.750    13.081 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.081    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.389ns (79.138%)  route 0.366ns (20.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.504    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  molt_booth/unita_operativa/AQ/temp_reg[13]/Q
                         net (fo=6, routed)           0.366     2.012    z_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.248     3.260 r  z_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.260    z[12]
    V15                                                               r  z[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.381ns (78.624%)  route 0.376ns (21.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.504    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  molt_booth/unita_operativa/AQ/temp_reg[7]/Q
                         net (fo=4, routed)           0.376     2.021    z_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.240     3.261 r  z_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.261    z[6]
    U17                                                               r  z[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.378ns (77.963%)  route 0.390ns (22.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.503    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  molt_booth/unita_operativa/AQ/temp_reg[10]/Q
                         net (fo=5, routed)           0.390     2.034    z_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.237     3.271 r  z_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.271    z[9]
    T15                                                               r  z[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.388ns (78.094%)  route 0.389ns (21.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.503    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  molt_booth/unita_operativa/AQ/temp_reg[9]/Q
                         net (fo=6, routed)           0.389     2.034    z_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.247     3.281 r  z_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.281    z[8]
    V16                                                               r  z[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.377ns (76.214%)  route 0.430ns (23.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.504    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  molt_booth/unita_operativa/AQ/temp_reg[6]/Q
                         net (fo=4, routed)           0.430     2.075    z_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.236     3.311 r  z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.311    z[5]
    V17                                                               r  z[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.375ns (75.826%)  route 0.438ns (24.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.504    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  molt_booth/unita_operativa/AQ/temp_reg[12]/Q
                         net (fo=5, routed)           0.438     2.084    z_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.318 r  z_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.318    z[11]
    T16                                                               r  z[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.379ns (75.574%)  route 0.446ns (24.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.503    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  molt_booth/unita_operativa/AQ/temp_reg[8]/Q
                         net (fo=4, routed)           0.446     2.090    z_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.238     3.328 r  z_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.328    z[7]
    U16                                                               r  z[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.412ns (75.547%)  route 0.457ns (24.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.505    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  molt_booth/unita_operativa/AQ/temp_reg[16]/Q
                         net (fo=5, routed)           0.457     2.127    z_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.248     3.375 r  z_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.375    z[15]
    V11                                                               r  z[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.377ns (72.249%)  route 0.529ns (27.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.503    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  molt_booth/unita_operativa/AQ/temp_reg[11]/Q
                         net (fo=6, routed)           0.529     2.173    z_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.236     3.409 r  z_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.409    z[10]
    U14                                                               r  z[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 molt_booth/unita_operativa/AQ/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.426ns (74.377%)  route 0.491ns (25.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.505    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  molt_booth/unita_operativa/AQ/temp_reg[15]/Q
                         net (fo=5, routed)           0.491     2.161    z_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.262     3.422 r  z_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.422    z[14]
    V12                                                               r  z[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[4]
                            (input port)
  Destination:            molt_booth/unita_operativa/molt/temp_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.597ns  (logic 1.467ns (26.216%)  route 4.130ns (73.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  y[4] (IN)
                         net (fo=0)                   0.000     0.000    y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  y_IBUF[4]_inst/O
                         net (fo=2, routed)           4.130     5.597    molt_booth/unita_operativa/molt/temp_b_reg[7]_0[4]
    SLICE_X1Y18          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.512     4.884    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.594ns (30.985%)  route 3.551ns (69.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  btnStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.945     5.146    btnStart/deb.count[31]_i_2_n_0
    SLICE_X4Y16          FDRE                                         r  btnStart/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.513     4.885    btnStart/clock_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  btnStart/deb.count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.594ns (30.985%)  route 3.551ns (69.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  btnStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.945     5.146    btnStart/deb.count[31]_i_2_n_0
    SLICE_X4Y16          FDRE                                         r  btnStart/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.513     4.885    btnStart/clock_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  btnStart/deb.count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.594ns (30.985%)  route 3.551ns (69.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  btnStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.945     5.146    btnStart/deb.count[31]_i_2_n_0
    SLICE_X4Y16          FDRE                                         r  btnStart/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.513     4.885    btnStart/clock_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  btnStart/deb.count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.594ns (30.985%)  route 3.551ns (69.015%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  btnStart/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.945     5.146    btnStart/deb.count[31]_i_2_n_0
    SLICE_X4Y16          FDRE                                         r  btnStart/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.513     4.885    btnStart/clock_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  btnStart/deb.count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.622ns (31.807%)  route 3.478ns (68.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.152     4.229 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.872     5.101    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.510     4.882    btnStart/clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.622ns (31.807%)  route 3.478ns (68.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.152     4.229 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.872     5.101    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.510     4.882    btnStart/clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.622ns (31.807%)  route 3.478ns (68.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.152     4.229 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.872     5.101    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.510     4.882    btnStart/clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.622ns (31.807%)  route 3.478ns (68.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.152     4.229 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.872     5.101    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.510     4.882    btnStart/clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  btnStart/deb.count_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btnStart/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.622ns (31.868%)  route 3.469ns (68.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=64, routed)          2.606     4.077    btnStart/reset_IBUF
    SLICE_X5Y21          LUT3 (Prop_lut3_I0_O)        0.152     4.229 r  btnStart/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.862     5.091    btnStart/deb.count[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.512     4.884    btnStart/clock_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  btnStart/deb.count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            molt_booth/unita_operativa/molt/temp_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.277ns (41.826%)  route 0.385ns (58.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  y_IBUF[5]_inst/O
                         net (fo=2, routed)           0.385     0.662    molt_booth/unita_operativa/molt/temp_b_reg[7]_0[5]
    SLICE_X1Y16          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.019    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[5]/C

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            molt_booth/unita_operativa/AQ/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.282ns (40.752%)  route 0.410ns (59.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  x_IBUF[3]_inst/O
                         net (fo=2, routed)           0.410     0.646    molt_booth/UC/x_IBUF[3]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.691 r  molt_booth/UC/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.691    molt_booth/unita_operativa/AQ/D[4]
    SLICE_X2Y19          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.858     2.016    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[4]/C

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            molt_booth/unita_operativa/molt/temp_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.244ns (35.211%)  route 0.449ns (64.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  y_IBUF[2]_inst/O
                         net (fo=2, routed)           0.449     0.693    molt_booth/unita_operativa/molt/temp_b_reg[7]_0[2]
    SLICE_X0Y17          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.018    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[2]/C

Slack:                    inf
  Source:                 y[6]
                            (input port)
  Destination:            molt_booth/unita_operativa/molt/temp_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.247ns (35.494%)  route 0.449ns (64.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  y[6] (IN)
                         net (fo=0)                   0.000     0.000    y[6]
    U11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  y_IBUF[6]_inst/O
                         net (fo=2, routed)           0.449     0.696    molt_booth/unita_operativa/molt/temp_b_reg[7]_0[6]
    SLICE_X0Y16          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.019    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[6]/C

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            molt_booth/unita_operativa/AQ/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.287ns (38.423%)  route 0.460ns (61.577%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  x_IBUF[4]_inst/O
                         net (fo=2, routed)           0.460     0.702    molt_booth/UC/x_IBUF[4]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.747 r  molt_booth/UC/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.747    molt_booth/unita_operativa/AQ/D[5]
    SLICE_X2Y19          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.858     2.016    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[5]/C

Slack:                    inf
  Source:                 x[6]
                            (input port)
  Destination:            molt_booth/unita_operativa/AQ/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.294ns (38.738%)  route 0.466ns (61.262%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[6] (IN)
                         net (fo=0)                   0.000     0.000    x[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  x_IBUF[6]_inst/O
                         net (fo=2, routed)           0.466     0.715    molt_booth/UC/x_IBUF[6]
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.045     0.760 r  molt_booth/UC/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     0.760    molt_booth/unita_operativa/AQ/D[7]
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.018    molt_booth/unita_operativa/AQ/clock_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  molt_booth/unita_operativa/AQ/temp_reg[7]/C

Slack:                    inf
  Source:                 y[7]
                            (input port)
  Destination:            molt_booth/unita_operativa/molt/temp_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.262ns (34.354%)  route 0.501ns (65.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  y[7] (IN)
                         net (fo=0)                   0.000     0.000    y[7]
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  y_IBUF[7]_inst/O
                         net (fo=2, routed)           0.501     0.763    molt_booth/unita_operativa/molt/temp_b_reg[7]_0[7]
    SLICE_X1Y16          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.019    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[7]/C

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            molt_booth/unita_operativa/molt/temp_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.249ns (30.029%)  route 0.580ns (69.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.580     0.828    molt_booth/unita_operativa/molt/temp_b_reg[7]_0[3]
    SLICE_X0Y17          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.018    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            molt_booth/unita_operativa/molt/temp_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.238ns (26.398%)  route 0.665ns (73.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=64, routed)          0.665     0.903    molt_booth/unita_operativa/molt/SR[0]
    SLICE_X1Y18          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.017    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            molt_booth/unita_operativa/molt/temp_b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.238ns (26.398%)  route 0.665ns (73.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=64, routed)          0.665     0.903    molt_booth/unita_operativa/molt/SR[0]
    SLICE_X1Y18          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.017    molt_booth/unita_operativa/molt/clock_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  molt_booth/unita_operativa/molt/temp_b_reg[1]/C





