# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do slc_3_w1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 2/logic_processor_4bit {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 2/logic_processor_4bit/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 2/logic_processor_4bit" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 2/logic_processor_4bit/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:58:57 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/Lab5provided_sp2021 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:58:57 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/Lab5provided_sp2021 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:57 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 16:58:58 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/Lab5provided_sp2021 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:58 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:58:58 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/Lab5provided_sp2021 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:58 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:58:58 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/Lab5provided_sp2021 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:58 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:58:58 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/slc_3_w1 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/tri_state_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:58 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/tri_state_mux.sv 
# -- Compiling module tri_state_mux
# 
# Top level modules:
# 	tri_state_mux
# End time: 16:58:58 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/slc_3_w1 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/MAR_MDR_modules.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:58 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/MAR_MDR_modules.sv 
# -- Compiling module MIO_mux
# -- Compiling module MDR_reg
# -- Compiling module MAR_reg
# 
# Top level modules:
# 	MIO_mux
# 	MDR_reg
# 	MAR_reg
# End time: 16:58:58 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/slc_3_w1 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/PC_modules.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:58 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/PC_modules.sv 
# -- Compiling module PC_mux
# -- Compiling module PC_reg
# 
# Top level modules:
# 	PC_mux
# 	PC_reg
# End time: 16:58:59 on Sep 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/slc_3_w1 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/IR_modules.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/IR_modules.sv 
# -- Compiling module IR_register
# 
# Top level modules:
# 	IR_register
# End time: 16:58:59 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/Lab5provided_sp2021 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:58:59 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/Lab5provided_sp2021 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:58:59 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/Lab5provided_sp2021 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 16:58:59 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/migel/Documents/Fall\ 2022/ECE\ 385/ECE\ 385\ Lab\ 5/slc_3_w1 {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:59 on Sep 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1" C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:58:59 on Sep 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:58:59 on Sep 28,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.HexDriver
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.tri_state_mux
# Loading work.MIO_mux
# Loading work.MDR_reg
# Loading work.MAR_reg
# Loading work.PC_mux
# Loading work.PC_reg
# Loading work.IR_register
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/slc3.sv(124): [PCDPC] - Port size (20) does not match connection size (16) for port 'MAR'. The port definition is at: C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/MAR_MDR_modules.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/slc3_testtop0/slc/mar_reg File: C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/MAR_MDR_modules.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/PC_modules.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/slc3_testtop0/slc/pc_mux
# ** Warning: (vsim-8315) C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/MAR_MDR_modules.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/slc3_testtop0/slc/mio_mux
do {C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/simulation/modelsim/wave.do}
restart -f; run 1000ns
# ** Warning: (vsim-3015) C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/Lab5provided_sp2021/slc3.sv(124): [PCDPC] - Port size (20) does not match connection size (16) for port 'MAR'. The port definition is at: C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/MAR_MDR_modules.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/slc3_testtop0/slc/mar_reg File: C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/MAR_MDR_modules.sv
# ** Warning: (vsim-8315) C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/PC_modules.sv(11): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/slc3_testtop0/slc/pc_mux
# ** Warning: (vsim-8315) C:/Users/migel/Documents/Fall 2022/ECE 385/ECE 385 Lab 5/slc_3_w1/MAR_MDR_modules.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/slc3_testtop0/slc/mio_mux
# End time: 10:21:02 on Sep 30,2022, Elapsed time: 41:22:03
# Errors: 0, Warnings: 6
