INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.sim/sim_1/synth/timing/CPU_Test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sim_1/new/CPU_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Test
