OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[WARNING STA-0337] port 'clk' not found.
number instances in verilog is 949
[WARNING IFP-0028] Core area lower left (10.000, 10.000) snapped to (10.070, 11.200).
[INFO IFP-0001] Added 131 rows of 973 sites.
[INFO RSZ-0026] Removed 61 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 799.67

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1529_ (positive level-sensitive latch)
Endpoint: rdata_a_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.06    0.00    0.00 ^ _1529_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _1529_/Q (DLH_X1)
     1    1.97                           mem[0][12] (net)
                  0.01    0.00    0.07 ^ _1128_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v _1128_/ZN (NAND2_X1)
     1    1.80                           _0512_ (net)
                  0.01    0.00    0.08 v _1129_/A3 (NAND3_X1)
                  0.01    0.02    0.10 ^ _1129_/ZN (NAND3_X1)
     1    0.31                           rdata_a_o[12] (net)
                  0.01    0.00    0.10 ^ rdata_a_o[12] (out)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                100.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     4   24.46                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ _0650_/A (INV_X2)
                  0.00    0.01  100.01 v _0650_/ZN (INV_X2)
     1    5.90                           _0046_ (net)
                  0.00    0.00  100.01 v _0652_/A1 (NOR2_X4)
                  0.19    0.21  100.22 ^ _0652_/ZN (NOR2_X4)
    64  154.57                           _0048_ (net)
                  0.19    0.00  100.22 ^ _0709_/A1 (NAND3_X1)
                  0.04    0.03  100.25 v _0709_/ZN (NAND3_X1)
     1    1.81                           _0105_ (net)
                  0.04    0.00  100.25 v _0710_/A2 (NAND2_X1)
                  0.02    0.03  100.28 ^ _0710_/ZN (NAND2_X1)
     1    2.01                           _0106_ (net)
                  0.02    0.00  100.28 ^ _0711_/A (INV_X1)
                  0.01    0.01  100.29 v _0711_/ZN (INV_X1)
     1    1.81                           _0107_ (net)
                  0.01    0.00  100.29 v _0712_/A2 (NAND2_X1)
                  0.01    0.02  100.31 ^ _0712_/ZN (NAND2_X1)
     1    3.60                           _0108_ (net)
                  0.01    0.00  100.31 ^ _0725_/A1 (NOR2_X2)
                  0.01    0.01  100.32 v _0725_/ZN (NOR2_X2)
     1    3.41                           _0121_ (net)
                  0.01    0.00  100.32 v _0730_/A2 (NAND3_X2)
                  0.01    0.01  100.33 ^ _0730_/ZN (NAND3_X2)
     1    0.31                           rdata_a_o[0] (net)
                  0.01    0.00  100.33 ^ rdata_a_o[0] (out)
                                100.33   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.33   data arrival time
-----------------------------------------------------------------------------
                                799.67   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[3] (in)
     4   24.46                           raddr_a_i[3] (net)
                  0.00    0.00  100.00 ^ _0650_/A (INV_X2)
                  0.00    0.01  100.01 v _0650_/ZN (INV_X2)
     1    5.90                           _0046_ (net)
                  0.00    0.00  100.01 v _0652_/A1 (NOR2_X4)
                  0.19    0.21  100.22 ^ _0652_/ZN (NOR2_X4)
    64  154.57                           _0048_ (net)
                  0.19    0.00  100.22 ^ _0709_/A1 (NAND3_X1)
                  0.04    0.03  100.25 v _0709_/ZN (NAND3_X1)
     1    1.81                           _0105_ (net)
                  0.04    0.00  100.25 v _0710_/A2 (NAND2_X1)
                  0.02    0.03  100.28 ^ _0710_/ZN (NAND2_X1)
     1    2.01                           _0106_ (net)
                  0.02    0.00  100.28 ^ _0711_/A (INV_X1)
                  0.01    0.01  100.29 v _0711_/ZN (INV_X1)
     1    1.81                           _0107_ (net)
                  0.01    0.00  100.29 v _0712_/A2 (NAND2_X1)
                  0.01    0.02  100.31 ^ _0712_/ZN (NAND2_X1)
     1    3.60                           _0108_ (net)
                  0.01    0.00  100.31 ^ _0725_/A1 (NOR2_X2)
                  0.01    0.01  100.32 v _0725_/ZN (NOR2_X2)
     1    3.41                           _0121_ (net)
                  0.01    0.00  100.32 v _0730_/A2 (NAND3_X2)
                  0.01    0.01  100.33 ^ _0730_/ZN (NAND3_X2)
     1    0.31                           rdata_a_o[0] (net)
                  0.01    0.00  100.33 ^ rdata_a_o[0] (out)
                                100.33   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.33   data arrival time
-----------------------------------------------------------------------------
                                799.67   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.88e-07   6.92e-08   9.40e-06   9.66e-06  43.0%
Combinational          9.71e-08   1.61e-07   1.26e-05   1.28e-05  57.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.85e-07   2.30e-07   2.20e-05   2.25e-05 100.0%
                           1.3%       1.0%      97.7%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 1406 u^2 4% utilization.
Core area = 135620632000

Elapsed time: 0:00.45[h:]min:sec. CPU time: user 0.42 sys 0.03 (99%). Peak memory: 95860KB.
