{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647381811697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647381811701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 16:03:31 2022 " "Processing started: Tue Mar 15 16:03:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647381811701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381811701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_design -c filter_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_design -c filter_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381811701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647381812261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647381812261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EE465_filter_test.qxp 1 1 " "Found 1 design units, including 1 entities, in source file EE465_filter_test.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 EE465_filter_test " "Found entity 1: EE465_filter_test" {  } { { "EE465_filter_test.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/EE465_filter_test.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_TB " "Found entity 1: filter_TB" {  } { { "filter_TB.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(74) " "Verilog HDL information at pulse_shape.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(118) " "Verilog HDL information at pulse_shape.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pulse_shape.v(174) " "Verilog HDL information at pulse_shape.v(174): always construct contains both blocking and non-blocking assignments" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_shape.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_shape.v" { { "Info" "ISGN_ENTITY_NAME" "1 GSPS_filt " "Found entity 1: GSPS_filt" {  } { { "pulse_shape.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/pulse_shape.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en " "Found entity 1: clk_en" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/clk_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_design.v 1 1 " "Found 1 design units, including 1 entities, in source file filter_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_design " "Found entity 1: filter_design" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821050 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "GSM.v " "Can't analyze file -- file GSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1647381821050 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PPS.v " "Can't analyze file -- file PPS.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1647381821051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee465_gold_standard_srrc.v 1 1 " "Found 1 design units, including 1 entities, in source file ee465_gold_standard_srrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ee465_gold_standard_srrc " "Found entity 1: ee465_gold_standard_srrc" {  } { { "ee465_gold_standard_srrc.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/ee465_gold_standard_srrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(63) " "Verilog HDL information at PPS_filt.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821066 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(73) " "Verilog HDL information at PPS_filt.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(111) " "Verilog HDL information at PPS_filt.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(129) " "Verilog HDL information at PPS_filt.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(145) " "Verilog HDL information at PPS_filt.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(157) " "Verilog HDL information at PPS_filt.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(169) " "Verilog HDL information at PPS_filt.v(169): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 169 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(181) " "Verilog HDL information at PPS_filt.v(181): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 181 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt.v(196) " "Verilog HDL information at PPS_filt.v(196): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPS_filt.v 1 1 " "Found 1 design units, including 1 entities, in source file PPS_filt.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt " "Found entity 1: PPS_filt" {  } { { "PPS_filt.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(74) " "Verilog HDL information at PPSBAD.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821078 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(123) " "Verilog HDL information at PPSBAD.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPSBAD.v(176) " "Verilog HDL information at PPSBAD.v(176): always construct contains both blocking and non-blocking assignments" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 176 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPSBAD.v 1 1 " "Found 1 design units, including 1 entities, in source file PPSBAD.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt_BAD " "Found entity 1: PPS_filt_BAD" {  } { { "PPSBAD.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPSBAD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_err.v 3 3 " "Found 3 design units, including 3 entities, in source file avg_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_err_squared " "Found entity 1: avg_err_squared" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_err.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821093 ""} { "Info" "ISGN_ENTITY_NAME" "2 avg_err " "Found entity 2: avg_err" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_err.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821093 ""} { "Info" "ISGN_ENTITY_NAME" "3 avg_err_squared_55 " "Found entity 3: avg_err_squared_55" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_err.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file avg_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_mag " "Found entity 1: avg_mag" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 2 2 " "Found 2 design units, including 2 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_in " "Found entity 1: mapper_in" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821109 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapper_ref " "Found entity 2: mapper_ref" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/mapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821115 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(63) " "Verilog HDL information at GSM_noMult.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(112) " "Verilog HDL information at GSM_noMult.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(127) " "Verilog HDL information at GSM_noMult.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(138) " "Verilog HDL information at GSM_noMult.v(138): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(149) " "Verilog HDL information at GSM_noMult.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(160) " "Verilog HDL information at GSM_noMult.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GSM_noMult.v(175) " "Verilog HDL information at GSM_noMult.v(175): always construct contains both blocking and non-blocking assignments" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 175 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GSM_noMult.v 1 1 " "Found 1 design units, including 1 entities, in source file GSM_noMult.v" { { "Info" "ISGN_ENTITY_NAME" "1 GSM_noMult " "Found entity 1: GSM_noMult" {  } { { "GSM_noMult.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/GSM_noMult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(63) " "Verilog HDL information at PPS_filt_101.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(114) " "Verilog HDL information at PPS_filt_101.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(132) " "Verilog HDL information at PPS_filt_101.v(132): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(147) " "Verilog HDL information at PPS_filt_101.v(147): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 147 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(158) " "Verilog HDL information at PPS_filt_101.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(175) " "Verilog HDL information at PPS_filt_101.v(175): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 175 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(191) " "Verilog HDL information at PPS_filt_101.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPS_filt_101.v(204) " "Verilog HDL information at PPS_filt_101.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647381821130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PPS_filt_101.v 1 1 " "Found 1 design units, including 1 entities, in source file PPS_filt_101.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPS_filt_101 " "Found entity 1: PPS_filt_101" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381821132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381821132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sym_clk_en filter_design.v(161) " "Verilog HDL Implicit Net warning at filter_design.v(161): created implicit net for \"sym_clk_en\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381821133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cycle filter_design.v(162) " "Verilog HDL Implicit Net warning at filter_design.v(162): created implicit net for \"cycle\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381821133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset filter_design.v(164) " "Verilog HDL Implicit Net warning at filter_design.v(164): created implicit net for \"reset\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381821133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error filter_design.v(173) " "Verilog HDL Implicit Net warning at filter_design.v(173): created implicit net for \"error\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381821133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "filter_design " "Elaborating entity \"filter_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647381821382 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B filter_design.v(34) " "Verilog HDL or VHDL warning at filter_design.v(34): object \"registered_ADC_B\" assigned a value but never read" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647381821383 "|filter_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EE465_filter_test EE465_filter_test:SRRC_test " "Elaborating entity \"EE465_filter_test\" for hierarchy \"EE465_filter_test:SRRC_test\"" {  } { { "filter_design.v" "SRRC_test" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381821408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPS_filt_101 PPS_filt_101:DUT " "Elaborating entity \"PPS_filt_101\" for hierarchy \"PPS_filt_101:DUT\"" {  } { { "filter_design.v" "DUT" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381821513 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mult_out PPS_filt_101.v(40) " "Verilog HDL warning at PPS_filt_101.v(40): initial value for variable mult_out should be constant" {  } { { "PPS_filt_101.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/PPS_filt_101.v" 40 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1647381821540 "|filter_design|PPS_filt_101:DUT"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Hsys " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Hsys\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1647381828896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer slicer:DECIDER " "Elaborating entity \"slicer\" for hierarchy \"slicer:DECIDER\"" {  } { { "filter_design.v" "DECIDER" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381829302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_ref mapper_ref:MAP_CMP " "Elaborating entity \"mapper_ref\" for hierarchy \"mapper_ref:MAP_CMP\"" {  } { { "filter_design.v" "MAP_CMP" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381829322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_mag avg_mag:AVG_MAG_DV " "Elaborating entity \"avg_mag\" for hierarchy \"avg_mag:AVG_MAG_DV\"" {  } { { "filter_design.v" "AVG_MAG_DV" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381829343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err_squared_55 avg_err_squared_55:AVG_ER_SQR " "Elaborating entity \"avg_err_squared_55\" for hierarchy \"avg_err_squared_55:AVG_ER_SQR\"" {  } { { "filter_design.v" "AVG_ER_SQR" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381829379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err avg_err:AVG_ER " "Elaborating entity \"avg_err\" for hierarchy \"avg_err:AVG_ER\"" {  } { { "filter_design.v" "AVG_ER" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381829428 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647381830342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sym_clk_en " "Net \"sym_clk_en\" is missing source, defaulting to GND" {  } { { "filter_design.v" "sym_clk_en" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cycle " "Net \"cycle\" is missing source, defaulting to GND" {  } { { "filter_design.v" "cycle" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "filter_design.v" "reset" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647381830342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sym_clk_en " "Net \"sym_clk_en\" is missing source, defaulting to GND" {  } { { "filter_design.v" "sym_clk_en" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cycle " "Net \"cycle\" is missing source, defaulting to GND" {  } { { "filter_design.v" "cycle" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "filter_design.v" "reset" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830343 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647381830343 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sym_clk_en " "Net \"sym_clk_en\" is missing source, defaulting to GND" {  } { { "filter_design.v" "sym_clk_en" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cycle " "Net \"cycle\" is missing source, defaulting to GND" {  } { { "filter_design.v" "cycle" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "filter_design.v" "reset" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[17\] " "Net \"dec_var\[17\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[16\] " "Net \"dec_var\[16\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[15\] " "Net \"dec_var\[15\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[14\] " "Net \"dec_var\[14\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[13\] " "Net \"dec_var\[13\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[12\] " "Net \"dec_var\[12\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[11\] " "Net \"dec_var\[11\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[10\] " "Net \"dec_var\[10\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[9\] " "Net \"dec_var\[9\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[8\] " "Net \"dec_var\[8\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[7\] " "Net \"dec_var\[7\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[6\] " "Net \"dec_var\[6\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[5\] " "Net \"dec_var\[5\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[4\] " "Net \"dec_var\[4\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[3\] " "Net \"dec_var\[3\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[2\] " "Net \"dec_var\[2\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[1\] " "Net \"dec_var\[1\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[0\] " "Net \"dec_var\[0\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830344 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647381830344 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sym_clk_en " "Net \"sym_clk_en\" is missing source, defaulting to GND" {  } { { "filter_design.v" "sym_clk_en" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cycle " "Net \"cycle\" is missing source, defaulting to GND" {  } { { "filter_design.v" "cycle" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "filter_design.v" "reset" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[17\] " "Net \"dec_var\[17\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[16\] " "Net \"dec_var\[16\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[15\] " "Net \"dec_var\[15\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[14\] " "Net \"dec_var\[14\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[13\] " "Net \"dec_var\[13\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[12\] " "Net \"dec_var\[12\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[11\] " "Net \"dec_var\[11\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[10\] " "Net \"dec_var\[10\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[9\] " "Net \"dec_var\[9\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[8\] " "Net \"dec_var\[8\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[7\] " "Net \"dec_var\[7\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[6\] " "Net \"dec_var\[6\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[5\] " "Net \"dec_var\[5\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[4\] " "Net \"dec_var\[4\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[3\] " "Net \"dec_var\[3\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[2\] " "Net \"dec_var\[2\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[1\] " "Net \"dec_var\[1\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[0\] " "Net \"dec_var\[0\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830348 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647381830348 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sym_clk_en " "Net \"sym_clk_en\" is missing source, defaulting to GND" {  } { { "filter_design.v" "sym_clk_en" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 161 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cycle " "Net \"cycle\" is missing source, defaulting to GND" {  } { { "filter_design.v" "cycle" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "filter_design.v" "reset" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "error " "Net \"error\" is missing source, defaulting to GND" {  } { { "filter_design.v" "error" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 173 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[17\] " "Net \"dec_var\[17\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[16\] " "Net \"dec_var\[16\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[15\] " "Net \"dec_var\[15\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[14\] " "Net \"dec_var\[14\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[13\] " "Net \"dec_var\[13\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[12\] " "Net \"dec_var\[12\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[11\] " "Net \"dec_var\[11\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[10\] " "Net \"dec_var\[10\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[9\] " "Net \"dec_var\[9\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[8\] " "Net \"dec_var\[8\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[7\] " "Net \"dec_var\[7\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[6\] " "Net \"dec_var\[6\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[5\] " "Net \"dec_var\[5\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[4\] " "Net \"dec_var\[4\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[3\] " "Net \"dec_var\[3\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[2\] " "Net \"dec_var\[2\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[1\] " "Net \"dec_var\[1\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dec_var\[0\] " "Net \"dec_var\[0\]\" is missing source, defaulting to GND" {  } { { "filter_design.v" "dec_var\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1647381830353 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1647381830353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4624.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4624.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4624 " "Found entity 1: altsyncram_4624" {  } { { "db/altsyncram_4624.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/altsyncram_4624.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381833001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381833001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381833252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381833252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381833367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381833367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ngi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ngi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ngi " "Found entity 1: cntr_ngi" {  } { { "db/cntr_ngi.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cntr_ngi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381833518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381833518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381833590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381833590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381833681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381833681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381833844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381833844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381833906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381833906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381834009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381834009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381834079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381834079 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381834892 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647381835137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.15.16:03:58 Progress: Loading sld9d03860e/alt_sld_fab_wrapper_hw.tcl " "2022.03.15.16:03:58 Progress: Loading sld9d03860e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381838796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381841142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381841297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381842551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381842725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381842892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381843070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381843074 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381843077 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647381843734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9d03860e/alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381844095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381844095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381844193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381844193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381844196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381844196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381844339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381844339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381844496 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381844496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381844496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/db/ip/sld9d03860e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647381844636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381844636 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[17\] " "Synthesized away node \"dec_var\[17\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[16\] " "Synthesized away node \"dec_var\[16\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[15\] " "Synthesized away node \"dec_var\[15\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[14\] " "Synthesized away node \"dec_var\[14\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[13\] " "Synthesized away node \"dec_var\[13\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[12\] " "Synthesized away node \"dec_var\[12\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[11\] " "Synthesized away node \"dec_var\[11\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[10\] " "Synthesized away node \"dec_var\[10\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[9\] " "Synthesized away node \"dec_var\[9\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[8\] " "Synthesized away node \"dec_var\[8\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[7\] " "Synthesized away node \"dec_var\[7\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[6\] " "Synthesized away node \"dec_var\[6\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[5\] " "Synthesized away node \"dec_var\[5\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[4\] " "Synthesized away node \"dec_var\[4\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[3\] " "Synthesized away node \"dec_var\[3\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[2\] " "Synthesized away node \"dec_var\[2\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[1\] " "Synthesized away node \"dec_var\[1\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dec_var\[0\] " "Synthesized away node \"dec_var\[0\]\"" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 139 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|dec_var[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[17\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[17\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[16\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[16\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[15\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[15\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[14\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[14\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[13\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[13\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[12\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[12\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[11\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[11\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[10\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[10\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[9\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[9\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[8\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[8\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[7\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[7\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[6\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[6\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[5\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[5\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[4\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[4\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[3\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[3\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[2\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[2\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[1\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[1\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avg_mag:AVG_MAG_DV\|abs\[0\] " "Synthesized away node \"avg_mag:AVG_MAG_DV\|abs\[0\]\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/avg_mag.v" 10 -1 0 } } { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381846048 "|filter_design|avg_mag:AVG_MAG_DV|abs[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1647381846048 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1647381846048 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1647381846119 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647381855834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647381861491 "|filter_design|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647381861491 "|filter_design|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "filter_design.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/3Deliverable/filter_design.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647381861491 "|filter_design|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647381861491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381861934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/3Deliverable/output_files/filter_design.map.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/3Deliverable/output_files/filter_design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381868916 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 149 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 149 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1647381871630 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "118 " "Attempting to remove 118 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[0\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[0\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[1\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[2\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[2\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[3\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[3\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[4\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[4\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[5\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[5\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[6\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[6\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[7\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[7\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[8\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[8\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[9\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[9\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[10\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[10\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[11\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[11\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[12\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[12\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[13\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[13\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[14\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[14\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[15\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[15\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[16\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[16\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[16\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[17\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[17\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|input_to_filter_1s17\[17\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|input_to_filter_1s17\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|lfsr_value\[0\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|lfsr_value\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|lfsr_value\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|lfsr_value\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|lfsr_value\[1\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|lfsr_value\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|lfsr_value\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|lfsr_value\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|symbol_clk_ena~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|symbol_clk_ena~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|symbol_clk_ena " "Removed I/O cell \"EE465_filter_test:SRRC_test\|symbol_clk_ena\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|sample_clk_ena~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|sample_clk_ena~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|sample_clk_ena " "Removed I/O cell \"EE465_filter_test:SRRC_test\|sample_clk_ena\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|system_clk~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|system_clk~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|system_clk " "Removed I/O cell \"EE465_filter_test:SRRC_test\|system_clk\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[0\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[1\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[2\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[2\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[3\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[3\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[4\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[4\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[5\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[5\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[6\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[6\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[7\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[7\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[8\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[8\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[9\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[9\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[10\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[10\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[11\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[11\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[12\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[12\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[13\]~output " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_to_DAC\[13\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_to_DAC\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[2\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[2\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[0\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[0\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[1\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|filter_input_scale\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|filter_input_scale\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|reset~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|reset~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|reset " "Removed I/O cell \"EE465_filter_test:SRRC_test\|reset\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[3\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[3\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[2\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[2\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[1\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[1\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[4\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[4\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[5\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[5\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[6\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[6\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[7\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[7\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[8\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[8\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[9\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[9\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[10\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[10\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[11\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[11\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[12\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[12\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[13\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[13\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[14\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[14\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[15\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[15\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[16\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[16\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[16\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[16\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[17\]~input " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[17\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "EE465_filter_test:SRRC_test\|output_from_filter_1s17\[17\] " "Removed I/O cell \"EE465_filter_test:SRRC_test\|output_from_filter_1s17\[17\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647381871784 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1647381871784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647381872247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647381872247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13835 " "Implemented 13835 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647381874205 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647381874205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13576 " "Implemented 13576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647381874205 ""} { "Info" "ICUT_CUT_TM_RAMS" "126 " "Implemented 126 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647381874205 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647381874205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647381874205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647381874397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 16:04:34 2022 " "Processing ended: Tue Mar 15 16:04:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647381874397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647381874397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647381874397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647381874397 ""}
