#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan 24 14:39:12 2021
# Process ID: 7056
# Current directory: C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1712 C:\Users\Alexander\Documents\Master_Embedded\SoC_Lab\Run-Time-Power-Monitoring\vivado\PowerMonitoring\PowerMonitoring.xpr
# Log file: C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/vivado.log
# Journal file: C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/IP/managed_ip_project/managed_ip_project.xpr
ipx::edit_ip_in_project -upgrade true -name PowerMonitoringIP_v1_0_project -directory C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/IP/managed_ip_project/managed_ip_project.tmp/PowerMonitoringIP_v1_0_project c:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/IP/ip_repo/PowerMonitoringIP_1.0/component.xml
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/IP/ip_repo/PowerMonitoringIP_1.0/component.xml
close_project
close_project
open_project C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_PowerMonitoringIP_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells PowerMonitoringIP_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PowerMonitoringIP:1.0 PowerMonitoringIP_0
endgroup
set_property location {3.5 939 -72} [get_bd_cells PowerMonitoringIP_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins PowerMonitoringIP_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins PowerMonitoringIP_0/s00_axi_aclk]
validate_bd_design
assign_bd_address [get_bd_addr_segs {PowerMonitoringIP_0/S00_AXI/S00_AXI_reg }]
validate_bd_design
make_wrapper -files [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_PowerMonitoringIP_0_2] }
export_ip_user_files -of_objects [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_auto_pc_0_synth_1 design_1_PowerMonitoringIP_0_2_synth_1}
export_simulation -of_objects [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files -ipstatic_source_dir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/modelsim} {questa=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/questa} {riviera=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/riviera} {activehdl=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells PowerMonitoringIP_0]
save_bd_design
reset_run synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
close_project
create_project managed_ip_project C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/IP/managed_ip_project -part xc7z020clg484-1 -ip
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
set_property target_simulator XSim [current_project]
close_project
open_project C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user PowerMonitoringIP 1.0 -dir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PowerMonitoringIP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:PowerMonitoringIP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PowerMonitoringIP:1.0]
set_property  ip_repo_paths  {C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/../ip_repo/PowerMonitoringIP_1.0 C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/IP/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PowerMonitoringIP_v1_0 -directory C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/../ip_repo c:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/ip_repo/PowerMonitoringIP_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/ac.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/rtpm_pkg.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/top.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/fxd_arith_pkg.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/sp_ram.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/calc.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/ip_repo/PowerMonitoringIP_1.0
open_bd_design {C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PowerMonitoringIP:1.0 PowerMonitoringIP_0
endgroup
set_property location {3.5 915 -71} [get_bd_cells PowerMonitoringIP_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins PowerMonitoringIP_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins PowerMonitoringIP_0/s00_axi_aclk]
assign_bd_address [get_bd_addr_segs {PowerMonitoringIP_0/S00_AXI/S00_AXI_reg }]
validate_bd_design
make_wrapper -files [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_processing_system7_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { [ delete_ip_run [get_ips -all design_1_rst_ps7_0_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_PowerMonitoringIP_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_PowerMonitoringIP_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files -ipstatic_source_dir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/modelsim} {questa=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/questa} {riviera=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/riviera} {activehdl=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:PowerMonitoringIP:1.0 [get_ips  design_1_PowerMonitoringIP_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_PowerMonitoringIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_PowerMonitoringIP_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_PowerMonitoringIP_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files -ipstatic_source_dir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/modelsim} {questa=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/questa} {riviera=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/riviera} {activehdl=C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells PowerMonitoringIP_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
create_peripheral xilinx.com user PowerMonitoringIP 1.0 -dir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PowerMonitoringIP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:PowerMonitoringIP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PowerMonitoringIP:1.0]
set_property  ip_repo_paths  {C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/../ip_repo/PowerMonitoringIP_1.0 C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/ip_repo/PowerMonitoringIP_1.0 C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/IP/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PowerMonitoringIP_v1_0 -directory C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/../ip_repo c:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/ip_repo/PowerMonitoringIP_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/ip_repo/PowerMonitoringIP_1.0/src {C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/ac.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/rtpm_pkg.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/top.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/fxd_arith_pkg.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/sp_ram.vhd C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/src/calc.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/ip_repo/PowerMonitoringIP_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PowerMonitoringIP:1.0 PowerMonitoringIP_0
endgroup
set_property location {3.5 904 -66} [get_bd_cells PowerMonitoringIP_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins PowerMonitoringIP_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins PowerMonitoringIP_0/s00_axi_aclk]
assign_bd_address [get_bd_addr_segs {PowerMonitoringIP_0/S00_AXI/S00_AXI_reg }]
validate_bd_design
make_wrapper -files [get_files C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.sdk
file copy -force C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.runs/impl_1/design_1_wrapper.sysdef C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.sdk -hwspec C:/Users/Alexander/Documents/Master_Embedded/SoC_Lab/Run-Time-Power-Monitoring/vivado/PowerMonitoring/PowerMonitoring.sdk/design_1_wrapper.hdf
