{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540351202894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540351202894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 23:20:02 2018 " "Processing started: Tue Oct 23 23:20:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540351202894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351202894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351202894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540351203689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540351203689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 7 7 " "Found 7 design units, including 7 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 letterMux " "Found entity 1: letterMux" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351217611 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftRegister " "Found entity 2: shiftRegister" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351217611 ""} { "Info" "ISGN_ENTITY_NAME" "3 subcircuit " "Found entity 3: subcircuit" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351217611 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1 " "Found entity 4: mux2to1" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351217611 ""} { "Info" "ISGN_ENTITY_NAME" "5 Register " "Found entity 5: Register" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351217611 ""} { "Info" "ISGN_ENTITY_NAME" "6 rateDivideCount " "Found entity 6: rateDivideCount" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351217611 ""} { "Info" "ISGN_ENTITY_NAME" "7 part3 " "Found entity 7: part3" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540351217611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351217611 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part3.v(287) " "Verilog HDL Instantiation warning at part3.v(287): instance has no name" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 287 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1540351217611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540351217663 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] part3.v(269) " "Output port \"LEDR\[1\]\" at part3.v(269) has no driver" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540351217726 "|part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letterMux letterMux:unit1 " "Elaborating entity \"letterMux\" for hierarchy \"letterMux:unit1\"" {  } { { "part3.v" "unit1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540351217866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rateDivideCount rateDivideCount:comb_3 " "Elaborating entity \"rateDivideCount\" for hierarchy \"rateDivideCount:comb_3\"" {  } { { "part3.v" "comb_3" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540351217913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part3.v(237) " "Verilog HDL assignment warning at part3.v(237): truncated value with size 32 to match size of target (26)" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540351217913 "|part3|rateDivideCount:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister shiftRegister:unit2 " "Elaborating entity \"shiftRegister\" for hierarchy \"shiftRegister:unit2\"" {  } { { "part3.v" "unit2" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540351218001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subcircuit shiftRegister:unit2\|subcircuit:unit1 " "Elaborating entity \"subcircuit\" for hierarchy \"shiftRegister:unit2\|subcircuit:unit1\"" {  } { { "part3.v" "unit1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540351218035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 shiftRegister:unit2\|subcircuit:unit1\|mux2to1:m2 " "Elaborating entity \"mux2to1\" for hierarchy \"shiftRegister:unit2\|subcircuit:unit1\|mux2to1:m2\"" {  } { { "part3.v" "m2" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540351218050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register shiftRegister:unit2\|subcircuit:unit1\|Register:r1 " "Elaborating entity \"Register\" for hierarchy \"shiftRegister:unit2\|subcircuit:unit1\|Register:r1\"" {  } { { "part3.v" "r1" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540351218066 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/Prerna/Desktop/CAD/Lab5/part 3/part3.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540351219383 "|part3|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540351219383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540351219534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540351220493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540351220493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540351222741 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540351222741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540351222741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540351222741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540351222773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 23:20:22 2018 " "Processing ended: Tue Oct 23 23:20:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540351222773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540351222773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540351222773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540351222773 ""}
