// Seed: 3919280890
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    output supply1 id_4
);
  always @(-1 or negedge -1) begin : LABEL_0
    $signed(23);
    ;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wire id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5,
    output logic id_6
);
  always @(posedge -1'b0) begin : LABEL_0
    id_6 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
