// Seed: 1197951409
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wor id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wire id_5
);
  wire id_7;
  parameter id_8 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output tri id_2,
    output wire id_3,
    input wire id_4,
    input tri1 id_5,
    output logic id_6,
    output logic id_7,
    output supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15
);
  always begin : LABEL_0
    id_7 <= -1;
    id_6 = id_12;
  end
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
