---
ASIZE: 2048
COUNT: 1
DESCRIPTION: FIB register file
NAME: FIBREG_AN
PARENTNAME: FIB_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: fibreg_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: fibreg_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: fibreg_timeout_clr
    TEST_ATTR: 1
  - ATTR: 4
    DESCRIPTION: WU Credit Status
    FLDLST:
      - ATTR: 4
        DESCRIPTION: ''
        NAME: WU_TGH_AVAIL
        WIDTH: 4
      - ATTR: 4
        DESCRIPTION: ''
        NAME: WU_TGL_AVAIL
        WIDTH: 4
      - ATTR: 4
        DESCRIPTION: ''
        NAME: WU_TUH_AVAIL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: ''
        NAME: WU_TUL_AVAIL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: ''
        NAME: SNU_TX_AVAIL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: ''
        NAME: NM_TX_AVAIL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: ''
        NAME: WU_RX_LEVEL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: ''
        NAME: SN_RX_LEVEL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: ''
        NAME: NM_RX_LEVEL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: ''
        NAME: TIMER_LEVEL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: ''
        NAME: SNG_TX_AVAIL
        WIDTH: 3
      - ATTR: 4
        DESCRIPTION: 'Set core credit overlowed - credits leaked'
        NAME: CORE_CRD_OVFL
        WIDTH: 1
      - ATTR: 4
        DESCRIPTION: Read only returns current core prefetched WU credits
        NAME: CORE_CRD
        WIDTH: 8
      - ATTR: 4
        DESCRIPTION: ''
        NAME: WU_ACTUAL_CRD
        WIDTH: 8
      - ATTR: 4
        DESCRIPTION: ''
        NAME: WU_CRD
        WIDTH: 8
      - ATTR: 4
        DESCRIPTION: ''
        NAME: RSVD0
        WIDTH: 1
      - ATTR: 4
        DESCRIPTION: ''
        NAME: SET_GATE
        WIDTH: 3
    NAME: CRD_STATUS
    WIDTH: 64
  - ATTR: 4
    DESCRIPTION: WU Credit Control Register
    FLDLST:
      - ATTR: 4
        DESCRIPTION: VP0 Max Threshold
        NAME: VP0_MAX_THR
        WIDTH: 6
      - ATTR: 4
        DESCRIPTION: VP1 Max Threshold
        NAME: VP1_MAX_THR
        WIDTH: 6
      - ATTR: 4
        DESCRIPTION: VP2 Max Threshold
        NAME: VP2_MAX_THR
        WIDTH: 6
      - ATTR: 4
        DESCRIPTION: VP3 Max Threshold
        NAME: VP3_MAX_THR
        WIDTH: 6
      - ATTR: 4
        DESCRIPTION: Core Dry Wait Timer Count
        NAME: CORE_DRY_WAIT_TIMER_CNT
        WIDTH: 8
      - ATTR: 4
        DESCRIPTION: Core Slave Allocation Dry Threshold
        NAME: CORE_SLV_ALLOC_DRY_THR
        WIDTH: 8
      - ATTR: 4
        DESCRIPTION: Core Deallocation Threshold
        NAME: CORE_DEALLOC_THR
        WIDTH: 8
      - ATTR: 4
        DESCRIPTION: Core Average Threshold
        NAME: CORE_AVERAGE_THR
        WIDTH: 8
      - ATTR: 4
        DESCRIPTION: Core Allocation Threshold
        NAME: CORE_ALLOC_THR
        WIDTH: 8
    NAME: WU_CDT_CTL
    WIDTH: 64
XASIZE: 2048
