////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : test_ff.vf
// /___/   /\     Timestamp : 06/04/2020 15:21:17
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family artix7 -verilog C:/EV-20-Grupo2/JoinTest/test_ff.vf -w C:/EV-20-Grupo2/JoinTest/test_ff.sch
//Design Name: test_ff
//Device: artix7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module FD16CE_HXILINX_test_ff(Q, C, CE, CLR, D);

   
   output [15:0]      Q;

   input 	      C;	
   input 	      CE;	
   input 	      CLR;	
   input  [15:0]      D;
   
   reg    [15:0]      Q;
   
   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  Q <= 16'b0000_0000_0000_0000;
	else if (CE)
          Q <= D;
     end
   
   
endmodule
`timescale 1ns / 1ps

module test_ff(ChipEnable, 
               clk_signal, 
               clr_signal, 
               in_signal, 
               out_signal);

    input ChipEnable;
    input clk_signal;
    input clr_signal;
    input [15:0] in_signal;
   output [15:0] out_signal;
   
   
   (* HU_SET = "XLXI_1_0" *) 
   FD16CE_HXILINX_test_ff  XLXI_1 (.C(clk_signal), 
                                  .CE(ChipEnable), 
                                  .CLR(clr_signal), 
                                  .D(in_signal[15:0]), 
                                  .Q(out_signal[15:0]));
endmodule
