<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EZR32 CMSIS: DMA_TypeDef Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>DMA_TypeDef Struct Reference<br>
<small>
[<a class="el" href="group__EZR32LG__DMA.html">EZR32LG_DMA</a>]</small>
</h1><!-- doxytag: class="DMA_TypeDef" --><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#0b1748bf18fe994ec254ebc2ce8935b0">STATUS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#671e73936e843331a2841e63071e0993">CONFIG</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#8abbbf0930f199ff7cc3b8e573790e87">CTRLBASE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#08321ce3e2d7ce476c8619ee6821f70f">ALTCTRLBASE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#28d74f20c3587adac43438e315ee9902">CHWAITSTATUS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#1a16544638da9657a9bb1b9acbcf3b06">CHSWREQ</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#bf102f6812fa3f670cf66fa9a8edd43d">CHUSEBURSTS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#0863b888612898fe809ffd31464b61c4">CHUSEBURSTC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#6769dc9f9f76da7deca6f39f3ed8fbed">CHREQMASKS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#3c6f40f8b82eb015fce79962796a2dda">CHREQMASKC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#485bf4d85692cb5084450fc1946bc2da">CHENS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#5caefb606f5c0ec0d6d7e1d2f5dfd995">CHENC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#6604af20e4307bdd45784280c058205e">CHALTS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#abd156ec170de15d6e64f7f372426836">CHALTC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#c61d4354c3a2b25f4d188e901a57e1f7">CHPRIS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#a4c096e632b7d58cbf50eccdac302946">CHPRIC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#1622b91ebfd69be383360107c14cb6f4">RESERVED0</a> [3]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#049f4462ad6f45bed99d47262d884cb3">ERRORC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#5546952e994db18a49fe388c41c3f2ce">RESERVED1</a> [880]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#3828b9cd0781bc1f89324556d9ab8c4d">CHREQSTATUS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#6e5e3483f7c2798826fc7760e7c9ed8b">RESERVED2</a> [1]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#a4d218207af8c1a156230e7042d6c9ee">CHSREQSTATUS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#47987d3eb15552c1ef3e9798748f0f5d">RESERVED3</a> [121]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#a8b43d7810ce6a3d8a3c7131c1ad5350">IF</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#c42dcc9e811d5354edf15248019b1caf">IFS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#19896bb95955d8c1ff949c213dc2652e">IFC</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#1b01bd07cd755cd032dd59cd65235b8e">IEN</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#bdf2b1ccf90be731cdc2094bbbc766cc">CTRL</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#4f6fbee97b3cacb151b18245ecfaaeee">RDS</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#13979cf78ba0169ce2c276ae84ecea42">RESERVED4</a> [2]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#c9098787a0834eb35053baf6241d585b">LOOP0</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#e37dc81a2729ab1ce7d4e496cbaac854">LOOP1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#c16c5a2b3e2a3641a35deb5bd707d92f">RESERVED5</a> [14]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#9ba2aee01b987bc1b11be001424ea274">RECT0</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#a38236568a86af3d63e6bd766fe1fa3c">RESERVED6</a> [39]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structDMA__CH__TypeDef.html">DMA_CH_TypeDef</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html#a6d1a48655743464bcbb8102d92d0b8b">CH</a> [12]</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>

<p>

<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00037">37</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="08321ce3e2d7ce476c8619ee6821f70f"></a><!-- doxytag: member="DMA_TypeDef::ALTCTRLBASE" ref="08321ce3e2d7ce476c8619ee6821f70f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structDMA__TypeDef.html#08321ce3e2d7ce476c8619ee6821f70f">DMA_TypeDef::ALTCTRLBASE</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Alternate Control Data Base Pointer Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00042">42</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="a6d1a48655743464bcbb8102d92d0b8b"></a><!-- doxytag: member="DMA_TypeDef::CH" ref="a6d1a48655743464bcbb8102d92d0b8b" args="[12]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structDMA__CH__TypeDef.html">DMA_CH_TypeDef</a> <a class="el" href="structDMA__TypeDef.html#a6d1a48655743464bcbb8102d92d0b8b">DMA_TypeDef::CH</a>[12]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel registers 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00078">78</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="abd156ec170de15d6e64f7f372426836"></a><!-- doxytag: member="DMA_TypeDef::CHALTC" ref="abd156ec170de15d6e64f7f372426836" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="structDMA__TypeDef.html#abd156ec170de15d6e64f7f372426836">DMA_TypeDef::CHALTC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Alternate Clear Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00052">52</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="6604af20e4307bdd45784280c058205e"></a><!-- doxytag: member="DMA_TypeDef::CHALTS" ref="6604af20e4307bdd45784280c058205e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#6604af20e4307bdd45784280c058205e">DMA_TypeDef::CHALTS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Alternate Set Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00051">51</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="5caefb606f5c0ec0d6d7e1d2f5dfd995"></a><!-- doxytag: member="DMA_TypeDef::CHENC" ref="5caefb606f5c0ec0d6d7e1d2f5dfd995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="structDMA__TypeDef.html#5caefb606f5c0ec0d6d7e1d2f5dfd995">DMA_TypeDef::CHENC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Enable Clear Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00050">50</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="485bf4d85692cb5084450fc1946bc2da"></a><!-- doxytag: member="DMA_TypeDef::CHENS" ref="485bf4d85692cb5084450fc1946bc2da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#485bf4d85692cb5084450fc1946bc2da">DMA_TypeDef::CHENS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Enable Set Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00049">49</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="a4c096e632b7d58cbf50eccdac302946"></a><!-- doxytag: member="DMA_TypeDef::CHPRIC" ref="a4c096e632b7d58cbf50eccdac302946" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="structDMA__TypeDef.html#a4c096e632b7d58cbf50eccdac302946">DMA_TypeDef::CHPRIC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Priority Clear Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00054">54</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="c61d4354c3a2b25f4d188e901a57e1f7"></a><!-- doxytag: member="DMA_TypeDef::CHPRIS" ref="c61d4354c3a2b25f4d188e901a57e1f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#c61d4354c3a2b25f4d188e901a57e1f7">DMA_TypeDef::CHPRIS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Priority Set Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00053">53</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="3c6f40f8b82eb015fce79962796a2dda"></a><!-- doxytag: member="DMA_TypeDef::CHREQMASKC" ref="3c6f40f8b82eb015fce79962796a2dda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="structDMA__TypeDef.html#3c6f40f8b82eb015fce79962796a2dda">DMA_TypeDef::CHREQMASKC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Request Mask Clear Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00048">48</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="6769dc9f9f76da7deca6f39f3ed8fbed"></a><!-- doxytag: member="DMA_TypeDef::CHREQMASKS" ref="6769dc9f9f76da7deca6f39f3ed8fbed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#6769dc9f9f76da7deca6f39f3ed8fbed">DMA_TypeDef::CHREQMASKS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Request Mask Set Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00047">47</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="3828b9cd0781bc1f89324556d9ab8c4d"></a><!-- doxytag: member="DMA_TypeDef::CHREQSTATUS" ref="3828b9cd0781bc1f89324556d9ab8c4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structDMA__TypeDef.html#3828b9cd0781bc1f89324556d9ab8c4d">DMA_TypeDef::CHREQSTATUS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Request Status 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00059">59</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="a4d218207af8c1a156230e7042d6c9ee"></a><!-- doxytag: member="DMA_TypeDef::CHSREQSTATUS" ref="a4d218207af8c1a156230e7042d6c9ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structDMA__TypeDef.html#a4d218207af8c1a156230e7042d6c9ee">DMA_TypeDef::CHSREQSTATUS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Single Request Status 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00061">61</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="1a16544638da9657a9bb1b9acbcf3b06"></a><!-- doxytag: member="DMA_TypeDef::CHSWREQ" ref="1a16544638da9657a9bb1b9acbcf3b06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="structDMA__TypeDef.html#1a16544638da9657a9bb1b9acbcf3b06">DMA_TypeDef::CHSWREQ</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Software Request Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00044">44</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="0863b888612898fe809ffd31464b61c4"></a><!-- doxytag: member="DMA_TypeDef::CHUSEBURSTC" ref="0863b888612898fe809ffd31464b61c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="structDMA__TypeDef.html#0863b888612898fe809ffd31464b61c4">DMA_TypeDef::CHUSEBURSTC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Useburst Clear Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00046">46</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="bf102f6812fa3f670cf66fa9a8edd43d"></a><!-- doxytag: member="DMA_TypeDef::CHUSEBURSTS" ref="bf102f6812fa3f670cf66fa9a8edd43d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#bf102f6812fa3f670cf66fa9a8edd43d">DMA_TypeDef::CHUSEBURSTS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Useburst Set Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00045">45</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="28d74f20c3587adac43438e315ee9902"></a><!-- doxytag: member="DMA_TypeDef::CHWAITSTATUS" ref="28d74f20c3587adac43438e315ee9902" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structDMA__TypeDef.html#28d74f20c3587adac43438e315ee9902">DMA_TypeDef::CHWAITSTATUS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Wait on Request Status Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00043">43</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="671e73936e843331a2841e63071e0993"></a><!-- doxytag: member="DMA_TypeDef::CONFIG" ref="671e73936e843331a2841e63071e0993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t <a class="el" href="structDMA__TypeDef.html#671e73936e843331a2841e63071e0993">DMA_TypeDef::CONFIG</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Configuration Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00040">40</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="bdf2b1ccf90be731cdc2094bbbc766cc"></a><!-- doxytag: member="DMA_TypeDef::CTRL" ref="bdf2b1ccf90be731cdc2094bbbc766cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#bdf2b1ccf90be731cdc2094bbbc766cc">DMA_TypeDef::CTRL</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Control Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00068">68</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="8abbbf0930f199ff7cc3b8e573790e87"></a><!-- doxytag: member="DMA_TypeDef::CTRLBASE" ref="8abbbf0930f199ff7cc3b8e573790e87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#8abbbf0930f199ff7cc3b8e573790e87">DMA_TypeDef::CTRLBASE</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Control Data Base Pointer Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00041">41</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="049f4462ad6f45bed99d47262d884cb3"></a><!-- doxytag: member="DMA_TypeDef::ERRORC" ref="049f4462ad6f45bed99d47262d884cb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#049f4462ad6f45bed99d47262d884cb3">DMA_TypeDef::ERRORC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bus Error Clear Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00056">56</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="1b01bd07cd755cd032dd59cd65235b8e"></a><!-- doxytag: member="DMA_TypeDef::IEN" ref="1b01bd07cd755cd032dd59cd65235b8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#1b01bd07cd755cd032dd59cd65235b8e">DMA_TypeDef::IEN</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Enable register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00067">67</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="a8b43d7810ce6a3d8a3c7131c1ad5350"></a><!-- doxytag: member="DMA_TypeDef::IF" ref="a8b43d7810ce6a3d8a3c7131c1ad5350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structDMA__TypeDef.html#a8b43d7810ce6a3d8a3c7131c1ad5350">DMA_TypeDef::IF</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00064">64</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="19896bb95955d8c1ff949c213dc2652e"></a><!-- doxytag: member="DMA_TypeDef::IFC" ref="19896bb95955d8c1ff949c213dc2652e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#19896bb95955d8c1ff949c213dc2652e">DMA_TypeDef::IFC</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Clear Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00066">66</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="c42dcc9e811d5354edf15248019b1caf"></a><!-- doxytag: member="DMA_TypeDef::IFS" ref="c42dcc9e811d5354edf15248019b1caf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#c42dcc9e811d5354edf15248019b1caf">DMA_TypeDef::IFS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Flag Set Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00065">65</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="c9098787a0834eb35053baf6241d585b"></a><!-- doxytag: member="DMA_TypeDef::LOOP0" ref="c9098787a0834eb35053baf6241d585b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#c9098787a0834eb35053baf6241d585b">DMA_TypeDef::LOOP0</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Loop Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00072">72</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="e37dc81a2729ab1ce7d4e496cbaac854"></a><!-- doxytag: member="DMA_TypeDef::LOOP1" ref="e37dc81a2729ab1ce7d4e496cbaac854" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#e37dc81a2729ab1ce7d4e496cbaac854">DMA_TypeDef::LOOP1</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Loop Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00073">73</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="4f6fbee97b3cacb151b18245ecfaaeee"></a><!-- doxytag: member="DMA_TypeDef::RDS" ref="4f6fbee97b3cacb151b18245ecfaaeee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#4f6fbee97b3cacb151b18245ecfaaeee">DMA_TypeDef::RDS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Retain Descriptor State 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00069">69</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="9ba2aee01b987bc1b11be001424ea274"></a><!-- doxytag: member="DMA_TypeDef::RECT0" ref="9ba2aee01b987bc1b11be001424ea274" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="structDMA__TypeDef.html#9ba2aee01b987bc1b11be001424ea274">DMA_TypeDef::RECT0</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Rectangle Register 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00075">75</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="1622b91ebfd69be383360107c14cb6f4"></a><!-- doxytag: member="DMA_TypeDef::RESERVED0" ref="1622b91ebfd69be383360107c14cb6f4" args="[3]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structDMA__TypeDef.html#1622b91ebfd69be383360107c14cb6f4">DMA_TypeDef::RESERVED0</a>[3]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved for future use 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00055">55</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="5546952e994db18a49fe388c41c3f2ce"></a><!-- doxytag: member="DMA_TypeDef::RESERVED1" ref="5546952e994db18a49fe388c41c3f2ce" args="[880]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structDMA__TypeDef.html#5546952e994db18a49fe388c41c3f2ce">DMA_TypeDef::RESERVED1</a>[880]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved for future use 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00058">58</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="6e5e3483f7c2798826fc7760e7c9ed8b"></a><!-- doxytag: member="DMA_TypeDef::RESERVED2" ref="6e5e3483f7c2798826fc7760e7c9ed8b" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structDMA__TypeDef.html#6e5e3483f7c2798826fc7760e7c9ed8b">DMA_TypeDef::RESERVED2</a>[1]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved for future use 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00060">60</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="47987d3eb15552c1ef3e9798748f0f5d"></a><!-- doxytag: member="DMA_TypeDef::RESERVED3" ref="47987d3eb15552c1ef3e9798748f0f5d" args="[121]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structDMA__TypeDef.html#47987d3eb15552c1ef3e9798748f0f5d">DMA_TypeDef::RESERVED3</a>[121]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved for future use 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00063">63</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="13979cf78ba0169ce2c276ae84ecea42"></a><!-- doxytag: member="DMA_TypeDef::RESERVED4" ref="13979cf78ba0169ce2c276ae84ecea42" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structDMA__TypeDef.html#13979cf78ba0169ce2c276ae84ecea42">DMA_TypeDef::RESERVED4</a>[2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved for future use 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00071">71</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="c16c5a2b3e2a3641a35deb5bd707d92f"></a><!-- doxytag: member="DMA_TypeDef::RESERVED5" ref="c16c5a2b3e2a3641a35deb5bd707d92f" args="[14]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structDMA__TypeDef.html#c16c5a2b3e2a3641a35deb5bd707d92f">DMA_TypeDef::RESERVED5</a>[14]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved for future use 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00074">74</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="a38236568a86af3d63e6bd766fe1fa3c"></a><!-- doxytag: member="DMA_TypeDef::RESERVED6" ref="a38236568a86af3d63e6bd766fe1fa3c" args="[39]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structDMA__TypeDef.html#a38236568a86af3d63e6bd766fe1fa3c">DMA_TypeDef::RESERVED6</a>[39]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reserved registers 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00077">77</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<a class="anchor" name="0b1748bf18fe994ec254ebc2ce8935b0"></a><!-- doxytag: member="DMA_TypeDef::STATUS" ref="0b1748bf18fe994ec254ebc2ce8935b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t <a class="el" href="structDMA__TypeDef.html#0b1748bf18fe994ec254ebc2ce8935b0">DMA_TypeDef::STATUS</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Status Registers 
<p>
Definition at line <a class="el" href="ezr32lg__dma_8h-source.html#l00039">39</a> of file <a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EZR32LG/Include/<a class="el" href="ezr32lg__dma_8h-source.html">ezr32lg_dma.h</a></ul>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:13:39 2015</small> for Silicon Labs EZR32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
