module mymod{
  inputs{
    a[7:0], b[7:0]
  }
  outputs{
    c[7:0]
  }
  nets{
    clk;
    rst;
  }

  component dff{
    inputs  {d[7:0]}  outputs {q[7:0]}
    clock   {pos clk} reset   {rst}
    assign{
      q[7:0] = d[7:0];
    }
  }

  component mux2_1{
    inputs {a, b, sel} outputs {y}
    assign {y = if(sel) b; else a;}
  } 

  component dff_en{
    inputs {d, en} outputs {q}
    clock  {clk}   reset   {rst}
    assign {q = if(en) d; else q;}
  }

  declare dff[7:0]{
    q[7:0] = c[7:0];
    d[7:0] = a[7:0];
  }

  component adder{
    input [7:0] a, b;
    output [8:0] sum;

    c = 
  }

}