Analysis & Synthesis report for LaboratorioVGA
Sat Oct 06 16:20:45 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Source assignments for pll:C2|pll_altpll_0:altpll_0
 15. Source assignments for pll:C2|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3
 16. Source assignments for SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0|altsyncram_op71:auto_generated
 17. Parameter Settings for User Entity Instance: SYNC:C1|fontROM:FONT_COMPONENT
 18. Parameter Settings for Inferred Entity Instance: SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0
 19. Parameter Settings for Inferred Entity Instance: PS2:C3|lpm_divide:Mod0
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "SYNC:C1|fontROM:FONT_COMPONENT"
 22. Port Connectivity Checks: "pll:C2|pll_altpll_0:altpll_0|pll_altpll_0_altpll_3742:sd1"
 23. Port Connectivity Checks: "pll:C2|pll_altpll_0:altpll_0"
 24. Port Connectivity Checks: "pll:C2"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 06 16:20:45 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; LaboratorioVGA                              ;
; Top-level Entity Name              ; LaboratorioVGA                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,990                                       ;
;     Total combinational functions  ; 1,979                                       ;
;     Dedicated logic registers      ; 102                                         ;
; Total registers                    ; 102                                         ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; LaboratorioVGA     ; LaboratorioVGA     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; pll/synthesis/pll.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/pll.vhd                           ; pll     ;
; pll/synthesis/submodules/pll_altpll_0.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/submodules/pll_altpll_0.v         ; pll     ;
; LaboratorioVGA.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/LaboratorioVGA.vhd                              ;         ;
; SYNC.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/SYNC.vhd                                        ;         ;
; Square.vhd                                      ; yes             ; User VHDL File                                        ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/Square.vhd                                      ;         ;
; commonPak.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/commonPak.vhd                                   ;         ;
; fontROM.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/fontROM.vhd                                     ;         ;
; ps2.vhd                                         ; yes             ; Auto-Found VHDL File                                  ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/ps2.vhd                                         ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal171.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                             ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_op71.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/altsyncram_op71.tdf                          ;         ;
; db/laboratoriovga.ram0_fontrom_f6b9631e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/laboratoriovga.ram0_fontrom_f6b9631e.hdl.mif ;         ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                             ;         ;
; abs_divider.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                            ;         ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                        ;         ;
; db/lpm_divide_cqo.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/lpm_divide_cqo.tdf                           ;         ;
; db/abs_divider_4dg.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/abs_divider_4dg.tdf                          ;         ;
; db/alt_u_div_6af.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/alt_u_div_6af.tdf                            ;         ;
; db/add_sub_7pc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/add_sub_7pc.tdf                              ;         ;
; db/add_sub_8pc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/add_sub_8pc.tdf                              ;         ;
; db/lpm_abs_i0a.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/lpm_abs_i0a.tdf                              ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,990          ;
;                                             ;                ;
; Total combinational functions               ; 1979           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 686            ;
;     -- 3 input functions                    ; 586            ;
;     -- <=2 input functions                  ; 707            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1313           ;
;     -- arithmetic mode                      ; 666            ;
;                                             ;                ;
; Total registers                             ; 102            ;
;     -- Dedicated logic registers            ; 102            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 56             ;
; Total memory bits                           ; 16384          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; PS2:C3|Add0~62 ;
; Maximum fan-out                             ; 125            ;
; Total fan-out                               ; 6393           ;
; Average fan-out                             ; 2.90           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name              ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |LaboratorioVGA                              ; 1979 (0)            ; 102 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 56   ; 0            ; |LaboratorioVGA                                                                                                     ; LaboratorioVGA           ; work         ;
;    |PS2:C3|                                  ; 1923 (208)          ; 77 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|PS2:C3                                                                                              ; PS2                      ; work         ;
;       |lpm_divide:Mod0|                      ; 1715 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|PS2:C3|lpm_divide:Mod0                                                                              ; lpm_divide               ; work         ;
;          |lpm_divide_cqo:auto_generated|     ; 1715 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|PS2:C3|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                ; lpm_divide_cqo           ; work         ;
;             |abs_divider_4dg:divider|        ; 1715 (64)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|PS2:C3|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg          ; work         ;
;                |alt_u_div_6af:divider|       ; 1595 (1595)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|PS2:C3|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider  ; alt_u_div_6af            ; work         ;
;                |lpm_abs_i0a:my_abs_num|      ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|PS2:C3|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num ; lpm_abs_i0a              ; work         ;
;    |SYNC:C1|                                 ; 56 (56)             ; 25 (25)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|SYNC:C1                                                                                             ; SYNC                     ; work         ;
;       |fontROM:FONT_COMPONENT|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|SYNC:C1|fontROM:FONT_COMPONENT                                                                      ; fontROM                  ; work         ;
;          |altsyncram:ROM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0                                                 ; altsyncram               ; work         ;
;             |altsyncram_op71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0|altsyncram_op71:auto_generated                  ; altsyncram_op71          ; work         ;
;    |pll:C2|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|pll:C2                                                                                              ; pll                      ; pll          ;
;       |pll_altpll_0:altpll_0|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|pll:C2|pll_altpll_0:altpll_0                                                                        ; pll_altpll_0             ; pll          ;
;          |pll_altpll_0_altpll_3742:sd1|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LaboratorioVGA|pll:C2|pll_altpll_0:altpll_0|pll_altpll_0_altpll_3742:sd1                                           ; pll_altpll_0_altpll_3742 ; pll          ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                             ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0|altsyncram_op71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384 ; db/LaboratorioVGA.ram0_fontROM_f6b9631e.hdl.mif ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; N/A    ; Qsys         ; 17.1    ; N/A          ; N/A          ; |LaboratorioVGA|pll:C2                       ; pll.qsys        ;
; Altera ; altpll       ; 17.1    ; N/A          ; N/A          ; |LaboratorioVGA|pll:C2|pll_altpll_0:altpll_0 ; pll.qsys        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; PS2:C3|sw[2..31]                        ; Stuck at GND due to stuck port data_in ;
; SYNC:C1|R[2,6]                          ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|B[1,5,7]                        ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|G[1]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|R[4]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|G[5]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|R[7]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|G[4]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|B[2,4]                          ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|G[2]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|B[0]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|G[6]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|R[3]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|G[0]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|R[0,5]                          ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|B[6]                            ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|G[3,7]                          ; Merged with SYNC:C1|R[1]               ;
; SYNC:C1|B[3]                            ; Merged with SYNC:C1|R[1]               ;
; pll:C2|pll_altpll_0:altpll_0|prev_reset ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 54  ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 102   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; PS2:C3|disp1[6]                        ; 1       ;
; PS2:C3|disp2[6]                        ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                    ;
+-----------------------------------------------+------------------------------------------+------+
; Register Name                                 ; Megafunction                             ; Type ;
+-----------------------------------------------+------------------------------------------+------+
; SYNC:C1|fontROM:FONT_COMPONENT|dataOutA[0..7] ; SYNC:C1|fontROM:FONT_COMPONENT|ROM_rtl_0 ; RAM  ;
+-----------------------------------------------+------------------------------------------+------+


+-----------------------------------------------------+
; Source assignments for pll:C2|pll_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------+
; Assignment     ; Value ; From ; To                  ;
+----------------+-------+------+---------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg          ;
+----------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:C2|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0|altsyncram_op71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SYNC:C1|fontROM:FONT_COMPONENT ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; addrWidth      ; 11    ; Signed Integer                                     ;
; dataWidth      ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0  ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped        ;
; WIDTH_A                            ; 8                                               ; Untyped        ;
; WIDTHAD_A                          ; 11                                              ; Untyped        ;
; NUMWORDS_A                         ; 2048                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/LaboratorioVGA.ram0_fontROM_f6b9631e.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_op71                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PS2:C3|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                       ;
; LPM_WIDTHD             ; 32             ; Untyped                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SYNC:C1|fontROM:FONT_COMPONENT"                                                                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; writeenablea ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dataina      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:C2|pll_altpll_0:altpll_0|pll_altpll_0_altpll_3742:sd1"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:C2|pll_altpll_0:altpll_0"                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandone           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; areset             ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "pll:C2"            ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; reset_reset ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 102                         ;
;     CLR               ; 32                          ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 27                          ;
;     ENA SCLR          ; 16                          ;
;     SCLR              ; 11                          ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 1981                        ;
;     arith             ; 666                         ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 555                         ;
;     normal            ; 1315                        ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 562                         ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 686                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 129.60                      ;
; Average LUT depth     ; 111.89                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Oct 06 16:20:17 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LaboratorioVGA -c LaboratorioVGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/pll.vhd Line: 17
    Info (12023): Found entity 1: pll File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/pll.vhd Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: pll_altpll_0_dffpipe_l2c File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/submodules/pll_altpll_0.v Line: 37
    Info (12023): Found entity 2: pll_altpll_0_stdsync_sv6 File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/submodules/pll_altpll_0.v Line: 98
    Info (12023): Found entity 3: pll_altpll_0_altpll_3742 File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/submodules/pll_altpll_0.v Line: 130
    Info (12023): Found entity 4: pll_altpll_0 File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/submodules/pll_altpll_0.v Line: 213
Info (12021): Found 2 design units, including 1 entities, in source file laboratoriovga.vhd
    Info (12022): Found design unit 1: LaboratorioVGA-MAIN File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/LaboratorioVGA.vhd Line: 25
    Info (12023): Found entity 1: LaboratorioVGA File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/LaboratorioVGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: SYNC-MAIN File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/SYNC.vhd Line: 15
    Info (12023): Found entity 1: SYNC File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/SYNC.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file square.vhd
    Info (12022): Found design unit 1: MY File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/Square.vhd Line: 5
    Info (12022): Found design unit 2: MY-body File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/Square.vhd Line: 9
Info (12021): Found 2 design units, including 0 entities, in source file commonpak.vhd
    Info (12022): Found design unit 1: commonPak File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/commonPak.vhd Line: 15
    Info (12022): Found design unit 2: commonPak-body File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/commonPak.vhd Line: 79
Info (12021): Found 2 design units, including 1 entities, in source file fontrom.vhd
    Info (12022): Found design unit 1: fontROM-Behavioral File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/fontROM.vhd Line: 48
    Info (12023): Found entity 1: fontROM File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/fontROM.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file blockramarbiter.vhd
    Info (12022): Found design unit 1: blockRamArbiter-Behavioral File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/blockRamArbiter.vhd Line: 50
    Info (12023): Found entity 1: blockRamArbiter File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/blockRamArbiter.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file basicblockram.vhd
    Info (12022): Found design unit 1: basicBlockRAM-Behavioral File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/basicBlockRAM.vhd Line: 52
    Info (12023): Found entity 1: basicBlockRAM File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/basicBlockRAM.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file tb_vgatext1.vhd
    Info (12022): Found design unit 1: tb_vgaText1-behavior File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/tb_vgaText1.vhd Line: 39
    Info (12023): Found entity 1: tb_vgaText1 File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/tb_vgaText1.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file tb_vgatext2.vhd
    Info (12022): Found design unit 1: tb_vgaText2-behavior File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/tb_vgaText2.vhd Line: 38
    Info (12023): Found entity 1: tb_vgaText2 File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/tb_vgaText2.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file tb_vgatext3.vhd
    Info (12022): Found design unit 1: tb_vgaText3-behavior File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/tb_vgaText3.vhd Line: 42
    Info (12023): Found entity 1: tb_vgaText3 File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/tb_vgaText3.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file text_line.vhd
    Info (12022): Found design unit 1: text_line-Behavioral File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/text_line.vhd Line: 62
    Info (12023): Found entity 1: text_line File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/text_line.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file vgatext_top.vhd
    Info (12022): Found design unit 1: vgaText_top-Behavioral File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/vgaText_top.vhd Line: 53
    Info (12023): Found entity 1: vgaText_top File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/vgaText_top.vhd Line: 39
Info (12127): Elaborating entity "LaboratorioVGA" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at LaboratorioVGA.vhd(29): used explicit default value for signal "RESET" because signal was never assigned a value File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/LaboratorioVGA.vhd Line: 29
Info (12128): Elaborating entity "pll" for hierarchy "pll:C2" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/LaboratorioVGA.vhd Line: 65
Info (12128): Elaborating entity "pll_altpll_0" for hierarchy "pll:C2|pll_altpll_0:altpll_0" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/pll.vhd Line: 45
Info (12128): Elaborating entity "pll_altpll_0_stdsync_sv6" for hierarchy "pll:C2|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/submodules/pll_altpll_0.v Line: 276
Info (12128): Elaborating entity "pll_altpll_0_dffpipe_l2c" for hierarchy "pll:C2|pll_altpll_0:altpll_0|pll_altpll_0_stdsync_sv6:stdsync2|pll_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/submodules/pll_altpll_0.v Line: 116
Info (12128): Elaborating entity "pll_altpll_0_altpll_3742" for hierarchy "pll:C2|pll_altpll_0:altpll_0|pll_altpll_0_altpll_3742:sd1" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/pll/synthesis/submodules/pll_altpll_0.v Line: 282
Info (12128): Elaborating entity "SYNC" for hierarchy "SYNC:C1" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/LaboratorioVGA.vhd Line: 66
Info (12128): Elaborating entity "fontROM" for hierarchy "SYNC:C1|fontROM:FONT_COMPONENT" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/SYNC.vhd Line: 89
Warning (12125): Using design file ps2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PS2-main File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/ps2.vhd Line: 21
    Info (12023): Found entity 1: PS2 File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/ps2.vhd Line: 7
Info (12128): Elaborating entity "PS2" for hierarchy "PS2:C3" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/LaboratorioVGA.vhd Line: 67
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SYNC:C1|fontROM:FONT_COMPONENT|ROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/LaboratorioVGA.ram0_fontROM_f6b9631e.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "PS2:C3|Mod0" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/ps2.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0"
Info (12133): Instantiated megafunction "SYNC:C1|fontROM:FONT_COMPONENT|altsyncram:ROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/LaboratorioVGA.ram0_fontROM_f6b9631e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_op71.tdf
    Info (12023): Found entity 1: altsyncram_op71 File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/altsyncram_op71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "PS2:C3|lpm_divide:Mod0" File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/ps2.vhd Line: 111
Info (12133): Instantiated megafunction "PS2:C3|lpm_divide:Mod0" with the following parameter: File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/ps2.vhd Line: 111
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/lpm_divide_cqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/add_sub_8pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/db/lpm_abs_i0a.tdf Line: 24
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 31 buffer(s)
    Info (13016): Ignored 31 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/Estudiante/Downloads/jhon/LaboratorioVGA/ps2.vhd Line: 103
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2056 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 1991 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Sat Oct 06 16:20:45 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:45


