Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Projects/Projeto_AC/Test_ALU_isim_beh.exe -prj /home/ise/Projects/Projeto_AC/Test_ALU_beh.prj work.Test_ALU 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 10
Turning on mult-threading, number of parallel sub-compilation jobs: 20 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Projects/Projeto_AC/ALU.vhd" into library work
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Test_ALU.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96712 KB
Fuse CPU Usage: 3620 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity test_alu
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/ise/Projects/Projeto_AC/Test_ALU_isim_beh.exe
Fuse Memory Usage: 1453384 KB
Fuse CPU Usage: 4060 ms
GCC CPU Usage: 1050 ms
