// Seed: 2621242365
module module_0;
  always $display(id_1, 1, 1);
  always #id_2 id_1 <= -1 ^ -1;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = id_1;
  id_3(
      .id_0(1),
      .id_1((1)),
      .id_2(id_1),
      .id_3(id_0),
      .id_4(id_4),
      .id_5(1),
      .id_6(1),
      .id_7(-1'b0),
      .id_8(-1),
      .id_9(id_4[1] + 1),
      .id_10(-1)
  );
  buf primCall (id_0, id_1);
  wire id_5;
endmodule
