EESchema Schematic File Version 4
LIBS:easycpu-cache
EELAYER 30 0
EELAYER END
$Descr User 13750 10625
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 9750 1400 1050 2700
U 5D98FACA
F0 "addressGen" 50
F1 "addressGen.sch" 50
F2 "Addr0" I L 9750 1500 50 
F3 "Addr1" I L 9750 1600 50 
F4 "Addr2" I L 9750 1700 50 
F5 "Addr3" I L 9750 1800 50 
F6 "Addr4" I L 9750 1900 50 
F7 "Addr5" I L 9750 2000 50 
F8 "Addr6" I L 9750 2100 50 
F9 "Addr7" I L 9750 2200 50 
F10 "Addr8" I L 9750 2300 50 
F11 "Addr9" I L 9750 2400 50 
F12 "Addr10" I L 9750 2500 50 
F13 "Addr11" I L 9750 2600 50 
F14 "Addr12" I L 9750 2700 50 
F15 "Addr13" I L 9750 2800 50 
F16 "Addr14" I L 9750 2900 50 
F17 "Addr15" I L 9750 3000 50 
F18 "Off0" I L 9750 3150 50 
F19 "Off1" I L 9750 3250 50 
F20 "Off2" I L 9750 3350 50 
F21 "Off3" I L 9750 3450 50 
F22 "Off4" I L 9750 3550 50 
F23 "Off5" I L 9750 3650 50 
F24 "Off6" I L 9750 3750 50 
F25 "Off7" I L 9750 3850 50 
F26 "OffEn" I L 9750 4000 50 
F27 "AddrOut0" O R 10800 1500 50 
F28 "AddrOut1" O R 10800 1600 50 
F29 "AddrOut2" O R 10800 1700 50 
F30 "AddrOut3" O R 10800 1800 50 
F31 "AddrOut4" O R 10800 1900 50 
F32 "AddrOut5" O R 10800 2000 50 
F33 "AddrOut6" O R 10800 2100 50 
F34 "AddrOut7" O R 10800 2200 50 
F35 "AddrOut8" O R 10800 2300 50 
F36 "AddrOut9" O R 10800 2400 50 
F37 "AddrOut10" O R 10800 2500 50 
F38 "AddrOut11" O R 10800 2600 50 
F39 "AddrOut12" O R 10800 2700 50 
F40 "AddrOut13" O R 10800 2800 50 
F41 "AddrOut14" O R 10800 2900 50 
F42 "AddrOut15" O R 10800 3000 50 
$EndSheet
Text Notes 9100 9100 0    50   ~ 0
Easy 8-bit CPU
$Sheet
S 3350 5850 1450 2500
U 5DA2EB51
F0 "control" 50
F1 "control.sch" 50
F2 "~RST" I L 3350 6000 50 
F3 "D0" I L 3350 6600 50 
F4 "D1" I L 3350 6700 50 
F5 "D2" I L 3350 6800 50 
F6 "D3" I L 3350 6900 50 
F7 "D4" I L 3350 7000 50 
F8 "D5" I L 3350 7100 50 
F9 "D6" I L 3350 7200 50 
F10 "D7" I L 3350 7300 50 
F11 "~CLK" I L 3350 6350 50 
F12 "SCLK" I L 3350 6450 50 
F13 "~R" O R 4800 6150 50 
F14 "CLK" I L 3350 6250 50 
F15 "~W" O R 4800 6250 50 
F16 "uLoadAR" O R 4800 6800 50 
F17 "~uSendPC" O R 4800 6400 50 
F18 "uIncPCClk" O R 4800 6500 50 
F19 "~uLoadPCLo" O R 4800 6600 50 
F20 "~uLoadPCHi" O R 4800 6700 50 
$EndSheet
$Sheet
S 2800 1300 750  700 
U 5DAB38C5
F0 "clockReset" 50
F1 "clockReset.sch" 50
F2 "CLK" O R 3550 1550 50 
F3 "~RST" O R 3550 1400 50 
F4 "~CLK" O R 3550 1650 50 
F5 "SCLK" O R 3550 1800 50 
$EndSheet
$Sheet
S 5800 1400 750  1750
U 5DBB17DF
F0 "programCtr" 50
F1 "programCtr.sch" 50
F2 "~uLoadPCLo" I L 5800 1650 50 
F3 "~uLoadPCHi" I L 5800 1750 50 
F4 "D0" I L 5800 2200 50 
F5 "D1" I L 5800 2300 50 
F6 "D2" I L 5800 2400 50 
F7 "D3" I L 5800 2500 50 
F8 "D4" I L 5800 2600 50 
F9 "D5" I L 5800 2700 50 
F10 "D6" I L 5800 2800 50 
F11 "D7" I L 5800 2900 50 
F12 "~uSendPC" I L 5800 2050 50 
F13 "A0" O R 6550 1500 50 
F14 "A1" O R 6550 1600 50 
F15 "A2" O R 6550 1700 50 
F16 "A3" O R 6550 1800 50 
F17 "A4" O R 6550 1900 50 
F18 "A5" O R 6550 2000 50 
F19 "A6" O R 6550 2100 50 
F20 "A7" O R 6550 2200 50 
F21 "A8" O R 6550 2300 50 
F22 "A9" O R 6550 2400 50 
F23 "A10" O R 6550 2500 50 
F24 "A11" O R 6550 2600 50 
F25 "A12" O R 6550 2700 50 
F26 "A13" O R 6550 2800 50 
F27 "A14" O R 6550 2900 50 
F28 "A15" O R 6550 3000 50 
F29 "uIncPCClk" I L 5800 1900 50 
$EndSheet
$EndSCHEMATC
