
-DesignTarget: RAM

-ProcessNode: 45

-Capacity (MB): 2
-WordWidth (bit): 64

-DeviceRoadmap: LOP

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: H-tree

-InternalSensing: true

-MemoryCellInputFile: sample_RRAM.cell

-Temperature (K): 350

-BufferDesignOptimization: latency

-ForceBank (Total AxB, Active CxD): 4x4, 1x4
-ForceMat (Total AxB, Active CxD): 2x2, 1x2
-ForceMuxSenseAmp: 64 
-ForceMuxOutputLev1: 1 
-ForceMuxOutputLev2: 1

