initial
assume (= [$formal$cva6_lsu_formal.v:172$13_EN] #b0)
assume (= [$formal$cva6_lsu_formal.v:209$15_CHECK] #b0)
assume (= [counter] #b000)
assume (= [init] #b1)
assume (= [local_ready_1] #b0)
assume (= [local_ready_2] #b0)
assume (= [pc_1] #b00000000000000000000000000000000)
assume (= [pc_2] #b00000000000000000000000000000000)
assume (= [reset] #b1)
assume (= [shim_i_1.load_cooldown] #b000)
assume (= [shim_i_1.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_1.loadstore_fsm] #b000)
assume (= [shim_i_1.loadstore_state] #b0)
assume (= [shim_i_1.lsu_shim_i.load_req_state] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.$auto$async2sync.cc:140:execute$12259] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12249] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12251] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12253] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12255] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12257] #b0000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_pipe_reg_load.$auto$async2sync.cc:140:execute$12269] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_pipe_reg_store.$auto$async2sync.cc:140:execute$12269] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12287] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12289] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12291] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12293] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12295] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12297] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12271] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12273] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12275] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12277] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12279] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12281] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12283] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12285] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12261] #b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12263] #b1)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12265] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12267] #b10)
assume (= [shim_i_1.lsu_shim_i.store_req_state] #b00)
assume (= [shim_i_1.lsu_shim_i.tb_io_commit_tran_id_i] #b000)
assume (= [shim_i_1.lsu_shim_i.tb_io_dcache_req_ports_i] #b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.tb_io_fu_data_i] #b001100100111000000000000000000000000000000011100101011111110110010101111111001111111111111111111111111111110011)
assume (= [shim_i_1.lsu_shim_i.tb_io_lsu_valid_i] false)
assume (= [shim_i_1.lsu_shim_i.x_load_mem_resp_i] #b0)
assume (= [shim_i_1.mem[0]] #b10010111111111111110011011000100)
assume (= [shim_i_1.mem[10]] #b11111111111111111110011011000110)
assume (= [shim_i_1.mem[11]] #b11111111111111111110011011000110)
assume (= [shim_i_1.mem[12]] #b11111111111111111110011011000100)
assume (= [shim_i_1.mem[13]] #b11111111111111111110011011000100)
assume (= [shim_i_1.mem[14]] #b11111111111111111111111011000110)
assume (= [shim_i_1.mem[15]] #b11111111111111111111111011000110)
assume (= [shim_i_1.mem[16]] #b10011111111111111110011011000100)
assume (= [shim_i_1.mem[17]] #b11111111111111111110011011000100)
assume (= [shim_i_1.mem[18]] #b10010111111111111110011011000100)
assume (= [shim_i_1.mem[19]] #b01110000000000000000000001010000)
assume (= [shim_i_1.mem[1]] #b10010111111111111110011011000100)
assume (= [shim_i_1.mem[20]] #b10111111111111111110011011000100)
assume (= [shim_i_1.mem[21]] #b00010110101111111110011011000100)
assume (= [shim_i_1.mem[22]] #b11111111111111111110111011000100)
assume (= [shim_i_1.mem[23]] #b11111111111111111111111011000100)
assume (= [shim_i_1.mem[24]] #b11111111111111111111011011000100)
assume (= [shim_i_1.mem[25]] #b11111110111111111110011011000100)
assume (= [shim_i_1.mem[26]] #b11111111111111111110011011000100)
assume (= [shim_i_1.mem[27]] #b11111111111111111110011011000100)
assume (= [shim_i_1.mem[28]] #b11111111111111111111111011000100)
assume (= [shim_i_1.mem[29]] #b00000000111100000000011011000100)
assume (= [shim_i_1.mem[2]] #b10010111111111111110011011000100)
assume (= [shim_i_1.mem[30]] #b11111111111111111111111011000100)
assume (= [shim_i_1.mem[31]] #b11111111111111111110011011000100)
assume (= [shim_i_1.mem[3]] #b10010110101111111110011011000100)
assume (= [shim_i_1.mem[4]] #b11111111111111111111111011000100)
assume (= [shim_i_1.mem[5]] #b11111111111111111111111011000100)
assume (= [shim_i_1.mem[6]] #b10011111111111111111111011000100)
assume (= [shim_i_1.mem[7]] #b11111111111111111111111011000100)
assume (= [shim_i_1.mem[8]] #b11111111111111111110011011000100)
assume (= [shim_i_1.mem[9]] #b11111111111111111111111011000100)
assume (= [shim_i_1.ready_o] #b0)
assume (= [shim_i_1.regfile[0]] #b01010111101111100000001001010001)
assume (= [shim_i_1.regfile[10]] #b01010111101111100000001000000011)
assume (= [shim_i_1.regfile[11]] #b01010111101111011111111111000011)
assume (= [shim_i_1.regfile[12]] #b01110101000001011111110101101111)
assume (= [shim_i_1.regfile[13]] #b01010111101111011111011100000011)
assume (= [shim_i_1.regfile[14]] #b01010111101111100000000010100000)
assume (= [shim_i_1.regfile[15]] #b01010111101111100000000001110001)
assume (= [shim_i_1.regfile[16]] #b00010110001010000001110111010110)
assume (= [shim_i_1.regfile[17]] #b01110010000000000000100101011000)
assume (= [shim_i_1.regfile[18]] #b00010110000000000000001111010010)
assume (= [shim_i_1.regfile[19]] #b01010111101111100000000001000101)
assume (= [shim_i_1.regfile[1]] #b01010111101111011111010101001011)
assume (= [shim_i_1.regfile[20]] #b01110000100000001010100101000011)
assume (= [shim_i_1.regfile[21]] #b01010111101111011111100000000011)
assume (= [shim_i_1.regfile[22]] #b01010111101111011111111000111001)
assume (= [shim_i_1.regfile[23]] #b11110000001000010001001111000111)
assume (= [shim_i_1.regfile[24]] #b11110010000000000101101100001011)
assume (= [shim_i_1.regfile[25]] #b01100100111011110001000010011000)
assume (= [shim_i_1.regfile[26]] #b01010111101111011111111000011101)
assume (= [shim_i_1.regfile[27]] #b01010111101111011111011000001101)
assume (= [shim_i_1.regfile[28]] #b01110000000000000000000100011110)
assume (= [shim_i_1.regfile[29]] #b01110000001000011000001010101010)
assume (= [shim_i_1.regfile[2]] #b01100100111011110111111010011101)
assume (= [shim_i_1.regfile[30]] #b01010111101111011111101000100000)
assume (= [shim_i_1.regfile[31]] #b01010111101111100000000101001001)
assume (= [shim_i_1.regfile[3]] #b01010111101111011111111010100100)
assume (= [shim_i_1.regfile[4]] #b11110110000010100000000100000011)
assume (= [shim_i_1.regfile[5]] #b01010111101111011111010110011011)
assume (= [shim_i_1.regfile[6]] #b01010111101111100000000100011101)
assume (= [shim_i_1.regfile[7]] #b01110000001111011111000100001010)
assume (= [shim_i_1.regfile[8]] #b01110000000000000001001100001000)
assume (= [shim_i_1.regfile[9]] #b01110010000000000000100110011011)
assume (= [shim_i_1.store_cooldown] #b0)
assume (= [shim_i_1.store_count] #b000)
assume (= [shim_i_1.store_uncommitted] #b0)
assume (= [shim_i_1.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_1.tb_io_instr_valid_i] false)
assume (= [shim_i_1.tb_io_is_load_i] false)
assume (= [shim_i_1.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_1.tb_io_store_commit_i] #b0)
assume (= [shim_i_1.tb_io_store_mem_resp_i] #b0)
assume (= [shim_i_2.load_cooldown] #b000)
assume (= [shim_i_2.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_2.loadstore_fsm] #b000)
assume (= [shim_i_2.loadstore_state] #b0)
assume (= [shim_i_2.lsu_shim_i.load_req_state] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.$auto$async2sync.cc:140:execute$12259] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12249] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12251] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12253] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12255] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12257] #b0000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_pipe_reg_load.$auto$async2sync.cc:140:execute$12269] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_pipe_reg_store.$auto$async2sync.cc:140:execute$12269] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12287] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12289] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12291] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12293] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12295] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12297] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12271] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12273] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12275] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12277] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12279] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12281] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12283] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12285] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12261] #b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12263] #b1)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12265] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12267] #b10)
assume (= [shim_i_2.lsu_shim_i.store_req_state] #b00)
assume (= [shim_i_2.lsu_shim_i.tb_io_commit_tran_id_i] #b000)
assume (= [shim_i_2.lsu_shim_i.tb_io_dcache_req_ports_i] #b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.tb_io_fu_data_i] #b001100100111000000000000000000000000000000011100101011111110110010101111111001111111111111111111111111111110011)
assume (= [shim_i_2.lsu_shim_i.tb_io_lsu_valid_i] false)
assume (= [shim_i_2.lsu_shim_i.x_load_mem_resp_i] #b0)
assume (= [shim_i_2.mem[0]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[10]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[11]] #b11111111111111111111111110011110)
assume (= [shim_i_2.mem[12]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[13]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[14]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[15]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[16]] #b11111111111111111111111111011010)
assume (= [shim_i_2.mem[17]] #b11111111111111111111111111011010)
assume (= [shim_i_2.mem[18]] #b11111111111111111111110111011011)
assume (= [shim_i_2.mem[19]] #b01110010000000011001100101100010)
assume (= [shim_i_2.mem[1]] #b11110110001111111001111000001101)
assume (= [shim_i_2.mem[20]] #b11111111111111111111001000000100)
assume (= [shim_i_2.mem[21]] #b00010110101111111110011011011000)
assume (= [shim_i_2.mem[22]] #b11111111111111111111111110011010)
assume (= [shim_i_2.mem[23]] #b11111111111111111111111110011010)
assume (= [shim_i_2.mem[24]] #b11111111111111111111111111111110)
assume (= [shim_i_2.mem[25]] #b11111110011111111110100010101011)
assume (= [shim_i_2.mem[26]] #b11111111111111111111111110011010)
assume (= [shim_i_2.mem[27]] #b11111111111111111111111110011010)
assume (= [shim_i_2.mem[28]] #b11110001111111111111110011000100)
assume (= [shim_i_2.mem[29]] #b01010000000000000000000001111111)
assume (= [shim_i_2.mem[2]] #b11111111111111111111111110011110)
assume (= [shim_i_2.mem[30]] #b11111111111111111111111110011010)
assume (= [shim_i_2.mem[31]] #b11111111111111111111111110011010)
assume (= [shim_i_2.mem[3]] #b10010110101111111110000101001110)
assume (= [shim_i_2.mem[4]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[5]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[6]] #b11111111111111111111001000000100)
assume (= [shim_i_2.mem[7]] #b11111111111111111111111111011010)
assume (= [shim_i_2.mem[8]] #b11111111111111111111111111011110)
assume (= [shim_i_2.mem[9]] #b11111111111111111111111110011010)
assume (= [shim_i_2.ready_o] #b0)
assume (= [shim_i_2.regfile[0]] #b01010111101111100000001001010001)
assume (= [shim_i_2.regfile[10]] #b01010111101111100000001000000011)
assume (= [shim_i_2.regfile[11]] #b01010111101111011111111111000011)
assume (= [shim_i_2.regfile[12]] #b01110101000001011111110101101111)
assume (= [shim_i_2.regfile[13]] #b01010111101111011111011100000011)
assume (= [shim_i_2.regfile[14]] #b01010111101111100000000010100000)
assume (= [shim_i_2.regfile[15]] #b01010111101111100000000001110001)
assume (= [shim_i_2.regfile[16]] #b00010110001010000001110111010110)
assume (= [shim_i_2.regfile[17]] #b01110010000000000000100101011000)
assume (= [shim_i_2.regfile[18]] #b00010110000000000000001111010010)
assume (= [shim_i_2.regfile[19]] #b01010111101111100000000001000101)
assume (= [shim_i_2.regfile[1]] #b01010111101111011111010101001011)
assume (= [shim_i_2.regfile[20]] #b01110000100000001010100101000011)
assume (= [shim_i_2.regfile[21]] #b01010111101111011111100000000011)
assume (= [shim_i_2.regfile[22]] #b01010111101111011111111000111001)
assume (= [shim_i_2.regfile[23]] #b11110000001000010001001111000111)
assume (= [shim_i_2.regfile[24]] #b11110010000000000101101100001011)
assume (= [shim_i_2.regfile[25]] #b01100100111011110001000010011000)
assume (= [shim_i_2.regfile[26]] #b01010111101111011111111000011101)
assume (= [shim_i_2.regfile[27]] #b01010111101111011111011000001101)
assume (= [shim_i_2.regfile[28]] #b01110000000000000000000100011110)
assume (= [shim_i_2.regfile[29]] #b01110000001000011000001010101010)
assume (= [shim_i_2.regfile[2]] #b01100100111011110111111010011101)
assume (= [shim_i_2.regfile[30]] #b01010111101111011111101000100000)
assume (= [shim_i_2.regfile[31]] #b01010111101111100000000101001001)
assume (= [shim_i_2.regfile[3]] #b01010111101111011111111010100100)
assume (= [shim_i_2.regfile[4]] #b11110110000010100000000100000011)
assume (= [shim_i_2.regfile[5]] #b01010111101111011111010110011011)
assume (= [shim_i_2.regfile[6]] #b01010111101111100000000100011101)
assume (= [shim_i_2.regfile[7]] #b01110000001111011111000100001010)
assume (= [shim_i_2.regfile[8]] #b01110000000000000001001100001000)
assume (= [shim_i_2.regfile[9]] #b01110010000000000000100110011011)
assume (= [shim_i_2.store_cooldown] #b0)
assume (= [shim_i_2.store_count] #b000)
assume (= [shim_i_2.store_uncommitted] #b0)
assume (= [shim_i_2.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_2.tb_io_instr_valid_i] false)
assume (= [shim_i_2.tb_io_is_load_i] false)
assume (= [shim_i_2.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_2.tb_io_store_commit_i] #b0)
assume (= [shim_i_2.tb_io_store_mem_resp_i] #b0)
assume (= [tb_io_instr_i_1] #b01000100011011000101111000010011)
assume (= [tb_io_instr_i_2] #b00000100000011000010111000000011)
assume (= [tb_io_instr_valid_i_1] false)
assume (= [tb_io_instr_valid_i_2] false)

state 0
assume (= [clk] false)

state 1
assume (= [clk] false)

state 2
assume (= [clk] false)

state 3
assume (= [clk] false)

state 4
assume (= [clk] false)

state 5
assume (= [clk] false)

state 6
assume (= [clk] false)

state 7
assume (= [clk] false)

state 8
assume (= [clk] false)

state 9
assume (= [clk] false)

state 10
assume (= [clk] false)

state 11
assume (= [clk] false)

state 12
assume (= [clk] false)

state 13
assume (= [clk] false)

state 14
assume (= [clk] false)

state 15
assume (= [clk] false)

state 16
assume (= [clk] false)

state 17
assume (= [clk] false)

state 18
assume (= [clk] false)

state 19
assume (= [clk] false)

state 20
assume (= [clk] false)

state 21
assume (= [clk] false)

state 22
assume (= [clk] false)

state 23
assume (= [clk] false)

state 24
assume (= [clk] false)

state 25
assume (= [clk] false)

state 26
assume (= [clk] false)

state 27
assume (= [clk] false)
