# compile verilog/system verilog design source files
sv xil_defaultlib "D:/MIET/APS_labs/lab1/lab1.srcs/sources_1/new/defines_riscv.v" --include "../../../../lab1.srcs/sources_1/new" \
"../../../../lab1.srcs/sources_1/new/operation_define.sv" \
"../../../../lab1.srcs/sources_1/new/decoder_riscv.sv" \
"../../../../lab1.srcs/sim_1/new/tb_decoder_riscv_obf.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
