// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module L1MetadataArrayBanked(	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
  input         clock,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
  input         reset,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
  output        io_read_0_ready,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input         io_read_0_valid,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [5:0]  io_read_0_bits_idx,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output        io_read_1_ready,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input         io_read_1_valid,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [5:0]  io_read_1_bits_idx,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output        io_write_0_ready,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input         io_write_0_valid,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [5:0]  io_write_0_bits_idx,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [3:0]  io_write_0_bits_way_en,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [1:0]  io_write_0_bits_data_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [19:0] io_write_0_bits_data_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output        io_write_1_ready,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input         io_write_1_valid,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [5:0]  io_write_1_bits_idx,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [3:0]  io_write_1_bits_way_en,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [1:0]  io_write_1_bits_data_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  input  [19:0] io_write_1_bits_data_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [1:0]  io_resp_0_0_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [19:0] io_resp_0_0_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [1:0]  io_resp_0_1_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [19:0] io_resp_0_1_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [1:0]  io_resp_0_2_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [19:0] io_resp_0_2_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [1:0]  io_resp_0_3_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [19:0] io_resp_0_3_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [1:0]  io_resp_1_0_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [19:0] io_resp_1_0_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [1:0]  io_resp_1_1_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [19:0] io_resp_1_1_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [1:0]  io_resp_1_2_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [19:0] io_resp_1_2_tag,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [1:0]  io_resp_1_3_coh_state,	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
  output [19:0] io_resp_1_3_tag	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:96:14]
);

  wire        _write_arbs_3_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_3_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_3_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [5:0]  _write_arbs_3_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [3:0]  _write_arbs_3_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [1:0]  _write_arbs_3_io_out_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [19:0] _write_arbs_3_io_out_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_2_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_2_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_2_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [5:0]  _write_arbs_2_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [3:0]  _write_arbs_2_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [1:0]  _write_arbs_2_io_out_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [19:0] _write_arbs_2_io_out_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_1_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_1_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_1_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [5:0]  _write_arbs_1_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [3:0]  _write_arbs_1_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [1:0]  _write_arbs_1_io_out_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [19:0] _write_arbs_1_io_out_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_0_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_0_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _write_arbs_0_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [5:0]  _write_arbs_0_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [3:0]  _write_arbs_0_io_out_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [1:0]  _write_arbs_0_io_out_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire [19:0] _write_arbs_0_io_out_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
  wire        _arbs_3_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_3_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_3_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire [5:0]  _arbs_3_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_2_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_2_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_2_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire [5:0]  _arbs_2_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_1_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_1_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_1_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire [5:0]  _arbs_1_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_0_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_0_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arbs_0_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire [5:0]  _arbs_0_io_out_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
  wire        _arrays_3_io_read_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire        _arrays_3_io_write_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_3_io_resp_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_3_io_resp_0_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_3_io_resp_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_3_io_resp_1_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_3_io_resp_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_3_io_resp_2_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_3_io_resp_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_3_io_resp_3_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire        _arrays_2_io_read_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire        _arrays_2_io_write_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_2_io_resp_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_2_io_resp_0_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_2_io_resp_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_2_io_resp_1_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_2_io_resp_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_2_io_resp_2_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_2_io_resp_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_2_io_resp_3_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire        _arrays_1_io_read_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire        _arrays_1_io_write_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_1_io_resp_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_1_io_resp_0_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_1_io_resp_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_1_io_resp_1_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_1_io_resp_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_1_io_resp_2_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_1_io_resp_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_1_io_resp_3_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire        _arrays_0_io_read_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire        _arrays_0_io_write_ready;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_0_io_resp_0_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_0_io_resp_0_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_0_io_resp_1_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_0_io_resp_1_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_0_io_resp_2_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_0_io_resp_2_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [1:0]  _arrays_0_io_resp_3_coh_state;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [19:0] _arrays_0_io_resp_3_tag;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
  wire [5:0]  _GEN = {2'h0, io_read_0_bits_idx[5:2]};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:133:{35,58}]
  wire [3:0]  _GEN_0 = {{_arbs_3_io_in_0_ready}, {_arbs_2_io_in_0_ready}, {_arbs_1_io_in_0_ready}, {~(|(io_read_0_bits_idx[1:0])) & _arbs_0_io_in_0_ready}};	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41, :127:29, :131:{74,89}, :134:{49,58,77}]
  reg  [1:0]  REG;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:136:43]
  wire        _GEN_1 = REG == 2'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:136:43, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire        _GEN_2 = REG == 2'h1;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:89, :136:43, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire        _GEN_3 = REG == 2'h2;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:89, :136:43, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire [5:0]  _GEN_4 = {2'h0, io_read_1_bits_idx[5:2]};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:133:{35,58}]
  wire [3:0]  _GEN_5 = {{_arbs_3_io_in_1_ready}, {_arbs_2_io_in_1_ready}, {_arbs_1_io_in_1_ready}, {~(|(io_read_1_bits_idx[1:0])) & _arbs_0_io_in_1_ready}};	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41, :127:29, :131:{74,89}, :134:{49,58,77}]
  reg  [1:0]  REG_1;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:136:43]
  wire        _GEN_6 = REG_1 == 2'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:136:43, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire        _GEN_7 = REG_1 == 2'h1;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:89, :136:43, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire        _GEN_8 = REG_1 == 2'h2;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:89, :136:43, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire [5:0]  _GEN_9 = {2'h0, io_write_0_bits_idx[5:2]};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:145:{41,65}]
  wire [3:0]  _GEN_10 = {{_write_arbs_3_io_in_0_ready}, {_write_arbs_2_io_in_0_ready}, {_write_arbs_1_io_in_0_ready}, {~(|(io_write_0_bits_idx[1:0])) & _write_arbs_0_io_in_0_ready}};	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47, :140:30, :143:{82,97}, :146:{50,59,79}]
  wire [5:0]  _GEN_11 = {2'h0, io_write_1_bits_idx[5:2]};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:145:{41,65}]
  wire [3:0]  _GEN_12 = {{_write_arbs_3_io_in_1_ready}, {_write_arbs_2_io_in_1_ready}, {_write_arbs_1_io_in_1_ready}, {~(|(io_write_1_bits_idx[1:0])) & _write_arbs_0_io_in_1_ready}};	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47, :140:30, :143:{82,97}, :146:{50,59,79}]
  always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
    REG <= io_read_0_bits_idx[1:0];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:74, :136:43]
    REG_1 <= io_read_1_bits_idx[1:0];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:74, :136:43]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
    initial begin	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
        `INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
        REG = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :136:43]
        REG_1 = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :136:43]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  L1MetadataArrayBank arrays_0 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .clock                        (clock),
    .reset                        (reset),
    .io_read_ready                (_arrays_0_io_read_ready),
    .io_read_valid                (_arbs_0_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_read_bits_idx             (_arbs_0_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_write_ready               (_arrays_0_io_write_ready),
    .io_write_valid               (_write_arbs_0_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_idx            (_write_arbs_0_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_way_en         (_write_arbs_0_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_data_coh_state (_write_arbs_0_io_out_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_data_tag       (_write_arbs_0_io_out_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_resp_0_coh_state          (_arrays_0_io_resp_0_coh_state),
    .io_resp_0_tag                (_arrays_0_io_resp_0_tag),
    .io_resp_1_coh_state          (_arrays_0_io_resp_1_coh_state),
    .io_resp_1_tag                (_arrays_0_io_resp_1_tag),
    .io_resp_2_coh_state          (_arrays_0_io_resp_2_coh_state),
    .io_resp_2_tag                (_arrays_0_io_resp_2_tag),
    .io_resp_3_coh_state          (_arrays_0_io_resp_3_coh_state),
    .io_resp_3_tag                (_arrays_0_io_resp_3_tag)
  );
  L1MetadataArrayBank arrays_1 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .clock                        (clock),
    .reset                        (reset),
    .io_read_ready                (_arrays_1_io_read_ready),
    .io_read_valid                (_arbs_1_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_read_bits_idx             (_arbs_1_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_write_ready               (_arrays_1_io_write_ready),
    .io_write_valid               (_write_arbs_1_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_idx            (_write_arbs_1_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_way_en         (_write_arbs_1_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_data_coh_state (_write_arbs_1_io_out_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_data_tag       (_write_arbs_1_io_out_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_resp_0_coh_state          (_arrays_1_io_resp_0_coh_state),
    .io_resp_0_tag                (_arrays_1_io_resp_0_tag),
    .io_resp_1_coh_state          (_arrays_1_io_resp_1_coh_state),
    .io_resp_1_tag                (_arrays_1_io_resp_1_tag),
    .io_resp_2_coh_state          (_arrays_1_io_resp_2_coh_state),
    .io_resp_2_tag                (_arrays_1_io_resp_2_tag),
    .io_resp_3_coh_state          (_arrays_1_io_resp_3_coh_state),
    .io_resp_3_tag                (_arrays_1_io_resp_3_tag)
  );
  L1MetadataArrayBank arrays_2 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .clock                        (clock),
    .reset                        (reset),
    .io_read_ready                (_arrays_2_io_read_ready),
    .io_read_valid                (_arbs_2_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_read_bits_idx             (_arbs_2_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_write_ready               (_arrays_2_io_write_ready),
    .io_write_valid               (_write_arbs_2_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_idx            (_write_arbs_2_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_way_en         (_write_arbs_2_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_data_coh_state (_write_arbs_2_io_out_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_data_tag       (_write_arbs_2_io_out_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_resp_0_coh_state          (_arrays_2_io_resp_0_coh_state),
    .io_resp_0_tag                (_arrays_2_io_resp_0_tag),
    .io_resp_1_coh_state          (_arrays_2_io_resp_1_coh_state),
    .io_resp_1_tag                (_arrays_2_io_resp_1_tag),
    .io_resp_2_coh_state          (_arrays_2_io_resp_2_coh_state),
    .io_resp_2_tag                (_arrays_2_io_resp_2_tag),
    .io_resp_3_coh_state          (_arrays_2_io_resp_3_coh_state),
    .io_resp_3_tag                (_arrays_2_io_resp_3_tag)
  );
  L1MetadataArrayBank arrays_3 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .clock                        (clock),
    .reset                        (reset),
    .io_read_ready                (_arrays_3_io_read_ready),
    .io_read_valid                (_arbs_3_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_read_bits_idx             (_arbs_3_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_write_ready               (_arrays_3_io_write_ready),
    .io_write_valid               (_write_arbs_3_io_out_valid),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_idx            (_write_arbs_3_io_out_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_way_en         (_write_arbs_3_io_out_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_data_coh_state (_write_arbs_3_io_out_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_write_bits_data_tag       (_write_arbs_3_io_out_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_resp_0_coh_state          (_arrays_3_io_resp_0_coh_state),
    .io_resp_0_tag                (_arrays_3_io_resp_0_tag),
    .io_resp_1_coh_state          (_arrays_3_io_resp_1_coh_state),
    .io_resp_1_tag                (_arrays_3_io_resp_1_tag),
    .io_resp_2_coh_state          (_arrays_3_io_resp_2_coh_state),
    .io_resp_2_tag                (_arrays_3_io_resp_2_tag),
    .io_resp_3_coh_state          (_arrays_3_io_resp_3_coh_state),
    .io_resp_3_tag                (_arrays_3_io_resp_3_tag)
  );
  Arbiter2_L1MetaReadReq arbs_0 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_in_0_ready    (_arbs_0_io_in_0_ready),
    .io_in_0_valid    (io_read_0_valid & ~(|(io_read_0_bits_idx[1:0]))),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:{52,74,89}]
    .io_in_0_bits_idx (_GEN),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:133:35]
    .io_in_1_ready    (_arbs_0_io_in_1_ready),
    .io_in_1_valid    (io_read_1_valid & ~(|(io_read_1_bits_idx[1:0]))),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:{52,74,89}]
    .io_in_1_bits_idx (_GEN_4),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:133:35]
    .io_out_ready     (_arrays_0_io_read_ready),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .io_out_valid     (_arbs_0_io_out_valid),
    .io_out_bits_idx  (_arbs_0_io_out_bits_idx)
  );
  Arbiter2_L1MetaReadReq arbs_1 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_in_0_ready    (_arbs_1_io_in_0_ready),
    .io_in_0_valid    (io_read_0_valid & io_read_0_bits_idx[1:0] == 2'h1),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:{52,74,89}]
    .io_in_0_bits_idx (_GEN),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:133:35]
    .io_in_1_ready    (_arbs_1_io_in_1_ready),
    .io_in_1_valid    (io_read_1_valid & io_read_1_bits_idx[1:0] == 2'h1),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:{52,74,89}]
    .io_in_1_bits_idx (_GEN_4),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:133:35]
    .io_out_ready     (_arrays_1_io_read_ready),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .io_out_valid     (_arbs_1_io_out_valid),
    .io_out_bits_idx  (_arbs_1_io_out_bits_idx)
  );
  Arbiter2_L1MetaReadReq arbs_2 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_in_0_ready    (_arbs_2_io_in_0_ready),
    .io_in_0_valid    (io_read_0_valid & io_read_0_bits_idx[1:0] == 2'h2),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:{52,74,89}]
    .io_in_0_bits_idx (_GEN),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:133:35]
    .io_in_1_ready    (_arbs_2_io_in_1_ready),
    .io_in_1_valid    (io_read_1_valid & io_read_1_bits_idx[1:0] == 2'h2),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:{52,74,89}]
    .io_in_1_bits_idx (_GEN_4),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:133:35]
    .io_out_ready     (_arrays_2_io_read_ready),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .io_out_valid     (_arbs_2_io_out_valid),
    .io_out_bits_idx  (_arbs_2_io_out_bits_idx)
  );
  Arbiter2_L1MetaReadReq arbs_3 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:125:41]
    .io_in_0_ready    (_arbs_3_io_in_0_ready),
    .io_in_0_valid    (io_read_0_valid & (&(io_read_0_bits_idx[1:0]))),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:{52,74,89}]
    .io_in_0_bits_idx (_GEN),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:133:35]
    .io_in_1_ready    (_arbs_3_io_in_1_ready),
    .io_in_1_valid    (io_read_1_valid & (&(io_read_1_bits_idx[1:0]))),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:{52,74,89}]
    .io_in_1_bits_idx (_GEN_4),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:133:35]
    .io_out_ready     (_arrays_3_io_read_ready),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .io_out_valid     (_arbs_3_io_out_valid),
    .io_out_bits_idx  (_arbs_3_io_out_bits_idx)
  );
  Arbiter2_L1MetaWriteReq write_arbs_0 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_in_0_ready               (_write_arbs_0_io_in_0_ready),
    .io_in_0_valid               (io_write_0_valid & ~(|(io_write_0_bits_idx[1:0]))),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:143:{59,82,97}]
    .io_in_0_bits_idx            (_GEN_9),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:145:41]
    .io_in_0_bits_way_en         (io_write_0_bits_way_en),
    .io_in_0_bits_data_coh_state (io_write_0_bits_data_coh_state),
    .io_in_0_bits_data_tag       (io_write_0_bits_data_tag),
    .io_in_1_ready               (_write_arbs_0_io_in_1_ready),
    .io_in_1_valid               (io_write_1_valid & ~(|(io_write_1_bits_idx[1:0]))),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:143:{59,82,97}]
    .io_in_1_bits_idx            (_GEN_11),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:145:41]
    .io_in_1_bits_way_en         (io_write_1_bits_way_en),
    .io_in_1_bits_data_coh_state (io_write_1_bits_data_coh_state),
    .io_in_1_bits_data_tag       (io_write_1_bits_data_tag),
    .io_out_ready                (_arrays_0_io_write_ready),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .io_out_valid                (_write_arbs_0_io_out_valid),
    .io_out_bits_idx             (_write_arbs_0_io_out_bits_idx),
    .io_out_bits_way_en          (_write_arbs_0_io_out_bits_way_en),
    .io_out_bits_data_coh_state  (_write_arbs_0_io_out_bits_data_coh_state),
    .io_out_bits_data_tag        (_write_arbs_0_io_out_bits_data_tag)
  );
  Arbiter2_L1MetaWriteReq write_arbs_1 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_in_0_ready               (_write_arbs_1_io_in_0_ready),
    .io_in_0_valid               (io_write_0_valid & io_write_0_bits_idx[1:0] == 2'h1),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:89, :143:{59,82,97}]
    .io_in_0_bits_idx            (_GEN_9),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:145:41]
    .io_in_0_bits_way_en         (io_write_0_bits_way_en),
    .io_in_0_bits_data_coh_state (io_write_0_bits_data_coh_state),
    .io_in_0_bits_data_tag       (io_write_0_bits_data_tag),
    .io_in_1_ready               (_write_arbs_1_io_in_1_ready),
    .io_in_1_valid               (io_write_1_valid & io_write_1_bits_idx[1:0] == 2'h1),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:89, :143:{59,82,97}]
    .io_in_1_bits_idx            (_GEN_11),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:145:41]
    .io_in_1_bits_way_en         (io_write_1_bits_way_en),
    .io_in_1_bits_data_coh_state (io_write_1_bits_data_coh_state),
    .io_in_1_bits_data_tag       (io_write_1_bits_data_tag),
    .io_out_ready                (_arrays_1_io_write_ready),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .io_out_valid                (_write_arbs_1_io_out_valid),
    .io_out_bits_idx             (_write_arbs_1_io_out_bits_idx),
    .io_out_bits_way_en          (_write_arbs_1_io_out_bits_way_en),
    .io_out_bits_data_coh_state  (_write_arbs_1_io_out_bits_data_coh_state),
    .io_out_bits_data_tag        (_write_arbs_1_io_out_bits_data_tag)
  );
  Arbiter2_L1MetaWriteReq write_arbs_2 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_in_0_ready               (_write_arbs_2_io_in_0_ready),
    .io_in_0_valid               (io_write_0_valid & io_write_0_bits_idx[1:0] == 2'h2),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:89, :143:{59,82,97}]
    .io_in_0_bits_idx            (_GEN_9),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:145:41]
    .io_in_0_bits_way_en         (io_write_0_bits_way_en),
    .io_in_0_bits_data_coh_state (io_write_0_bits_data_coh_state),
    .io_in_0_bits_data_tag       (io_write_0_bits_data_tag),
    .io_in_1_ready               (_write_arbs_2_io_in_1_ready),
    .io_in_1_valid               (io_write_1_valid & io_write_1_bits_idx[1:0] == 2'h2),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:131:89, :143:{59,82,97}]
    .io_in_1_bits_idx            (_GEN_11),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:145:41]
    .io_in_1_bits_way_en         (io_write_1_bits_way_en),
    .io_in_1_bits_data_coh_state (io_write_1_bits_data_coh_state),
    .io_in_1_bits_data_tag       (io_write_1_bits_data_tag),
    .io_out_ready                (_arrays_2_io_write_ready),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .io_out_valid                (_write_arbs_2_io_out_valid),
    .io_out_bits_idx             (_write_arbs_2_io_out_bits_idx),
    .io_out_bits_way_en          (_write_arbs_2_io_out_bits_way_en),
    .io_out_bits_data_coh_state  (_write_arbs_2_io_out_bits_data_coh_state),
    .io_out_bits_data_tag        (_write_arbs_2_io_out_bits_data_tag)
  );
  Arbiter2_L1MetaWriteReq write_arbs_3 (	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:126:47]
    .io_in_0_ready               (_write_arbs_3_io_in_0_ready),
    .io_in_0_valid               (io_write_0_valid & (&(io_write_0_bits_idx[1:0]))),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:143:{59,82,97}]
    .io_in_0_bits_idx            (_GEN_9),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:145:41]
    .io_in_0_bits_way_en         (io_write_0_bits_way_en),
    .io_in_0_bits_data_coh_state (io_write_0_bits_data_coh_state),
    .io_in_0_bits_data_tag       (io_write_0_bits_data_tag),
    .io_in_1_ready               (_write_arbs_3_io_in_1_ready),
    .io_in_1_valid               (io_write_1_valid & (&(io_write_1_bits_idx[1:0]))),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:143:{59,82,97}]
    .io_in_1_bits_idx            (_GEN_11),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:145:41]
    .io_in_1_bits_way_en         (io_write_1_bits_way_en),
    .io_in_1_bits_data_coh_state (io_write_1_bits_data_coh_state),
    .io_in_1_bits_data_tag       (io_write_1_bits_data_tag),
    .io_out_ready                (_arrays_3_io_write_ready),	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:124:43]
    .io_out_valid                (_write_arbs_3_io_out_valid),
    .io_out_bits_idx             (_write_arbs_3_io_out_bits_idx),
    .io_out_bits_way_en          (_write_arbs_3_io_out_bits_way_en),
    .io_out_bits_data_coh_state  (_write_arbs_3_io_out_bits_data_coh_state),
    .io_out_bits_data_tag        (_write_arbs_3_io_out_bits_data_tag)
  );
  assign io_read_0_ready = _GEN_0[io_read_0_bits_idx[1:0]];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :131:74, :134:{49,58,77}]
  assign io_read_1_ready = _GEN_5[io_read_1_bits_idx[1:0]];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :131:74, :134:{49,58,77}]
  assign io_write_0_ready = _GEN_10[io_write_0_bits_idx[1:0]];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :143:82, :146:{50,59,79}]
  assign io_write_1_ready = _GEN_12[io_write_1_bits_idx[1:0]];	// @[generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :143:82, :146:{50,59,79}]
  assign io_resp_0_0_coh_state = (_GEN_1 ? _arrays_0_io_resp_0_coh_state : 2'h0) | (_GEN_2 ? _arrays_1_io_resp_0_coh_state : 2'h0) | (_GEN_3 ? _arrays_2_io_resp_0_coh_state : 2'h0) | ((&REG) ? _arrays_3_io_resp_0_coh_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_0_0_tag = (_GEN_1 ? _arrays_0_io_resp_0_tag : 20'h0) | (_GEN_2 ? _arrays_1_io_resp_0_tag : 20'h0) | (_GEN_3 ? _arrays_2_io_resp_0_tag : 20'h0) | ((&REG) ? _arrays_3_io_resp_0_tag : 20'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_0_1_coh_state = (_GEN_1 ? _arrays_0_io_resp_1_coh_state : 2'h0) | (_GEN_2 ? _arrays_1_io_resp_1_coh_state : 2'h0) | (_GEN_3 ? _arrays_2_io_resp_1_coh_state : 2'h0) | ((&REG) ? _arrays_3_io_resp_1_coh_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_0_1_tag = (_GEN_1 ? _arrays_0_io_resp_1_tag : 20'h0) | (_GEN_2 ? _arrays_1_io_resp_1_tag : 20'h0) | (_GEN_3 ? _arrays_2_io_resp_1_tag : 20'h0) | ((&REG) ? _arrays_3_io_resp_1_tag : 20'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_0_2_coh_state = (_GEN_1 ? _arrays_0_io_resp_2_coh_state : 2'h0) | (_GEN_2 ? _arrays_1_io_resp_2_coh_state : 2'h0) | (_GEN_3 ? _arrays_2_io_resp_2_coh_state : 2'h0) | ((&REG) ? _arrays_3_io_resp_2_coh_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_0_2_tag = (_GEN_1 ? _arrays_0_io_resp_2_tag : 20'h0) | (_GEN_2 ? _arrays_1_io_resp_2_tag : 20'h0) | (_GEN_3 ? _arrays_2_io_resp_2_tag : 20'h0) | ((&REG) ? _arrays_3_io_resp_2_tag : 20'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_0_3_coh_state = (_GEN_1 ? _arrays_0_io_resp_3_coh_state : 2'h0) | (_GEN_2 ? _arrays_1_io_resp_3_coh_state : 2'h0) | (_GEN_3 ? _arrays_2_io_resp_3_coh_state : 2'h0) | ((&REG) ? _arrays_3_io_resp_3_coh_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_0_3_tag = (_GEN_1 ? _arrays_0_io_resp_3_tag : 20'h0) | (_GEN_2 ? _arrays_1_io_resp_3_tag : 20'h0) | (_GEN_3 ? _arrays_2_io_resp_3_tag : 20'h0) | ((&REG) ? _arrays_3_io_resp_3_tag : 20'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_1_0_coh_state = (_GEN_6 ? _arrays_0_io_resp_0_coh_state : 2'h0) | (_GEN_7 ? _arrays_1_io_resp_0_coh_state : 2'h0) | (_GEN_8 ? _arrays_2_io_resp_0_coh_state : 2'h0) | ((&REG_1) ? _arrays_3_io_resp_0_coh_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_1_0_tag = (_GEN_6 ? _arrays_0_io_resp_0_tag : 20'h0) | (_GEN_7 ? _arrays_1_io_resp_0_tag : 20'h0) | (_GEN_8 ? _arrays_2_io_resp_0_tag : 20'h0) | ((&REG_1) ? _arrays_3_io_resp_0_tag : 20'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_1_1_coh_state = (_GEN_6 ? _arrays_0_io_resp_1_coh_state : 2'h0) | (_GEN_7 ? _arrays_1_io_resp_1_coh_state : 2'h0) | (_GEN_8 ? _arrays_2_io_resp_1_coh_state : 2'h0) | ((&REG_1) ? _arrays_3_io_resp_1_coh_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_1_1_tag = (_GEN_6 ? _arrays_0_io_resp_1_tag : 20'h0) | (_GEN_7 ? _arrays_1_io_resp_1_tag : 20'h0) | (_GEN_8 ? _arrays_2_io_resp_1_tag : 20'h0) | ((&REG_1) ? _arrays_3_io_resp_1_tag : 20'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_1_2_coh_state = (_GEN_6 ? _arrays_0_io_resp_2_coh_state : 2'h0) | (_GEN_7 ? _arrays_1_io_resp_2_coh_state : 2'h0) | (_GEN_8 ? _arrays_2_io_resp_2_coh_state : 2'h0) | ((&REG_1) ? _arrays_3_io_resp_2_coh_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_1_2_tag = (_GEN_6 ? _arrays_0_io_resp_2_tag : 20'h0) | (_GEN_7 ? _arrays_1_io_resp_2_tag : 20'h0) | (_GEN_8 ? _arrays_2_io_resp_2_tag : 20'h0) | ((&REG_1) ? _arrays_3_io_resp_2_tag : 20'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_1_3_coh_state = (_GEN_6 ? _arrays_0_io_resp_3_coh_state : 2'h0) | (_GEN_7 ? _arrays_1_io_resp_3_coh_state : 2'h0) | (_GEN_8 ? _arrays_2_io_resp_3_coh_state : 2'h0) | ((&REG_1) ? _arrays_3_io_resp_3_coh_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:161:16, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_resp_1_3_tag = (_GEN_6 ? _arrays_0_io_resp_3_tag : 20'h0) | (_GEN_7 ? _arrays_1_io_resp_3_tag : 20'h0) | (_GEN_8 ? _arrays_2_io_resp_3_tag : 20'h0) | ((&REG_1) ? _arrays_3_io_resp_3_tag : 20'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/shuttle/src/main/scala/dmem/TagArray.scala:94:7, :124:43, :136:43, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
endmodule

