<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Single-Cycle-RISC-Verilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_ALU_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_ALU_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_ALU_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_ALU_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flip_flop_16_bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_flip_flop_16_bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="D_flip_flop_16_bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_flip_flop_16_bit_D_flip_flop_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flip_flop_16_bit_D_flip_flop_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_16_bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder_16_bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder_16_bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_16_bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_16_bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_3_to_8_en.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder_3_to_8_en.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decoder_3_to_8_en.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_3_to_8_en_decoder_3_to_8_en_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_3_to_8_en_decoder_3_to_8_en_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="full_adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_full_adder_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_full_adder_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_8_to_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplexer_8_to_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="multiplexer_8_to_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_8_to_1_16_bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplexer_8_to_1_16_bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="multiplexer_8_to_1_16_bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_8_to_1_16_bit_multiplexer_8_to_1_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_8_to_1_16_bit_multiplexer_8_to_1_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_8_to_1_multiplexer_8_to_1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_8_to_1_multiplexer_8_to_1_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_16_bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file_16_bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file_16_bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_16_bit_register_file_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_16_bit_register_file_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1669709600" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1669709600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669872451" xil_pn:in_ck="-9174667297487921142" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1669872451">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="D_flip_flop_16_bit.v"/>
      <outfile xil_pn:name="adder_16_bit.v"/>
      <outfile xil_pn:name="decoder_3_to_8_en.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="multiplexer_8_to_1.v"/>
      <outfile xil_pn:name="multiplexer_8_to_1_16_bit.v"/>
      <outfile xil_pn:name="register_file_16_bit.v"/>
      <outfile xil_pn:name="tb_ALU.v"/>
      <outfile xil_pn:name="tb_D_flip_flop_16_bit.v"/>
      <outfile xil_pn:name="tb_adder_16_bit.v"/>
      <outfile xil_pn:name="tb_deocder_3_to_8_en.v"/>
      <outfile xil_pn:name="tb_full_adder.v"/>
      <outfile xil_pn:name="tb_multiplexer_8_to_1.v"/>
      <outfile xil_pn:name="tb_multiplexer_8_to_1_16_bit.v"/>
      <outfile xil_pn:name="tb_register_file_16_bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1669872417" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8590818332073006612" xil_pn:start_ts="1669872417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669872417" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8691588836934887036" xil_pn:start_ts="1669872417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669865464" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4650017200690920200" xil_pn:start_ts="1669865464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1669872761" xil_pn:in_ck="-9174667297487921142" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1669872761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="D_flip_flop_16_bit.v"/>
      <outfile xil_pn:name="adder_16_bit.v"/>
      <outfile xil_pn:name="decoder_3_to_8_en.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="multiplexer_8_to_1.v"/>
      <outfile xil_pn:name="multiplexer_8_to_1_16_bit.v"/>
      <outfile xil_pn:name="register_file_16_bit.v"/>
      <outfile xil_pn:name="tb_ALU.v"/>
      <outfile xil_pn:name="tb_D_flip_flop_16_bit.v"/>
      <outfile xil_pn:name="tb_adder_16_bit.v"/>
      <outfile xil_pn:name="tb_deocder_3_to_8_en.v"/>
      <outfile xil_pn:name="tb_full_adder.v"/>
      <outfile xil_pn:name="tb_multiplexer_8_to_1.v"/>
      <outfile xil_pn:name="tb_multiplexer_8_to_1_16_bit.v"/>
      <outfile xil_pn:name="tb_register_file_16_bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1669872764" xil_pn:in_ck="-9174667297487921142" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9146445078128306496" xil_pn:start_ts="1669872761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_ALU_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ALU_ALU_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1669872764" xil_pn:in_ck="3498063623263368565" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9146242092699239517" xil_pn:start_ts="1669872764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_ALU_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
