

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11'
================================================================
* Date:           Fri Mar 28 16:44:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.527 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  30.000 ns|  30.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      22|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      99|    -|
|Register         |        -|     -|     261|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     261|     121|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln146_fu_262_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln146_fu_256_p2  |      icmp|   0|  0|  12|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_j  |   9|          2|    3|          6|
    |empty_67_fu_76      |   9|          2|   32|         64|
    |empty_68_fu_80      |   9|          2|   32|         64|
    |empty_69_fu_84      |   9|          2|   32|         64|
    |empty_70_fu_88      |   9|          2|   32|         64|
    |empty_71_fu_92      |   9|          2|   32|         64|
    |empty_72_fu_96      |   9|          2|   32|         64|
    |empty_73_fu_100     |   9|          2|   32|         64|
    |empty_fu_72         |   9|          2|   32|         64|
    |j_2_fu_68           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  99|         22|  263|        526|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |empty_67_fu_76   |  32|   0|   32|          0|
    |empty_68_fu_80   |  32|   0|   32|          0|
    |empty_69_fu_84   |  32|   0|   32|          0|
    |empty_70_fu_88   |  32|   0|   32|          0|
    |empty_71_fu_92   |  32|   0|   32|          0|
    |empty_72_fu_96   |  32|   0|   32|          0|
    |empty_73_fu_100  |  32|   0|   32|          0|
    |empty_fu_72      |  32|   0|   32|          0|
    |j_2_fu_68        |   3|   0|    3|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 261|   0|  261|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11|  return value|
|qscale1_7_promoted  |   in|   32|     ap_none|                                     qscale1_7_promoted|        scalar|
|qscale1_6_promoted  |   in|   32|     ap_none|                                     qscale1_6_promoted|        scalar|
|qscale1_1_promoted  |   in|   32|     ap_none|                                     qscale1_1_promoted|        scalar|
|qscale1_0_promoted  |   in|   32|     ap_none|                                     qscale1_0_promoted|        scalar|
|qscale1_3_promoted  |   in|   32|     ap_none|                                     qscale1_3_promoted|        scalar|
|qscale1_2_promoted  |   in|   32|     ap_none|                                     qscale1_2_promoted|        scalar|
|qscale1_5_promoted  |   in|   32|     ap_none|                                     qscale1_5_promoted|        scalar|
|qscale1_4_promoted  |   in|   32|     ap_none|                                     qscale1_4_promoted|        scalar|
|p_out               |  out|   32|      ap_vld|                                                  p_out|       pointer|
|p_out_ap_vld        |  out|    1|      ap_vld|                                                  p_out|       pointer|
|p_out1              |  out|   32|      ap_vld|                                                 p_out1|       pointer|
|p_out1_ap_vld       |  out|    1|      ap_vld|                                                 p_out1|       pointer|
|p_out2              |  out|   32|      ap_vld|                                                 p_out2|       pointer|
|p_out2_ap_vld       |  out|    1|      ap_vld|                                                 p_out2|       pointer|
|p_out3              |  out|   32|      ap_vld|                                                 p_out3|       pointer|
|p_out3_ap_vld       |  out|    1|      ap_vld|                                                 p_out3|       pointer|
|p_out4              |  out|   32|      ap_vld|                                                 p_out4|       pointer|
|p_out4_ap_vld       |  out|    1|      ap_vld|                                                 p_out4|       pointer|
|p_out5              |  out|   32|      ap_vld|                                                 p_out5|       pointer|
|p_out5_ap_vld       |  out|    1|      ap_vld|                                                 p_out5|       pointer|
|p_out6              |  out|   32|      ap_vld|                                                 p_out6|       pointer|
|p_out6_ap_vld       |  out|    1|      ap_vld|                                                 p_out6|       pointer|
|p_out7              |  out|   32|      ap_vld|                                                 p_out7|       pointer|
|p_out7_ap_vld       |  out|    1|      ap_vld|                                                 p_out7|       pointer|
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [src/awq_macro.cpp:146]   --->   Operation 4 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_67 = alloca i32 1"   --->   Operation 6 'alloca' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_68 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_69 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_70 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_71 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_72 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_73 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%qscale1_4_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale1_4_promoted"   --->   Operation 13 'read' 'qscale1_4_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%qscale1_5_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale1_5_promoted"   --->   Operation 14 'read' 'qscale1_5_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qscale1_2_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale1_2_promoted"   --->   Operation 15 'read' 'qscale1_2_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qscale1_3_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale1_3_promoted"   --->   Operation 16 'read' 'qscale1_3_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qscale1_0_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale1_0_promoted"   --->   Operation 17 'read' 'qscale1_0_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qscale1_1_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale1_1_promoted"   --->   Operation 18 'read' 'qscale1_1_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qscale1_6_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale1_6_promoted"   --->   Operation 19 'read' 'qscale1_6_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%qscale1_7_promoted_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale1_7_promoted"   --->   Operation 20 'read' 'qscale1_7_promoted_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale1_7_promoted_read, i32 %empty_73"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale1_6_promoted_read, i32 %empty_72"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale1_1_promoted_read, i32 %empty_71"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale1_0_promoted_read, i32 %empty_70"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale1_3_promoted_read, i32 %empty_69"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale1_2_promoted_read, i32 %empty_68"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale1_5_promoted_read, i32 %empty_67"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %qscale1_4_promoted_read, i32 %empty"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln146 = store i3 0, i3 %j_2" [src/awq_macro.cpp:146]   --->   Operation 29 'store' 'store_ln146' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i169"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j = load i3 %j_2" [src/awq_macro.cpp:146]   --->   Operation 31 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%icmp_ln146 = icmp_eq  i3 %j, i3 4" [src/awq_macro.cpp:146]   --->   Operation 32 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%add_ln146 = add i3 %j, i3 1" [src/awq_macro.cpp:146]   --->   Operation 33 'add' 'add_ln146' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.body.i169.split, void %for.cond.cleanup.i153.exitStub" [src/awq_macro.cpp:146]   --->   Operation 34 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i3 %j" [src/awq_macro.cpp:146]   --->   Operation 35 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:146]   --->   Operation 36 'specpipeline' 'specpipeline_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/awq_macro.cpp:146]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/awq_macro.cpp:146]   --->   Operation 38 'specloopname' 'specloopname_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.54ns)   --->   "%switch_ln150 = switch i2 %trunc_ln146, void %arrayidx23.i168673.case.7, i2 0, void %arrayidx23.i168673.case.1, i2 1, void %arrayidx23.i168673.case.3, i2 2, void %for.body.i169.split.arrayidx23.i168673.exit_crit_edge" [src/awq_macro.cpp:150]   --->   Operation 39 'switch' 'switch_ln150' <Predicate = (!icmp_ln146)> <Delay = 0.54>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_67"   --->   Operation 40 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 2)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 2)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx23.i168673.exit" [src/awq_macro.cpp:150]   --->   Operation 42 'br' 'br_ln150' <Predicate = (!icmp_ln146 & trunc_ln146 == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_69"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 1)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_68"   --->   Operation 44 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 1)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx23.i168673.exit" [src/awq_macro.cpp:151]   --->   Operation 45 'br' 'br_ln151' <Predicate = (!icmp_ln146 & trunc_ln146 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_71"   --->   Operation 46 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 0)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_70"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 0)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx23.i168673.exit" [src/awq_macro.cpp:151]   --->   Operation 48 'br' 'br_ln151' <Predicate = (!icmp_ln146 & trunc_ln146 == 0)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_73"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 3)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 3.05176e-05, i32 %empty_72"   --->   Operation 50 'store' 'store_ln0' <Predicate = (!icmp_ln146 & trunc_ln146 == 3)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx23.i168673.exit" [src/awq_macro.cpp:151]   --->   Operation 51 'br' 'br_ln151' <Predicate = (!icmp_ln146 & trunc_ln146 == 3)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln146 = store i3 %add_ln146, i3 %j_2" [src/awq_macro.cpp:146]   --->   Operation 52 'store' 'store_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.body.i169" [src/awq_macro.cpp:146]   --->   Operation 53 'br' 'br_ln146' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty"   --->   Operation 54 'load' 'p_load23' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_load22 = load i32 %empty_67"   --->   Operation 55 'load' 'p_load22' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_load21 = load i32 %empty_68"   --->   Operation 56 'load' 'p_load21' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_load20 = load i32 %empty_69"   --->   Operation 57 'load' 'p_load20' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_load19 = load i32 %empty_70"   --->   Operation 58 'load' 'p_load19' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty_71"   --->   Operation 59 'load' 'p_load18' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_load17 = load i32 %empty_72"   --->   Operation 60 'load' 'p_load17' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_73"   --->   Operation 61 'load' 'p_load' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out1, i32 %p_load17"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out2, i32 %p_load18"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out3, i32 %p_load19"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out4, i32 %p_load20"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out5, i32 %p_load21"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out6, i32 %p_load22"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out7, i32 %p_load23"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln146)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ qscale1_7_promoted]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale1_6_promoted]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale1_1_promoted]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale1_0_promoted]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale1_3_promoted]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale1_2_promoted]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale1_5_promoted]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ qscale1_4_promoted]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                     (alloca           ) [ 01]
empty                   (alloca           ) [ 01]
empty_67                (alloca           ) [ 01]
empty_68                (alloca           ) [ 01]
empty_69                (alloca           ) [ 01]
empty_70                (alloca           ) [ 01]
empty_71                (alloca           ) [ 01]
empty_72                (alloca           ) [ 01]
empty_73                (alloca           ) [ 01]
qscale1_4_promoted_read (read             ) [ 00]
qscale1_5_promoted_read (read             ) [ 00]
qscale1_2_promoted_read (read             ) [ 00]
qscale1_3_promoted_read (read             ) [ 00]
qscale1_0_promoted_read (read             ) [ 00]
qscale1_1_promoted_read (read             ) [ 00]
qscale1_6_promoted_read (read             ) [ 00]
qscale1_7_promoted_read (read             ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln146             (store            ) [ 00]
br_ln0                  (br               ) [ 00]
j                       (load             ) [ 00]
icmp_ln146              (icmp             ) [ 01]
add_ln146               (add              ) [ 00]
br_ln146                (br               ) [ 00]
trunc_ln146             (trunc            ) [ 01]
specpipeline_ln146      (specpipeline     ) [ 00]
speclooptripcount_ln146 (speclooptripcount) [ 00]
specloopname_ln146      (specloopname     ) [ 00]
switch_ln150            (switch           ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
br_ln150                (br               ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
br_ln151                (br               ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
br_ln151                (br               ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
br_ln151                (br               ) [ 00]
store_ln146             (store            ) [ 00]
br_ln146                (br               ) [ 00]
p_load23                (load             ) [ 00]
p_load22                (load             ) [ 00]
p_load21                (load             ) [ 00]
p_load20                (load             ) [ 00]
p_load19                (load             ) [ 00]
p_load18                (load             ) [ 00]
p_load17                (load             ) [ 00]
p_load                  (load             ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
write_ln0               (write            ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="qscale1_7_promoted">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale1_7_promoted"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="qscale1_6_promoted">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale1_6_promoted"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="qscale1_1_promoted">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale1_1_promoted"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="qscale1_0_promoted">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale1_0_promoted"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="qscale1_3_promoted">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale1_3_promoted"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="qscale1_2_promoted">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale1_2_promoted"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="qscale1_5_promoted">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale1_5_promoted"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="qscale1_4_promoted">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qscale1_4_promoted"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_out3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_out4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_out5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_out6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_out7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="empty_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="empty_67_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_67/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_68_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_68/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_69_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_69/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_70_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_70/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_71_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_71/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_72_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_72/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_73_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_73/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="qscale1_4_promoted_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale1_4_promoted_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="qscale1_5_promoted_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale1_5_promoted_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="qscale1_2_promoted_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale1_2_promoted_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="qscale1_3_promoted_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale1_3_promoted_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="qscale1_0_promoted_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale1_0_promoted_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="qscale1_1_promoted_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale1_1_promoted_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="qscale1_6_promoted_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale1_6_promoted_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="qscale1_7_promoted_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qscale1_7_promoted_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln0_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln0_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln0_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln0_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln0_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln0_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln0_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln0_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln146_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln146_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln146_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln146_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln0_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln0_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln0_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln0_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln0_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln146_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_load23_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load23/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_load22_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load22/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_load21_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load21/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_load20_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load20/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_load19_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load19/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_load18_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load18/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_load17_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load17/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="j_2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="empty_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="363" class="1005" name="empty_67_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_67 "/>
</bind>
</comp>

<comp id="370" class="1005" name="empty_68_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_68 "/>
</bind>
</comp>

<comp id="377" class="1005" name="empty_69_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="384" class="1005" name="empty_70_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_70 "/>
</bind>
</comp>

<comp id="391" class="1005" name="empty_71_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="398" class="1005" name="empty_72_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_72 "/>
</bind>
</comp>

<comp id="405" class="1005" name="empty_73_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_73 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="146" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="140" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="134" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="128" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="122" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="116" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="110" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="104" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="262" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="352"><net_src comp="68" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="359"><net_src comp="72" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="366"><net_src comp="76" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="373"><net_src comp="80" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="380"><net_src comp="84" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="387"><net_src comp="88" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="394"><net_src comp="92" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="401"><net_src comp="96" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="408"><net_src comp="100" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="345" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {1 }
	Port: p_out1 | {1 }
	Port: p_out2 | {1 }
	Port: p_out3 | {1 }
	Port: p_out4 | {1 }
	Port: p_out5 | {1 }
	Port: p_out6 | {1 }
	Port: p_out7 | {1 }
 - Input state : 
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 : qscale1_7_promoted | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 : qscale1_6_promoted | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 : qscale1_1_promoted | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 : qscale1_0_promoted | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 : qscale1_3_promoted | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 : qscale1_2_promoted | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 : qscale1_5_promoted | {1 }
	Port: Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11 : qscale1_4_promoted | {1 }
  - Chain level:
	State 1
		store_ln146 : 1
		j : 1
		icmp_ln146 : 2
		add_ln146 : 2
		br_ln146 : 3
		trunc_ln146 : 2
		switch_ln150 : 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln146 : 3
		p_load23 : 1
		p_load22 : 1
		p_load21 : 1
		p_load20 : 1
		p_load19 : 1
		p_load18 : 1
		p_load17 : 1
		p_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln146_fu_256          |    0    |    10   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln146_fu_262          |    0    |    10   |
|----------|-------------------------------------|---------|---------|
|          | qscale1_4_promoted_read_read_fu_104 |    0    |    0    |
|          | qscale1_5_promoted_read_read_fu_110 |    0    |    0    |
|          | qscale1_2_promoted_read_read_fu_116 |    0    |    0    |
|   read   | qscale1_3_promoted_read_read_fu_122 |    0    |    0    |
|          | qscale1_0_promoted_read_read_fu_128 |    0    |    0    |
|          | qscale1_1_promoted_read_read_fu_134 |    0    |    0    |
|          | qscale1_6_promoted_read_read_fu_140 |    0    |    0    |
|          | qscale1_7_promoted_read_read_fu_146 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        write_ln0_write_fu_152       |    0    |    0    |
|          |        write_ln0_write_fu_159       |    0    |    0    |
|          |        write_ln0_write_fu_166       |    0    |    0    |
|   write  |        write_ln0_write_fu_173       |    0    |    0    |
|          |        write_ln0_write_fu_180       |    0    |    0    |
|          |        write_ln0_write_fu_187       |    0    |    0    |
|          |        write_ln0_write_fu_194       |    0    |    0    |
|          |        write_ln0_write_fu_201       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln146_fu_268         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    20   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|empty_67_reg_363|   32   |
|empty_68_reg_370|   32   |
|empty_69_reg_377|   32   |
|empty_70_reg_384|   32   |
|empty_71_reg_391|   32   |
|empty_72_reg_398|   32   |
|empty_73_reg_405|   32   |
|  empty_reg_356 |   32   |
|   j_2_reg_349  |    3   |
+----------------+--------+
|      Total     |   259  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   259  |    -   |
+-----------+--------+--------+
|   Total   |   259  |   20   |
+-----------+--------+--------+
