{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738928284968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738928284968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 17:08:04 2025 " "Processing started: Fri Feb 07 17:08:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738928284968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928284968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928284968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738928285328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738928285328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1c_riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1c_riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1c_riscv_cpu " "Found entity 1: t1c_riscv_cpu" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "code/riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.v(60) " "Verilog HDL warning at data_mem.v(60): extended using \"x\" or \"z\"" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738928291270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_mem.v(38) " "Verilog HDL information at data_mem.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738928291270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/components/reset_ff.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reset_ff.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/components/reg_file.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reg_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/components/mux4.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/components/mux3.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/components/mux2.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/mux2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "code/components/main_decoder.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291280 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imm_extend.v(19) " "Verilog HDL warning at imm_extend.v(19): extended using \"x\" or \"z\"" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/imm_extend.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738928291280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/imm_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/imm_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extend " "Found entity 1: imm_extend" {  } { { "code/components/imm_extend.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/imm_extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "code/components/datapath.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/components/controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "code/components/alu_decoder.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(11) " "Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "code/components/alu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738928291287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/components/alu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/components/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/components/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/components/adder.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaler " "Found entity 1: frequency_scaler" {  } { { "frequency_scaler.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/frequency_scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 task5 " "Found entity 1: task5" {  } { { "task5.bdf" "" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_controller " "Found entity 1: cpu_controller" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928291291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928291291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscv_cpu.v(19) " "Verilog HDL Implicit Net warning at riscv_cpu.v(19): created implicit net for \"PCSrc\"" {  } { { "code/riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task5 " "Elaborating entity \"task5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738928291328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1c_riscv_cpu t1c_riscv_cpu:inst " "Elaborating entity \"t1c_riscv_cpu\" for hierarchy \"t1c_riscv_cpu:inst\"" {  } { { "task5.bdf" "inst" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { { 168 800 1048 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 t1c_riscv_cpu.v(25) " "Verilog HDL assignment warning at t1c_riscv_cpu.v(25): truncated value with size 32 to match size of target (1)" {  } { { "code/t1c_riscv_cpu.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291347 "|task5|t1c_riscv_cpu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu t1c_riscv_cpu:inst\|riscv_cpu:rvcpu " "Elaborating entity \"riscv_cpu\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\"" {  } { { "code/t1c_riscv_cpu.v" "rvcpu" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\"" {  } { { "code/riscv_cpu.v" "c" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\|main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\|main_decoder:md\"" {  } { { "code/components/controller.v" "md" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|controller:c\|alu_decoder:ad\"" {  } { { "code/components/controller.v" "ad" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/controller.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\"" {  } { { "code/riscv_cpu.v" "dp" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/riscv_cpu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux2:pcmux\"" {  } { { "code/components/datapath.v" "pcmux" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg " "Elaborating entity \"reset_ff\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reset_ff:pcreg\"" {  } { { "code/components/datapath.v" "pcreg" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|adder:pcadd4\"" {  } { { "code/components/datapath.v" "pcadd4" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\"" {  } { { "code/components/datapath.v" "rf" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extend t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext " "Elaborating entity \"imm_extend\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|imm_extend:ext\"" {  } { { "code/components/datapath.v" "ext" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|alu:alu\"" {  } { { "code/components/datapath.v" "alu" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux " "Elaborating entity \"mux4\" for hierarchy \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|mux4:resultmux\"" {  } { { "code/components/datapath.v" "resultmux" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem t1c_riscv_cpu:inst\|instr_mem:instrmem " "Elaborating entity \"instr_mem\" for hierarchy \"t1c_riscv_cpu:inst\|instr_mem:instrmem\"" {  } { { "code/t1c_riscv_cpu.v" "instrmem" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291457 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "256 0 511 instr_mem.v(14) " "Verilog HDL warning at instr_mem.v(14): number of words (256) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1738928291462 "|task5|t1c_riscv_cpu:inst|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.data_a 0 instr_mem.v(10) " "Net \"instr_ram.data_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738928291472 "|task5|t1c_riscv_cpu:inst|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.waddr_a 0 instr_mem.v(10) " "Net \"instr_ram.waddr_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738928291472 "|task5|t1c_riscv_cpu:inst|instr_mem:instrmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_ram.we_a 0 instr_mem.v(10) " "Net \"instr_ram.we_a\" at instr_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "code/instr_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/instr_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738928291472 "|task5|t1c_riscv_cpu:inst|instr_mem:instrmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem t1c_riscv_cpu:inst\|data_mem:datamem " "Elaborating entity \"data_mem\" for hierarchy \"t1c_riscv_cpu:inst\|data_mem:datamem\"" {  } { { "code/t1c_riscv_cpu.v" "datamem" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/t1c_riscv_cpu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 data_mem.v(58) " "Verilog HDL assignment warning at data_mem.v(58): truncated value with size 40 to match size of target (32)" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291502 "|task5|t1c_riscv_cpu:inst|data_mem:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 data_mem.v(59) " "Verilog HDL assignment warning at data_mem.v(59): truncated value with size 40 to match size of target (32)" {  } { { "code/data_mem.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/data_mem.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291502 "|task5|t1c_riscv_cpu:inst|data_mem:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaler frequency_scaler:inst1 " "Elaborating entity \"frequency_scaler\" for hierarchy \"frequency_scaler:inst1\"" {  } { { "task5.bdf" "inst1" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { { 184 160 352 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_controller cpu_controller:inst2 " "Elaborating entity \"cpu_controller\" for hierarchy \"cpu_controller:inst2\"" {  } { { "task5.bdf" "inst2" { Schematic "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/task5.bdf" { { 184 480 728 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928291980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu_controller.v(118) " "Verilog HDL assignment warning at cpu_controller.v(118): truncated value with size 32 to match size of target (4)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291980 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(122) " "Verilog HDL assignment warning at cpu_controller.v(122): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291980 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(123) " "Verilog HDL assignment warning at cpu_controller.v(123): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291980 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(124) " "Verilog HDL assignment warning at cpu_controller.v(124): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291980 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(125) " "Verilog HDL assignment warning at cpu_controller.v(125): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291980 "|task5|cpu_controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu_controller.v(126) " "Verilog HDL assignment warning at cpu_controller.v(126): truncated value with size 32 to match size of target (5)" {  } { { "cpu_controller.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/cpu_controller.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738928291980 "|task5|cpu_controller:inst2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d824 " "Found entity 1: altsyncram_d824" {  } { { "db/altsyncram_d824.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/altsyncram_d824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ii " "Found entity 1: cntr_8ii" {  } { { "db/cntr_8ii.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_8ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928294732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928294732 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928295393 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1738928295544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.07.17:08:17 Progress: Loading sld5346809f/alt_sld_fab_wrapper_hw.tcl " "2025.02.07.17:08:17 Progress: Loading sld5346809f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928297806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928299475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928299565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928301885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928302025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928302136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928302276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928302286 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928302286 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1738928302969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5346809f/alt_sld_fab.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928303170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928303170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928303261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928303261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928303261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928303261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928303341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928303341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928303431 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928303431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928303431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/ip/sld5346809f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738928303501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928303501 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr " "RAM logic \"t1c_riscv_cpu:inst\|riscv_cpu:rvcpu\|datapath:dp\|reg_file:rf\|reg_file_arr\" is uninferred due to asynchronous read logic" {  } { { "code/components/reg_file.v" "reg_file_arr" { Text "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/code/components/reg_file.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1738928305525 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1738928305525 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1738928305535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928317656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738928328281 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738928328471 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738928328471 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928329123 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738928330768 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738928330768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928330878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg " "Generated suppressed messages file C:/Users/3pm20/Desktop/MyCode/eyantra_fpga/eb_2336_task1c/t1c_riscv_cpu/t1c_riscv_cpu/output_files/t1c_riscv_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928331490 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 595 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 595 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1738928332755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738928332855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738928332855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12653 " "Implemented 12653 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738928333449 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738928333449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12366 " "Implemented 12366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738928333449 ""} { "Info" "ICUT_CUT_TM_RAMS" "281 " "Implemented 281 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1738928333449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738928333449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738928333519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 17:08:53 2025 " "Processing ended: Fri Feb 07 17:08:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738928333519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738928333519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738928333519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738928333519 ""}
