<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_SPI_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_SPI_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 SPI</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Serial Peripheral Interface</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_SPI_MCR - Module Configuration Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_SPI_TCR - Transfer Count Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_SPI_CTARn - Clock and Transfer Attributes Register (In Master Mode)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_SPI_CTARn_SLAVE - Clock and Transfer Attributes Register (In Slave Mode)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_SPI_SR - Status Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_SPI_RSER - DMA/Interrupt Request Select and Enable Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_SPI_PUSHR - PUSH TX FIFO Register In Master Mode</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_SPI_PUSHR_SLAVE - PUSH TX FIFO Register In Slave Mode</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_SPI_POPR - POP RX FIFO Register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_SPI_TXFRn - Transmit FIFO Registers</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_SPI_RXFRn - Receive FIFO Registers</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - hw_spi_t - Struct containing all module registers.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define HW_SPI_INSTANCE_COUNT (3U) </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define HW_SPI0 (0U) </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define HW_SPI1 (1U) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define HW_SPI2 (2U) </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * HW_SPI_MCR - Module Configuration Register</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="union__hw__spi__mcr.html">  126</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__mcr.html">_hw_spi_mcr</a></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint32_t U;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html">  129</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html">_hw_spi_mcr_bitfields</a></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    {</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a999404b6524ac9a96e30406c99ab22de">  131</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a999404b6524ac9a96e30406c99ab22de">HALT</a> : 1;             </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a255e0bc4fef67697416d58cecf2988f6">  132</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a255e0bc4fef67697416d58cecf2988f6">RESERVED0</a> : 7;        </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#aebe08a335ff44f8dee8b9d204f9f2ddc">  133</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#aebe08a335ff44f8dee8b9d204f9f2ddc">SMPL_PT</a> : 2;          </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a8f6ac10b6973ca7de82dc4d65c87289c">  134</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a8f6ac10b6973ca7de82dc4d65c87289c">CLR_RXF</a> : 1;          </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a3982be4fab76abd2dafb2e8a296debc3">  135</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a3982be4fab76abd2dafb2e8a296debc3">CLR_TXF</a> : 1;          </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a3f12de4905944876d1358d10ce1697bd">  136</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a3f12de4905944876d1358d10ce1697bd">DIS_RXF</a> : 1;          </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a4d3ec2c3c4ca0b38c9b71b2e080b45bd">  137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a4d3ec2c3c4ca0b38c9b71b2e080b45bd">DIS_TXF</a> : 1;          </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a5cf3fae1b73338f0e1616883f8cc0db2">  138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a5cf3fae1b73338f0e1616883f8cc0db2">MDIS</a> : 1;             </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#acf57e1f623fd8efe6a3f00e0026c3208">  139</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#acf57e1f623fd8efe6a3f00e0026c3208">DOZE</a> : 1;             </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a51f524338407064dc084cfd0ba3794c0">  140</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a51f524338407064dc084cfd0ba3794c0">PCSIS</a> : 6;            </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a83b999983fab006055ab8496ef5afa4c">  142</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a83b999983fab006055ab8496ef5afa4c">RESERVED1</a> : 2;        </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#ab48077966cb3a40bf4b1f68873eff7d3">  143</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#ab48077966cb3a40bf4b1f68873eff7d3">ROOE</a> : 1;             </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a232c7f81125d5f8c3c5952b3844760b4">  144</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a232c7f81125d5f8c3c5952b3844760b4">PCSSE</a> : 1;            </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a63fc1b074a2863e8ed76f4334bcf7c16">  145</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a63fc1b074a2863e8ed76f4334bcf7c16">MTFE</a> : 1;             </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a7000e0e838bd767034b42398e68a1459">  146</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a7000e0e838bd767034b42398e68a1459">FRZ</a> : 1;              </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#abe74f59fbda4e1f4a1d03ee34f28624a">  147</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#abe74f59fbda4e1f4a1d03ee34f28624a">DCONF</a> : 2;            </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#afd66443c233b59bd4263abfc0ab2f0d5">  148</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#afd66443c233b59bd4263abfc0ab2f0d5">CONT_SCKE</a> : 1;        </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a6e954adde0da53752cfc6f1d0a449b88">  149</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a6e954adde0da53752cfc6f1d0a449b88">MSTR</a> : 1;             </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    } B;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;} <a class="code" href="union__hw__spi__mcr.html">hw_spi_mcr_t</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define HW_SPI_MCR_ADDR(x)       ((x) + 0x0U)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define HW_SPI_MCR(x)            (*(__IO hw_spi_mcr_t *) HW_SPI_MCR_ADDR(x))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define HW_SPI_MCR_RD(x)         (HW_SPI_MCR(x).U)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define HW_SPI_MCR_WR(x, v)      (HW_SPI_MCR(x).U = (v))</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define HW_SPI_MCR_SET(x, v)     (HW_SPI_MCR_WR(x, HW_SPI_MCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define HW_SPI_MCR_CLR(x, v)     (HW_SPI_MCR_WR(x, HW_SPI_MCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define HW_SPI_MCR_TOG(x, v)     (HW_SPI_MCR_WR(x, HW_SPI_MCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_MCR bitfields</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_HALT      (0U)          </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_HALT      (0x00000001U) </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_HALT      (1U)          </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_HALT(x)   (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_HALT))</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_HALT(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_HALT) &amp; BM_SPI_MCR_HALT)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_HALT(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_HALT) = (v))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_SMPL_PT   (8U)          </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_SMPL_PT   (0x00000300U) </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_SMPL_PT   (2U)          </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_SMPL_PT(x) (HW_SPI_MCR(x).B.SMPL_PT)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_SMPL_PT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_SMPL_PT) &amp; BM_SPI_MCR_SMPL_PT)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_SMPL_PT(x, v) (HW_SPI_MCR_WR(x, (HW_SPI_MCR_RD(x) &amp; ~BM_SPI_MCR_SMPL_PT) | BF_SPI_MCR_SMPL_PT(v)))</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_CLR_RXF   (10U)         </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_CLR_RXF   (0x00000400U) </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_CLR_RXF   (1U)          </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_CLR_RXF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_CLR_RXF) &amp; BM_SPI_MCR_CLR_RXF)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_CLR_RXF(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_CLR_RXF) = (v))</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_CLR_TXF   (11U)         </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_CLR_TXF   (0x00000800U) </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_CLR_TXF   (1U)          </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_CLR_TXF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_CLR_TXF) &amp; BM_SPI_MCR_CLR_TXF)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_CLR_TXF(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_CLR_TXF) = (v))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_DIS_RXF   (12U)         </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_DIS_RXF   (0x00001000U) </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_DIS_RXF   (1U)          </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_DIS_RXF(x) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_DIS_RXF))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_DIS_RXF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_DIS_RXF) &amp; BM_SPI_MCR_DIS_RXF)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_DIS_RXF(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_DIS_RXF) = (v))</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_DIS_TXF   (13U)         </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_DIS_TXF   (0x00002000U) </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_DIS_TXF   (1U)          </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_DIS_TXF(x) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_DIS_TXF))</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_DIS_TXF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_DIS_TXF) &amp; BM_SPI_MCR_DIS_TXF)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_DIS_TXF(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_DIS_TXF) = (v))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_MDIS      (14U)         </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_MDIS      (0x00004000U) </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_MDIS      (1U)          </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_MDIS(x)   (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_MDIS))</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_MDIS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_MDIS) &amp; BM_SPI_MCR_MDIS)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_MDIS(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_MDIS) = (v))</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_DOZE      (15U)         </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_DOZE      (0x00008000U) </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_DOZE      (1U)          </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_DOZE(x)   (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_DOZE))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_DOZE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_DOZE) &amp; BM_SPI_MCR_DOZE)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_DOZE(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_DOZE) = (v))</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_PCSIS     (16U)         </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_PCSIS     (0x003F0000U) </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_PCSIS     (6U)          </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_PCSIS(x)  (HW_SPI_MCR(x).B.PCSIS)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_PCSIS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_PCSIS) &amp; BM_SPI_MCR_PCSIS)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_PCSIS(x, v) (HW_SPI_MCR_WR(x, (HW_SPI_MCR_RD(x) &amp; ~BM_SPI_MCR_PCSIS) | BF_SPI_MCR_PCSIS(v)))</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_ROOE      (24U)         </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_ROOE      (0x01000000U) </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_ROOE      (1U)          </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_ROOE(x)   (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_ROOE))</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_ROOE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_ROOE) &amp; BM_SPI_MCR_ROOE)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_ROOE(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_ROOE) = (v))</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_PCSSE     (25U)         </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_PCSSE     (0x02000000U) </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_PCSSE     (1U)          </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_PCSSE(x)  (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_PCSSE))</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_PCSSE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_PCSSE) &amp; BM_SPI_MCR_PCSSE)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_PCSSE(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_PCSSE) = (v))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_MTFE      (26U)         </span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_MTFE      (0x04000000U) </span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_MTFE      (1U)          </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_MTFE(x)   (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_MTFE))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_MTFE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_MTFE) &amp; BM_SPI_MCR_MTFE)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_MTFE(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_MTFE) = (v))</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_FRZ       (27U)         </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_FRZ       (0x08000000U) </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_FRZ       (1U)          </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_FRZ(x)    (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_FRZ))</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_FRZ(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_FRZ) &amp; BM_SPI_MCR_FRZ)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_FRZ(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_FRZ) = (v))</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_DCONF     (28U)         </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_DCONF     (0x30000000U) </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_DCONF     (2U)          </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_DCONF(x)  (HW_SPI_MCR(x).B.DCONF)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_CONT_SCKE (30U)         </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_CONT_SCKE (0x40000000U) </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_CONT_SCKE (1U)          </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_CONT_SCKE(x) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_CONT_SCKE))</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_CONT_SCKE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_CONT_SCKE) &amp; BM_SPI_MCR_CONT_SCKE)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_CONT_SCKE(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_CONT_SCKE) = (v))</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define BP_SPI_MCR_MSTR      (31U)         </span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define BM_SPI_MCR_MSTR      (0x80000000U) </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define BS_SPI_MCR_MSTR      (1U)          </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define BR_SPI_MCR_MSTR(x)   (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_MSTR))</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define BF_SPI_MCR_MSTR(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_MCR_MSTR) &amp; BM_SPI_MCR_MSTR)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define BW_SPI_MCR_MSTR(x, v) (BITBAND_ACCESS32(HW_SPI_MCR_ADDR(x), BP_SPI_MCR_MSTR) = (v))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> * HW_SPI_TCR - Transfer Count Register</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="union__hw__spi__tcr.html">  578</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__tcr.html">_hw_spi_tcr</a></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;{</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    uint32_t U;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields.html">  581</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields.html">_hw_spi_tcr_bitfields</a></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    {</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields.html#a7ca38aa822a5fe3c143c11f0c6b9c69b">  583</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a255e0bc4fef67697416d58cecf2988f6">RESERVED0</a> : 16;       </div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields.html#af91777c4618d2714d2bb2e264abe715c">  584</a></span>&#160;        uint32_t SPI_TCNT : 16;        </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    } B;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;} <a class="code" href="union__hw__spi__tcr.html">hw_spi_tcr_t</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define HW_SPI_TCR_ADDR(x)       ((x) + 0x8U)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define HW_SPI_TCR(x)            (*(__IO hw_spi_tcr_t *) HW_SPI_TCR_ADDR(x))</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define HW_SPI_TCR_RD(x)         (HW_SPI_TCR(x).U)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define HW_SPI_TCR_WR(x, v)      (HW_SPI_TCR(x).U = (v))</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define HW_SPI_TCR_SET(x, v)     (HW_SPI_TCR_WR(x, HW_SPI_TCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define HW_SPI_TCR_CLR(x, v)     (HW_SPI_TCR_WR(x, HW_SPI_TCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define HW_SPI_TCR_TOG(x, v)     (HW_SPI_TCR_WR(x, HW_SPI_TCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_TCR bitfields</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define BP_SPI_TCR_SPI_TCNT  (16U)         </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define BM_SPI_TCR_SPI_TCNT  (0xFFFF0000U) </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define BS_SPI_TCR_SPI_TCNT  (16U)         </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define BR_SPI_TCR_SPI_TCNT(x) (HW_SPI_TCR(x).B.SPI_TCNT)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define BF_SPI_TCR_SPI_TCNT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_TCR_SPI_TCNT) &amp; BM_SPI_TCR_SPI_TCNT)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define BW_SPI_TCR_SPI_TCNT(x, v) (HW_SPI_TCR_WR(x, (HW_SPI_TCR_RD(x) &amp; ~BM_SPI_TCR_SPI_TCNT) | BF_SPI_TCR_SPI_TCNT(v)))</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> * HW_SPI_CTARn - Clock and Transfer Attributes Register (In Master Mode)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="union__hw__spi__ctarn.html">  650</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__ctarn.html">_hw_spi_ctarn</a></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;{</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    uint32_t U;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html">  653</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html">_hw_spi_ctarn_bitfields</a></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    {</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a16db59045b317fffa4173dfa2fe115f8">  655</a></span>&#160;        uint32_t BR : 4;               </div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#aca031402a7efd51588f386b27ceb28d3">  656</a></span>&#160;        uint32_t DT : 4;               </div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a80082101022a2e2f424843b044eb1af7">  657</a></span>&#160;        uint32_t ASC : 4;              </div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a0ab499a63b3e100f521ef1421665ac85">  658</a></span>&#160;        uint32_t CSSCK : 4;            </div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a268af7f57f882c20e113a7a349490b0d">  659</a></span>&#160;        uint32_t PBR : 2;              </div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#ae2e2fbf67c6e8ab3acc396d35dfb9ddc">  660</a></span>&#160;        uint32_t PDT : 2;              </div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a970c67064b177911fb4d009186a607cb">  661</a></span>&#160;        uint32_t PASC : 2;             </div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#aee9f44ed649051fc5176fdc7cfde9f20">  662</a></span>&#160;        uint32_t PCSSCK : 2;           </div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#aea07383da54e29fc4c9d1e994d93ce0e">  663</a></span>&#160;        uint32_t LSBFE : 1;            </div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a63bd5ed8a83d4a4adf06051c1bd12690">  664</a></span>&#160;        uint32_t CPHA : 1;             </div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a70dc43139fa3748da943db9bf648c18f">  665</a></span>&#160;        uint32_t CPOL : 1;             </div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a7d3b2bf72ff57da75a1f36bc62128ea3">  666</a></span>&#160;        uint32_t FMSZ : 4;             </div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html#a35fee386ccc7772150a6a02663603332">  667</a></span>&#160;        uint32_t DBR : 1;              </div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    } B;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;} <a class="code" href="union__hw__spi__ctarn.html">hw_spi_ctarn_t</a>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_COUNT (2U)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_ADDR(x, n)  ((x) + 0xCU + (0x4U * (n)))</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn(x, n)       (*(__IO hw_spi_ctarn_t *) HW_SPI_CTARn_ADDR(x, n))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_RD(x, n)    (HW_SPI_CTARn(x, n).U)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_WR(x, n, v) (HW_SPI_CTARn(x, n).U = (v))</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SET(x, n, v) (HW_SPI_CTARn_WR(x, n, HW_SPI_CTARn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_CLR(x, n, v) (HW_SPI_CTARn_WR(x, n, HW_SPI_CTARn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_TOG(x, n, v) (HW_SPI_CTARn_WR(x, n, HW_SPI_CTARn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_CTARn bitfields</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_BR      (0U)          </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_BR      (0x0000000FU) </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_BR      (4U)          </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_BR(x, n) (HW_SPI_CTARn(x, n).B.BR)</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_BR(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_BR) &amp; BM_SPI_CTARn_BR)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_BR(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_BR) | BF_SPI_CTARn_BR(v)))</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_DT      (4U)          </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_DT      (0x000000F0U) </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_DT      (4U)          </span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_DT(x, n) (HW_SPI_CTARn(x, n).B.DT)</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_DT(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_DT) &amp; BM_SPI_CTARn_DT)</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_DT(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_DT) | BF_SPI_CTARn_DT(v)))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_ASC     (8U)          </span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_ASC     (0x00000F00U) </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_ASC     (4U)          </span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_ASC(x, n) (HW_SPI_CTARn(x, n).B.ASC)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_ASC(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_ASC) &amp; BM_SPI_CTARn_ASC)</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_ASC(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_ASC) | BF_SPI_CTARn_ASC(v)))</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_CSSCK   (12U)         </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_CSSCK   (0x0000F000U) </span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_CSSCK   (4U)          </span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_CSSCK(x, n) (HW_SPI_CTARn(x, n).B.CSSCK)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_CSSCK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_CSSCK) &amp; BM_SPI_CTARn_CSSCK)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_CSSCK(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_CSSCK) | BF_SPI_CTARn_CSSCK(v)))</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_PBR     (16U)         </span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_PBR     (0x00030000U) </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_PBR     (2U)          </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_PBR(x, n) (HW_SPI_CTARn(x, n).B.PBR)</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_PBR(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_PBR) &amp; BM_SPI_CTARn_PBR)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_PBR(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_PBR) | BF_SPI_CTARn_PBR(v)))</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_PDT     (18U)         </span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_PDT     (0x000C0000U) </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_PDT     (2U)          </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_PDT(x, n) (HW_SPI_CTARn(x, n).B.PDT)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_PDT(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_PDT) &amp; BM_SPI_CTARn_PDT)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_PDT(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_PDT) | BF_SPI_CTARn_PDT(v)))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_PASC    (20U)         </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_PASC    (0x00300000U) </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_PASC    (2U)          </span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_PASC(x, n) (HW_SPI_CTARn(x, n).B.PASC)</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_PASC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_PASC) &amp; BM_SPI_CTARn_PASC)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_PASC(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_PASC) | BF_SPI_CTARn_PASC(v)))</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_PCSSCK  (22U)         </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_PCSSCK  (0x00C00000U) </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_PCSSCK  (2U)          </span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_PCSSCK(x, n) (HW_SPI_CTARn(x, n).B.PCSSCK)</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_PCSSCK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_PCSSCK) &amp; BM_SPI_CTARn_PCSSCK)</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_PCSSCK(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_PCSSCK) | BF_SPI_CTARn_PCSSCK(v)))</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_LSBFE   (24U)         </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_LSBFE   (0x01000000U) </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_LSBFE   (1U)          </span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_LSBFE(x, n) (BITBAND_ACCESS32(HW_SPI_CTARn_ADDR(x, n), BP_SPI_CTARn_LSBFE))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_LSBFE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_LSBFE) &amp; BM_SPI_CTARn_LSBFE)</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_LSBFE(x, n, v) (BITBAND_ACCESS32(HW_SPI_CTARn_ADDR(x, n), BP_SPI_CTARn_LSBFE) = (v))</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_CPHA    (25U)         </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_CPHA    (0x02000000U) </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_CPHA    (1U)          </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_CPHA(x, n) (BITBAND_ACCESS32(HW_SPI_CTARn_ADDR(x, n), BP_SPI_CTARn_CPHA))</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_CPHA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_CPHA) &amp; BM_SPI_CTARn_CPHA)</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_CPHA(x, n, v) (BITBAND_ACCESS32(HW_SPI_CTARn_ADDR(x, n), BP_SPI_CTARn_CPHA) = (v))</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_CPOL    (26U)         </span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_CPOL    (0x04000000U) </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_CPOL    (1U)          </span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_CPOL(x, n) (BITBAND_ACCESS32(HW_SPI_CTARn_ADDR(x, n), BP_SPI_CTARn_CPOL))</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_CPOL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_CPOL) &amp; BM_SPI_CTARn_CPOL)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_CPOL(x, n, v) (BITBAND_ACCESS32(HW_SPI_CTARn_ADDR(x, n), BP_SPI_CTARn_CPOL) = (v))</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_FMSZ    (27U)         </span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_FMSZ    (0x78000000U) </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_FMSZ    (4U)          </span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_FMSZ(x, n) (HW_SPI_CTARn(x, n).B.FMSZ)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_FMSZ(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_FMSZ) &amp; BM_SPI_CTARn_FMSZ)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_FMSZ(x, n, v) (HW_SPI_CTARn_WR(x, n, (HW_SPI_CTARn_RD(x, n) &amp; ~BM_SPI_CTARn_FMSZ) | BF_SPI_CTARn_FMSZ(v)))</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_DBR     (31U)         </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_DBR     (0x80000000U) </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_DBR     (1U)          </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_DBR(x, n) (BITBAND_ACCESS32(HW_SPI_CTARn_ADDR(x, n), BP_SPI_CTARn_DBR))</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_DBR(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_DBR) &amp; BM_SPI_CTARn_DBR)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_DBR(x, n, v) (BITBAND_ACCESS32(HW_SPI_CTARn_ADDR(x, n), BP_SPI_CTARn_DBR) = (v))</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"> * HW_SPI_CTARn_SLAVE - Clock and Transfer Attributes Register (In Slave Mode)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="union__hw__spi__ctarn__slave.html"> 1061</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__ctarn__slave.html">_hw_spi_ctarn_slave</a></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;{</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    uint32_t U;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields.html"> 1064</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields.html">_hw_spi_ctarn_slave_bitfields</a></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    {</div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields.html#ac500b054ab4a6a870db292c219b1c20f"> 1066</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a255e0bc4fef67697416d58cecf2988f6">RESERVED0</a> : 25;       </div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields.html#aa198ba4b7495feba7e8714e5868e9fc0"> 1067</a></span>&#160;        uint32_t CPHA : 1;             </div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields.html#a67a77de2fa20a4666707407ea7a3d61f"> 1068</a></span>&#160;        uint32_t CPOL : 1;             </div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields.html#acfd54e47be09f80880acd51481d675cf"> 1069</a></span>&#160;        uint32_t FMSZ : 5;             </div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    } B;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;} <a class="code" href="union__hw__spi__ctarn__slave.html">hw_spi_ctarn_slave_t</a>;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SLAVE_COUNT (1U)</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SLAVE_ADDR(x, n) ((x) + 0xCU + (0x4U * (n)))</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SLAVE(x, n) (*(__IO hw_spi_ctarn_slave_t *) HW_SPI_CTARn_SLAVE_ADDR(x, n))</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SLAVE_RD(x, n) (HW_SPI_CTARn_SLAVE(x, n).U)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SLAVE_WR(x, n, v) (HW_SPI_CTARn_SLAVE(x, n).U = (v))</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SLAVE_SET(x, n, v) (HW_SPI_CTARn_SLAVE_WR(x, n, HW_SPI_CTARn_SLAVE_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SLAVE_CLR(x, n, v) (HW_SPI_CTARn_SLAVE_WR(x, n, HW_SPI_CTARn_SLAVE_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define HW_SPI_CTARn_SLAVE_TOG(x, n, v) (HW_SPI_CTARn_SLAVE_WR(x, n, HW_SPI_CTARn_SLAVE_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_CTARn_SLAVE bitfields</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_SLAVE_CPHA (25U)      </span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_SLAVE_CPHA (0x02000000U) </span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_SLAVE_CPHA (1U)       </span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_SLAVE_CPHA(x, n) (BITBAND_ACCESS32(HW_SPI_CTARn_SLAVE_ADDR(x, n), BP_SPI_CTARn_SLAVE_CPHA))</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_SLAVE_CPHA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_SLAVE_CPHA) &amp; BM_SPI_CTARn_SLAVE_CPHA)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_SLAVE_CPHA(x, n, v) (BITBAND_ACCESS32(HW_SPI_CTARn_SLAVE_ADDR(x, n), BP_SPI_CTARn_SLAVE_CPHA) = (v))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_SLAVE_CPOL (26U)      </span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_SLAVE_CPOL (0x04000000U) </span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_SLAVE_CPOL (1U)       </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_SLAVE_CPOL(x, n) (BITBAND_ACCESS32(HW_SPI_CTARn_SLAVE_ADDR(x, n), BP_SPI_CTARn_SLAVE_CPOL))</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_SLAVE_CPOL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_SLAVE_CPOL) &amp; BM_SPI_CTARn_SLAVE_CPOL)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_SLAVE_CPOL(x, n, v) (BITBAND_ACCESS32(HW_SPI_CTARn_SLAVE_ADDR(x, n), BP_SPI_CTARn_SLAVE_CPOL) = (v))</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define BP_SPI_CTARn_SLAVE_FMSZ (27U)      </span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define BM_SPI_CTARn_SLAVE_FMSZ (0xF8000000U) </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define BS_SPI_CTARn_SLAVE_FMSZ (5U)       </span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define BR_SPI_CTARn_SLAVE_FMSZ(x, n) (HW_SPI_CTARn_SLAVE(x, n).B.FMSZ)</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define BF_SPI_CTARn_SLAVE_FMSZ(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_CTARn_SLAVE_FMSZ) &amp; BM_SPI_CTARn_SLAVE_FMSZ)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define BW_SPI_CTARn_SLAVE_FMSZ(x, n, v) (HW_SPI_CTARn_SLAVE_WR(x, n, (HW_SPI_CTARn_SLAVE_RD(x, n) &amp; ~BM_SPI_CTARn_SLAVE_FMSZ) | BF_SPI_CTARn_SLAVE_FMSZ(v)))</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment"> * HW_SPI_SR - Status Register</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="union__hw__spi__sr.html"> 1185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__sr.html">_hw_spi_sr</a></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;{</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    uint32_t U;</div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html"> 1188</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html">_hw_spi_sr_bitfields</a></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    {</div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a3302fc7fd6f5d928c7b892a696ff9bc0"> 1190</a></span>&#160;        uint32_t POPNXTPTR : 4;        </div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#af6b3a6cf42f0183fa3deabdb9e06adb9"> 1191</a></span>&#160;        uint32_t RXCTR : 4;            </div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#aca60b2cf1d3caed249663f383dac875c"> 1192</a></span>&#160;        uint32_t TXNXTPTR : 4;         </div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a2a93c8f023a926e7ba5d61e9c1c359e0"> 1193</a></span>&#160;        uint32_t TXCTR : 4;            </div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a54014aa582739ea12d23d7f3eb22d261"> 1194</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a255e0bc4fef67697416d58cecf2988f6">RESERVED0</a> : 1;        </div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#aa3100e6ea7cff8b62f9de33ed893c912"> 1195</a></span>&#160;        uint32_t RFDF : 1;             </div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a90d0c2facc8af457a0ff49cc92708f5f"> 1196</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a83b999983fab006055ab8496ef5afa4c">RESERVED1</a> : 1;        </div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a54598b33c09f12194ffef468017f0bd1"> 1197</a></span>&#160;        uint32_t RFOF : 1;             </div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a415143d6daa03606b34d85068c8b98a3"> 1198</a></span>&#160;        uint32_t RESERVED2 : 5;        </div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#ab33efc5373fd7aaea83d9fba5dfd0dec"> 1199</a></span>&#160;        uint32_t TFFF : 1;             </div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a3afb561bbda77a93a13c10c58a05e3e6"> 1200</a></span>&#160;        uint32_t RESERVED3 : 1;        </div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#ae6e2cd3062798ed3153723b4bd0f0928"> 1201</a></span>&#160;        uint32_t TFUF : 1;             </div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a5bd2d3db14f8421f9319a5705ebf1c84"> 1202</a></span>&#160;        uint32_t EOQF : 1;             </div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a00d870f4ef3a4a89497aa0b250be1e1a"> 1203</a></span>&#160;        uint32_t RESERVED4 : 1;        </div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a51c630e1e41e8c82badebafb465d2da5"> 1204</a></span>&#160;        uint32_t TXRXS : 1;            </div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html#a213384e49611c830d9acbfb60edfd401"> 1205</a></span>&#160;        uint32_t TCF : 1;              </div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    } B;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;} <a class="code" href="union__hw__spi__sr.html">hw_spi_sr_t</a>;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define HW_SPI_SR_ADDR(x)        ((x) + 0x2CU)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define HW_SPI_SR(x)             (*(__IO hw_spi_sr_t *) HW_SPI_SR_ADDR(x))</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define HW_SPI_SR_RD(x)          (HW_SPI_SR(x).U)</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define HW_SPI_SR_WR(x, v)       (HW_SPI_SR(x).U = (v))</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define HW_SPI_SR_SET(x, v)      (HW_SPI_SR_WR(x, HW_SPI_SR_RD(x) |  (v)))</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define HW_SPI_SR_CLR(x, v)      (HW_SPI_SR_WR(x, HW_SPI_SR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define HW_SPI_SR_TOG(x, v)      (HW_SPI_SR_WR(x, HW_SPI_SR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_SR bitfields</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define BP_SPI_SR_POPNXTPTR  (0U)          </span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define BM_SPI_SR_POPNXTPTR  (0x0000000FU) </span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define BS_SPI_SR_POPNXTPTR  (4U)          </span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define BR_SPI_SR_POPNXTPTR(x) (HW_SPI_SR(x).B.POPNXTPTR)</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define BP_SPI_SR_RXCTR      (4U)          </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define BM_SPI_SR_RXCTR      (0x000000F0U) </span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define BS_SPI_SR_RXCTR      (4U)          </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define BR_SPI_SR_RXCTR(x)   (HW_SPI_SR(x).B.RXCTR)</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define BP_SPI_SR_TXNXTPTR   (8U)          </span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define BM_SPI_SR_TXNXTPTR   (0x00000F00U) </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define BS_SPI_SR_TXNXTPTR   (4U)          </span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define BR_SPI_SR_TXNXTPTR(x) (HW_SPI_SR(x).B.TXNXTPTR)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define BP_SPI_SR_TXCTR      (12U)         </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define BM_SPI_SR_TXCTR      (0x0000F000U) </span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define BS_SPI_SR_TXCTR      (4U)          </span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define BR_SPI_SR_TXCTR(x)   (HW_SPI_SR(x).B.TXCTR)</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define BP_SPI_SR_RFDF       (17U)         </span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define BM_SPI_SR_RFDF       (0x00020000U) </span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define BS_SPI_SR_RFDF       (1U)          </span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define BR_SPI_SR_RFDF(x)    (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_RFDF))</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define BF_SPI_SR_RFDF(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_SR_RFDF) &amp; BM_SPI_SR_RFDF)</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define BW_SPI_SR_RFDF(x, v) (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_RFDF) = (v))</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define BP_SPI_SR_RFOF       (19U)         </span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define BM_SPI_SR_RFOF       (0x00080000U) </span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define BS_SPI_SR_RFOF       (1U)          </span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define BR_SPI_SR_RFOF(x)    (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_RFOF))</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define BF_SPI_SR_RFOF(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_SR_RFOF) &amp; BM_SPI_SR_RFOF)</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define BW_SPI_SR_RFOF(x, v) (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_RFOF) = (v))</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define BP_SPI_SR_TFFF       (25U)         </span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define BM_SPI_SR_TFFF       (0x02000000U) </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define BS_SPI_SR_TFFF       (1U)          </span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define BR_SPI_SR_TFFF(x)    (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_TFFF))</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define BF_SPI_SR_TFFF(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_SR_TFFF) &amp; BM_SPI_SR_TFFF)</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define BW_SPI_SR_TFFF(x, v) (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_TFFF) = (v))</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define BP_SPI_SR_TFUF       (27U)         </span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define BM_SPI_SR_TFUF       (0x08000000U) </span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define BS_SPI_SR_TFUF       (1U)          </span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define BR_SPI_SR_TFUF(x)    (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_TFUF))</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define BF_SPI_SR_TFUF(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_SR_TFUF) &amp; BM_SPI_SR_TFUF)</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define BW_SPI_SR_TFUF(x, v) (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_TFUF) = (v))</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define BP_SPI_SR_EOQF       (28U)         </span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define BM_SPI_SR_EOQF       (0x10000000U) </span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define BS_SPI_SR_EOQF       (1U)          </span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define BR_SPI_SR_EOQF(x)    (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_EOQF))</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define BF_SPI_SR_EOQF(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_SR_EOQF) &amp; BM_SPI_SR_EOQF)</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define BW_SPI_SR_EOQF(x, v) (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_EOQF) = (v))</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define BP_SPI_SR_TXRXS      (30U)         </span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define BM_SPI_SR_TXRXS      (0x40000000U) </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define BS_SPI_SR_TXRXS      (1U)          </span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define BR_SPI_SR_TXRXS(x)   (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_TXRXS))</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define BF_SPI_SR_TXRXS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_SR_TXRXS) &amp; BM_SPI_SR_TXRXS)</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define BW_SPI_SR_TXRXS(x, v) (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_TXRXS) = (v))</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define BP_SPI_SR_TCF        (31U)         </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define BM_SPI_SR_TCF        (0x80000000U) </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define BS_SPI_SR_TCF        (1U)          </span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define BR_SPI_SR_TCF(x)     (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_TCF))</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define BF_SPI_SR_TCF(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_SR_TCF) &amp; BM_SPI_SR_TCF)</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define BW_SPI_SR_TCF(x, v)  (BITBAND_ACCESS32(HW_SPI_SR_ADDR(x), BP_SPI_SR_TCF) = (v))</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"> * HW_SPI_RSER - DMA/Interrupt Request Select and Enable Register</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="union__hw__spi__rser.html"> 1489</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__rser.html">_hw_spi_rser</a></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;{</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    uint32_t U;</div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html"> 1492</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html">_hw_spi_rser_bitfields</a></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    {</div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#ad5bcdcae1e72d9e86cf930598608cd32"> 1494</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a255e0bc4fef67697416d58cecf2988f6">RESERVED0</a> : 16;       </div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a80c72305f415a95a2a7416e4befae1f2"> 1495</a></span>&#160;        uint32_t RFDF_DIRS : 1;        </div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#ac6b03015188fcbf0cef289d983e02365"> 1497</a></span>&#160;        uint32_t RFDF_RE : 1;          </div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a1da96c78ca64ce6398de874438f971f4"> 1498</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a83b999983fab006055ab8496ef5afa4c">RESERVED1</a> : 1;        </div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a34201f6b084ce9d8839a1cd0692b31fc"> 1499</a></span>&#160;        uint32_t RFOF_RE : 1;          </div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#aff05463253102d5fc4238faeedd07175"> 1501</a></span>&#160;        uint32_t RESERVED2 : 4;        </div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a5c816c096d17d42a68ca5cd10ea39b64"> 1502</a></span>&#160;        uint32_t TFFF_DIRS : 1;        </div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a45ab5f5d5deccd13483f96aae5b33fe4"> 1504</a></span>&#160;        uint32_t TFFF_RE : 1;          </div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a52a1356c52461060fd8c5df245a61184"> 1505</a></span>&#160;        uint32_t RESERVED3 : 1;        </div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a802155fefd466d9220f546fad5816173"> 1506</a></span>&#160;        uint32_t TFUF_RE : 1;          </div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a1acd7ca10d6d0e683c050c7febcbf3bb"> 1508</a></span>&#160;        uint32_t EOQF_RE : 1;          </div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#a227175e421c63397549fb55cf90c6918"> 1509</a></span>&#160;        uint32_t RESERVED4 : 2;        </div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html#aa7c820385a08aa6ef0c6298905feba6a"> 1510</a></span>&#160;        uint32_t TCF_RE : 1;           </div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    } B;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;} <a class="code" href="union__hw__spi__rser.html">hw_spi_rser_t</a>;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define HW_SPI_RSER_ADDR(x)      ((x) + 0x30U)</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define HW_SPI_RSER(x)           (*(__IO hw_spi_rser_t *) HW_SPI_RSER_ADDR(x))</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define HW_SPI_RSER_RD(x)        (HW_SPI_RSER(x).U)</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define HW_SPI_RSER_WR(x, v)     (HW_SPI_RSER(x).U = (v))</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define HW_SPI_RSER_SET(x, v)    (HW_SPI_RSER_WR(x, HW_SPI_RSER_RD(x) |  (v)))</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define HW_SPI_RSER_CLR(x, v)    (HW_SPI_RSER_WR(x, HW_SPI_RSER_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define HW_SPI_RSER_TOG(x, v)    (HW_SPI_RSER_WR(x, HW_SPI_RSER_RD(x) ^  (v)))</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_RSER bitfields</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define BP_SPI_RSER_RFDF_DIRS (16U)        </span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define BM_SPI_RSER_RFDF_DIRS (0x00010000U) </span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define BS_SPI_RSER_RFDF_DIRS (1U)         </span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define BR_SPI_RSER_RFDF_DIRS(x) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_RFDF_DIRS))</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define BF_SPI_RSER_RFDF_DIRS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_RSER_RFDF_DIRS) &amp; BM_SPI_RSER_RFDF_DIRS)</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define BW_SPI_RSER_RFDF_DIRS(x, v) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_RFDF_DIRS) = (v))</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define BP_SPI_RSER_RFDF_RE  (17U)         </span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define BM_SPI_RSER_RFDF_RE  (0x00020000U) </span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define BS_SPI_RSER_RFDF_RE  (1U)          </span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define BR_SPI_RSER_RFDF_RE(x) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_RFDF_RE))</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define BF_SPI_RSER_RFDF_RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_RSER_RFDF_RE) &amp; BM_SPI_RSER_RFDF_RE)</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define BW_SPI_RSER_RFDF_RE(x, v) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_RFDF_RE) = (v))</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define BP_SPI_RSER_RFOF_RE  (19U)         </span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define BM_SPI_RSER_RFOF_RE  (0x00080000U) </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define BS_SPI_RSER_RFOF_RE  (1U)          </span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define BR_SPI_RSER_RFOF_RE(x) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_RFOF_RE))</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define BF_SPI_RSER_RFOF_RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_RSER_RFOF_RE) &amp; BM_SPI_RSER_RFOF_RE)</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define BW_SPI_RSER_RFOF_RE(x, v) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_RFOF_RE) = (v))</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define BP_SPI_RSER_TFFF_DIRS (24U)        </span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define BM_SPI_RSER_TFFF_DIRS (0x01000000U) </span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define BS_SPI_RSER_TFFF_DIRS (1U)         </span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define BR_SPI_RSER_TFFF_DIRS(x) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_TFFF_DIRS))</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define BF_SPI_RSER_TFFF_DIRS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_RSER_TFFF_DIRS) &amp; BM_SPI_RSER_TFFF_DIRS)</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define BW_SPI_RSER_TFFF_DIRS(x, v) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_TFFF_DIRS) = (v))</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define BP_SPI_RSER_TFFF_RE  (25U)         </span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define BM_SPI_RSER_TFFF_RE  (0x02000000U) </span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define BS_SPI_RSER_TFFF_RE  (1U)          </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define BR_SPI_RSER_TFFF_RE(x) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_TFFF_RE))</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define BF_SPI_RSER_TFFF_RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_RSER_TFFF_RE) &amp; BM_SPI_RSER_TFFF_RE)</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define BW_SPI_RSER_TFFF_RE(x, v) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_TFFF_RE) = (v))</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define BP_SPI_RSER_TFUF_RE  (27U)         </span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define BM_SPI_RSER_TFUF_RE  (0x08000000U) </span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define BS_SPI_RSER_TFUF_RE  (1U)          </span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define BR_SPI_RSER_TFUF_RE(x) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_TFUF_RE))</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define BF_SPI_RSER_TFUF_RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_RSER_TFUF_RE) &amp; BM_SPI_RSER_TFUF_RE)</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define BW_SPI_RSER_TFUF_RE(x, v) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_TFUF_RE) = (v))</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define BP_SPI_RSER_EOQF_RE  (28U)         </span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define BM_SPI_RSER_EOQF_RE  (0x10000000U) </span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define BS_SPI_RSER_EOQF_RE  (1U)          </span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define BR_SPI_RSER_EOQF_RE(x) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_EOQF_RE))</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define BF_SPI_RSER_EOQF_RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_RSER_EOQF_RE) &amp; BM_SPI_RSER_EOQF_RE)</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define BW_SPI_RSER_EOQF_RE(x, v) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_EOQF_RE) = (v))</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define BP_SPI_RSER_TCF_RE   (31U)         </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define BM_SPI_RSER_TCF_RE   (0x80000000U) </span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define BS_SPI_RSER_TCF_RE   (1U)          </span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define BR_SPI_RSER_TCF_RE(x) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_TCF_RE))</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define BF_SPI_RSER_TCF_RE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_RSER_TCF_RE) &amp; BM_SPI_RSER_TCF_RE)</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define BW_SPI_RSER_TCF_RE(x, v) (BITBAND_ACCESS32(HW_SPI_RSER_ADDR(x), BP_SPI_RSER_TCF_RE) = (v))</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment"> * HW_SPI_PUSHR - PUSH TX FIFO Register In Master Mode</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="union__hw__spi__pushr.html"> 1748</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__pushr.html">_hw_spi_pushr</a></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;{</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    uint32_t U;</div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html"> 1751</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html">_hw_spi_pushr_bitfields</a></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    {</div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html#a4db75f8abed699acc6be847408abfe5e"> 1753</a></span>&#160;        uint32_t TXDATA : 16;          </div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html#af06d873d19585c56cfe01ddb7019a15a"> 1754</a></span>&#160;        uint32_t PCS : 6;              </div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html#a6a39ac20be95b78c728245f6e44fcccb"> 1755</a></span>&#160;        uint32_t <a class="code" href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a255e0bc4fef67697416d58cecf2988f6">RESERVED0</a> : 4;        </div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html#a49a31218b6daa0b8a6692c777ab481f9"> 1756</a></span>&#160;        uint32_t CTCNT : 1;            </div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html#a33dbd72abcec2dc46d84f726cd8f126c"> 1757</a></span>&#160;        uint32_t EOQ : 1;              </div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html#a10c0608b221152dbda30c4ff7db2d338"> 1758</a></span>&#160;        uint32_t CTAS : 3;             </div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html#a5853cb0c5d7b495cd47f67c133ac80bf"> 1760</a></span>&#160;        uint32_t CONT : 1;             </div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    } B;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;} <a class="code" href="union__hw__spi__pushr.html">hw_spi_pushr_t</a>;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_ADDR(x)     ((x) + 0x34U)</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR(x)          (*(__IO hw_spi_pushr_t *) HW_SPI_PUSHR_ADDR(x))</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_RD(x)       (HW_SPI_PUSHR(x).U)</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_WR(x, v)    (HW_SPI_PUSHR(x).U = (v))</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_SET(x, v)   (HW_SPI_PUSHR_WR(x, HW_SPI_PUSHR_RD(x) |  (v)))</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_CLR(x, v)   (HW_SPI_PUSHR_WR(x, HW_SPI_PUSHR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_TOG(x, v)   (HW_SPI_PUSHR_WR(x, HW_SPI_PUSHR_RD(x) ^  (v)))</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_PUSHR bitfields</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define BP_SPI_PUSHR_TXDATA  (0U)          </span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define BM_SPI_PUSHR_TXDATA  (0x0000FFFFU) </span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define BS_SPI_PUSHR_TXDATA  (16U)         </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define BR_SPI_PUSHR_TXDATA(x) (HW_SPI_PUSHR(x).B.TXDATA)</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define BF_SPI_PUSHR_TXDATA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_PUSHR_TXDATA) &amp; BM_SPI_PUSHR_TXDATA)</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define BW_SPI_PUSHR_TXDATA(x, v) (HW_SPI_PUSHR_WR(x, (HW_SPI_PUSHR_RD(x) &amp; ~BM_SPI_PUSHR_TXDATA) | BF_SPI_PUSHR_TXDATA(v)))</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define BP_SPI_PUSHR_PCS     (16U)         </span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define BM_SPI_PUSHR_PCS     (0x003F0000U) </span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define BS_SPI_PUSHR_PCS     (6U)          </span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define BR_SPI_PUSHR_PCS(x)  (HW_SPI_PUSHR(x).B.PCS)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define BF_SPI_PUSHR_PCS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_PUSHR_PCS) &amp; BM_SPI_PUSHR_PCS)</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define BW_SPI_PUSHR_PCS(x, v) (HW_SPI_PUSHR_WR(x, (HW_SPI_PUSHR_RD(x) &amp; ~BM_SPI_PUSHR_PCS) | BF_SPI_PUSHR_PCS(v)))</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define BP_SPI_PUSHR_CTCNT   (26U)         </span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define BM_SPI_PUSHR_CTCNT   (0x04000000U) </span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define BS_SPI_PUSHR_CTCNT   (1U)          </span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define BR_SPI_PUSHR_CTCNT(x) (BITBAND_ACCESS32(HW_SPI_PUSHR_ADDR(x), BP_SPI_PUSHR_CTCNT))</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define BF_SPI_PUSHR_CTCNT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_PUSHR_CTCNT) &amp; BM_SPI_PUSHR_CTCNT)</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define BW_SPI_PUSHR_CTCNT(x, v) (BITBAND_ACCESS32(HW_SPI_PUSHR_ADDR(x), BP_SPI_PUSHR_CTCNT) = (v))</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define BP_SPI_PUSHR_EOQ     (27U)         </span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define BM_SPI_PUSHR_EOQ     (0x08000000U) </span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define BS_SPI_PUSHR_EOQ     (1U)          </span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define BR_SPI_PUSHR_EOQ(x)  (BITBAND_ACCESS32(HW_SPI_PUSHR_ADDR(x), BP_SPI_PUSHR_EOQ))</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define BF_SPI_PUSHR_EOQ(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_PUSHR_EOQ) &amp; BM_SPI_PUSHR_EOQ)</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define BW_SPI_PUSHR_EOQ(x, v) (BITBAND_ACCESS32(HW_SPI_PUSHR_ADDR(x), BP_SPI_PUSHR_EOQ) = (v))</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define BP_SPI_PUSHR_CTAS    (28U)         </span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define BM_SPI_PUSHR_CTAS    (0x70000000U) </span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define BS_SPI_PUSHR_CTAS    (3U)          </span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define BR_SPI_PUSHR_CTAS(x) (HW_SPI_PUSHR(x).B.CTAS)</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define BF_SPI_PUSHR_CTAS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_PUSHR_CTAS) &amp; BM_SPI_PUSHR_CTAS)</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define BW_SPI_PUSHR_CTAS(x, v) (HW_SPI_PUSHR_WR(x, (HW_SPI_PUSHR_RD(x) &amp; ~BM_SPI_PUSHR_CTAS) | BF_SPI_PUSHR_CTAS(v)))</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define BP_SPI_PUSHR_CONT    (31U)         </span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define BM_SPI_PUSHR_CONT    (0x80000000U) </span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define BS_SPI_PUSHR_CONT    (1U)          </span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define BR_SPI_PUSHR_CONT(x) (BITBAND_ACCESS32(HW_SPI_PUSHR_ADDR(x), BP_SPI_PUSHR_CONT))</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define BF_SPI_PUSHR_CONT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_PUSHR_CONT) &amp; BM_SPI_PUSHR_CONT)</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define BW_SPI_PUSHR_CONT(x, v) (BITBAND_ACCESS32(HW_SPI_PUSHR_ADDR(x), BP_SPI_PUSHR_CONT) = (v))</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment"> * HW_SPI_PUSHR_SLAVE - PUSH TX FIFO Register In Slave Mode</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="union__hw__spi__pushr__slave.html"> 1951</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__pushr__slave.html">_hw_spi_pushr_slave</a></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;{</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    uint32_t U;</div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr__slave_1_1__hw__spi__pushr__slave__bitfields.html"> 1954</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__pushr__slave_1_1__hw__spi__pushr__slave__bitfields.html">_hw_spi_pushr_slave_bitfields</a></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    {</div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="struct__hw__spi__pushr__slave_1_1__hw__spi__pushr__slave__bitfields.html#af04b83c5b17ffb793b06ea0cf2e2e142"> 1956</a></span>&#160;        uint32_t TXDATA : 32;          </div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    } B;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;} <a class="code" href="union__hw__spi__pushr__slave.html">hw_spi_pushr_slave_t</a>;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_SLAVE_ADDR(x) ((x) + 0x34U)</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_SLAVE(x)    (*(__IO hw_spi_pushr_slave_t *) HW_SPI_PUSHR_SLAVE_ADDR(x))</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_SLAVE_RD(x) (HW_SPI_PUSHR_SLAVE(x).U)</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_SLAVE_WR(x, v) (HW_SPI_PUSHR_SLAVE(x).U = (v))</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_SLAVE_SET(x, v) (HW_SPI_PUSHR_SLAVE_WR(x, HW_SPI_PUSHR_SLAVE_RD(x) |  (v)))</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_SLAVE_CLR(x, v) (HW_SPI_PUSHR_SLAVE_WR(x, HW_SPI_PUSHR_SLAVE_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define HW_SPI_PUSHR_SLAVE_TOG(x, v) (HW_SPI_PUSHR_SLAVE_WR(x, HW_SPI_PUSHR_SLAVE_RD(x) ^  (v)))</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_PUSHR_SLAVE bitfields</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define BP_SPI_PUSHR_SLAVE_TXDATA (0U)     </span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define BM_SPI_PUSHR_SLAVE_TXDATA (0xFFFFFFFFU) </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define BS_SPI_PUSHR_SLAVE_TXDATA (32U)    </span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define BR_SPI_PUSHR_SLAVE_TXDATA(x) (HW_SPI_PUSHR_SLAVE(x).U)</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define BF_SPI_PUSHR_SLAVE_TXDATA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_SPI_PUSHR_SLAVE_TXDATA) &amp; BM_SPI_PUSHR_SLAVE_TXDATA)</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define BW_SPI_PUSHR_SLAVE_TXDATA(x, v) (HW_SPI_PUSHR_SLAVE_WR(x, v))</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment"> * HW_SPI_POPR - POP RX FIFO Register</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;</div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="union__hw__spi__popr.html"> 2011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__popr.html">_hw_spi_popr</a></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;{</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    uint32_t U;</div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="struct__hw__spi__popr_1_1__hw__spi__popr__bitfields.html"> 2014</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__popr_1_1__hw__spi__popr__bitfields.html">_hw_spi_popr_bitfields</a></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    {</div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="struct__hw__spi__popr_1_1__hw__spi__popr__bitfields.html#a5f16b2b9be0fe870e2f6ae782ce2f547"> 2016</a></span>&#160;        uint32_t RXDATA : 32;          </div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    } B;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;} <a class="code" href="union__hw__spi__popr.html">hw_spi_popr_t</a>;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define HW_SPI_POPR_ADDR(x)      ((x) + 0x38U)</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define HW_SPI_POPR(x)           (*(__I hw_spi_popr_t *) HW_SPI_POPR_ADDR(x))</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define HW_SPI_POPR_RD(x)        (HW_SPI_POPR(x).U)</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_POPR bitfields</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define BP_SPI_POPR_RXDATA   (0U)          </span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define BM_SPI_POPR_RXDATA   (0xFFFFFFFFU) </span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define BS_SPI_POPR_RXDATA   (32U)         </span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define BR_SPI_POPR_RXDATA(x) (HW_SPI_POPR(x).U)</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment"> * HW_SPI_TXFRn - Transmit FIFO Registers</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="union__hw__spi__txfrn.html"> 2063</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__txfrn.html">_hw_spi_txfrn</a></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;{</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    uint32_t U;</div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields.html"> 2066</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields.html">_hw_spi_txfrn_bitfields</a></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    {</div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields.html#ada641485a2d448406b47102bb5aa8714"> 2068</a></span>&#160;        uint32_t TXDATA : 16;          </div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields.html#af320ea97ff13ae5cde6e5740f94b8bfb"> 2069</a></span>&#160;        uint32_t TXCMD_TXDATA : 16;    </div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    } B;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;} <a class="code" href="union__hw__spi__txfrn.html">hw_spi_txfrn_t</a>;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define HW_SPI_TXFRn_COUNT (4U)</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define HW_SPI_TXFRn_ADDR(x, n)  ((x) + 0x3CU + (0x4U * (n)))</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define HW_SPI_TXFRn(x, n)       (*(__I hw_spi_txfrn_t *) HW_SPI_TXFRn_ADDR(x, n))</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define HW_SPI_TXFRn_RD(x, n)    (HW_SPI_TXFRn(x, n).U)</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_TXFRn bitfields</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define BP_SPI_TXFRn_TXDATA  (0U)          </span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define BM_SPI_TXFRn_TXDATA  (0x0000FFFFU) </span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define BS_SPI_TXFRn_TXDATA  (16U)         </span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define BR_SPI_TXFRn_TXDATA(x, n) (HW_SPI_TXFRn(x, n).B.TXDATA)</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define BP_SPI_TXFRn_TXCMD_TXDATA (16U)    </span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define BM_SPI_TXFRn_TXCMD_TXDATA (0xFFFF0000U) </span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define BS_SPI_TXFRn_TXCMD_TXDATA (16U)    </span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define BR_SPI_TXFRn_TXCMD_TXDATA(x, n) (HW_SPI_TXFRn(x, n).B.TXCMD_TXDATA)</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment"> * HW_SPI_RXFRn - Receive FIFO Registers</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="union__hw__spi__rxfrn.html"> 2133</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__spi__rxfrn.html">_hw_spi_rxfrn</a></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;{</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    uint32_t U;</div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="struct__hw__spi__rxfrn_1_1__hw__spi__rxfrn__bitfields.html"> 2136</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__spi__rxfrn_1_1__hw__spi__rxfrn__bitfields.html">_hw_spi_rxfrn_bitfields</a></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    {</div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="struct__hw__spi__rxfrn_1_1__hw__spi__rxfrn__bitfields.html#a7762c39681bb53043deb56e3c908f992"> 2138</a></span>&#160;        uint32_t RXDATA : 32;          </div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    } B;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;} <a class="code" href="union__hw__spi__rxfrn.html">hw_spi_rxfrn_t</a>;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define HW_SPI_RXFRn_COUNT (4U)</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define HW_SPI_RXFRn_ADDR(x, n)  ((x) + 0x7CU + (0x4U * (n)))</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define HW_SPI_RXFRn(x, n)       (*(__I hw_spi_rxfrn_t *) HW_SPI_RXFRn_ADDR(x, n))</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define HW_SPI_RXFRn_RD(x, n)    (HW_SPI_RXFRn(x, n).U)</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment"> * Constants &amp; macros for individual SPI_RXFRn bitfields</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define BP_SPI_RXFRn_RXDATA  (0U)          </span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define BM_SPI_RXFRn_RXDATA  (0xFFFFFFFFU) </span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define BS_SPI_RXFRn_RXDATA  (32U)         </span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define BR_SPI_RXFRn_RXDATA(x, n) (HW_SPI_RXFRn(x, n).U)</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment"> * hw_spi_t - module struct</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="struct__hw__spi.html"> 2197</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__spi.html">_hw_spi</a></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;{</div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#a101b74d9f01466e25b23696684138049"> 2199</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__spi__mcr.html">hw_spi_mcr_t</a> <a class="code" href="struct__hw__spi.html#a101b74d9f01466e25b23696684138049">MCR</a>;                 </div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    uint8_t _reserved0[4];</div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#a97ede68093ddab2278b248b657a41bf5"> 2201</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__spi__tcr.html">hw_spi_tcr_t</a> <a class="code" href="struct__hw__spi.html#a97ede68093ddab2278b248b657a41bf5">TCR</a>;                 </div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#afae54d680e1fb5fc890919c2142e5211"> 2203</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__spi__ctarn.html">hw_spi_ctarn_t</a> CTARn[2];      </div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#a99a927d2c4977158e0bf80f8a7c43e72"> 2204</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__spi__ctarn__slave.html">hw_spi_ctarn_slave_t</a> CTARn_SLAVE[1]; </div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    };</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    uint8_t _reserved1[24];</div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#ab60993cc9b7511e3d3a1138e5d0d8940"> 2207</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__spi__sr.html">hw_spi_sr_t</a> <a class="code" href="struct__hw__spi.html#ab60993cc9b7511e3d3a1138e5d0d8940">SR</a>;                   </div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#adc7782f9d71a5e41a6628aac90593698"> 2208</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__spi__rser.html">hw_spi_rser_t</a> <a class="code" href="struct__hw__spi.html#adc7782f9d71a5e41a6628aac90593698">RSER</a>;               </div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#adc3821caf17c9b258b57e1e8172a0698"> 2210</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__spi__pushr.html">hw_spi_pushr_t</a> <a class="code" href="struct__hw__spi.html#adc3821caf17c9b258b57e1e8172a0698">PUSHR</a>;         </div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#a86954e86244f3aece26c43efea1bf141"> 2211</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__spi__pushr__slave.html">hw_spi_pushr_slave_t</a> <a class="code" href="struct__hw__spi.html#a86954e86244f3aece26c43efea1bf141">PUSHR_SLAVE</a>; </div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    };</div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#ab2654980b102d4bd1cf1629ea0597151"> 2213</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__spi__popr.html">hw_spi_popr_t</a> <a class="code" href="struct__hw__spi.html#ab2654980b102d4bd1cf1629ea0597151">POPR</a>;                </div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#a44831cf4455d20e48ebb4e5942582ceb"> 2214</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__spi__txfrn.html">hw_spi_txfrn_t</a> TXFRn[4];           </div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    uint8_t _reserved2[48];</div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="struct__hw__spi.html#aa7061f74ca4473dc25955d11b1b48c3b"> 2216</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__spi__rxfrn.html">hw_spi_rxfrn_t</a> RXFRn[4];           </div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;} <a class="code" href="struct__hw__spi.html">hw_spi_t</a>;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define HW_SPI(x)      (*(hw_spi_t *)(x))</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_SPI_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a6e954adde0da53752cfc6f1d0a449b88"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a6e954adde0da53752cfc6f1d0a449b88">_hw_spi_mcr::_hw_spi_mcr_bitfields::MSTR</a></div><div class="ttdeci">uint32_t MSTR</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:149</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a232c7f81125d5f8c3c5952b3844760b4"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a232c7f81125d5f8c3c5952b3844760b4">_hw_spi_mcr::_hw_spi_mcr_bitfields::PCSSE</a></div><div class="ttdeci">uint32_t PCSSE</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:144</div></div>
<div class="ttc" id="union__hw__spi__pushr__slave_html"><div class="ttname"><a href="union__hw__spi__pushr__slave.html">_hw_spi_pushr_slave</a></div><div class="ttdoc">HW_SPI_PUSHR_SLAVE - PUSH TX FIFO Register In Slave Mode (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1951</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_html"><div class="ttname"><a href="struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields.html">_hw_spi_ctarn::_hw_spi_ctarn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:653</div></div>
<div class="ttc" id="struct__hw__spi_html_a86954e86244f3aece26c43efea1bf141"><div class="ttname"><a href="struct__hw__spi.html#a86954e86244f3aece26c43efea1bf141">_hw_spi::PUSHR_SLAVE</a></div><div class="ttdeci">__IO hw_spi_pushr_slave_t PUSHR_SLAVE</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2211</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a83b999983fab006055ab8496ef5afa4c"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a83b999983fab006055ab8496ef5afa4c">_hw_spi_mcr::_hw_spi_mcr_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:142</div></div>
<div class="ttc" id="union__hw__spi__txfrn_html"><div class="ttname"><a href="union__hw__spi__txfrn.html">_hw_spi_txfrn</a></div><div class="ttdoc">HW_SPI_TXFRn - Transmit FIFO Registers (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2063</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a63fc1b074a2863e8ed76f4334bcf7c16"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a63fc1b074a2863e8ed76f4334bcf7c16">_hw_spi_mcr::_hw_spi_mcr_bitfields::MTFE</a></div><div class="ttdeci">uint32_t MTFE</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:145</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a5cf3fae1b73338f0e1616883f8cc0db2"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a5cf3fae1b73338f0e1616883f8cc0db2">_hw_spi_mcr::_hw_spi_mcr_bitfields::MDIS</a></div><div class="ttdeci">uint32_t MDIS</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:138</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a7000e0e838bd767034b42398e68a1459"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a7000e0e838bd767034b42398e68a1459">_hw_spi_mcr::_hw_spi_mcr_bitfields::FRZ</a></div><div class="ttdeci">uint32_t FRZ</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:146</div></div>
<div class="ttc" id="union__hw__spi__rser_html"><div class="ttname"><a href="union__hw__spi__rser.html">_hw_spi_rser</a></div><div class="ttdoc">HW_SPI_RSER - DMA/Interrupt Request Select and Enable Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1489</div></div>
<div class="ttc" id="union__hw__spi__ctarn_html"><div class="ttname"><a href="union__hw__spi__ctarn.html">_hw_spi_ctarn</a></div><div class="ttdoc">HW_SPI_CTARn - Clock and Transfer Attributes Register (In Master Mode) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:650</div></div>
<div class="ttc" id="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields_html"><div class="ttname"><a href="struct__hw__spi__ctarn__slave_1_1__hw__spi__ctarn__slave__bitfields.html">_hw_spi_ctarn_slave::_hw_spi_ctarn_slave_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1064</div></div>
<div class="ttc" id="union__hw__spi__rxfrn_html"><div class="ttname"><a href="union__hw__spi__rxfrn.html">_hw_spi_rxfrn</a></div><div class="ttdoc">HW_SPI_RXFRn - Receive FIFO Registers (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2133</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a3982be4fab76abd2dafb2e8a296debc3"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a3982be4fab76abd2dafb2e8a296debc3">_hw_spi_mcr::_hw_spi_mcr_bitfields::CLR_TXF</a></div><div class="ttdeci">uint32_t CLR_TXF</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:135</div></div>
<div class="ttc" id="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields_html"><div class="ttname"><a href="struct__hw__spi__pushr_1_1__hw__spi__pushr__bitfields.html">_hw_spi_pushr::_hw_spi_pushr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1751</div></div>
<div class="ttc" id="struct__hw__spi_html_adc3821caf17c9b258b57e1e8172a0698"><div class="ttname"><a href="struct__hw__spi.html#adc3821caf17c9b258b57e1e8172a0698">_hw_spi::PUSHR</a></div><div class="ttdeci">__IO hw_spi_pushr_t PUSHR</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2210</div></div>
<div class="ttc" id="struct__hw__spi_html_ab60993cc9b7511e3d3a1138e5d0d8940"><div class="ttname"><a href="struct__hw__spi.html#ab60993cc9b7511e3d3a1138e5d0d8940">_hw_spi::SR</a></div><div class="ttdeci">__IO hw_spi_sr_t SR</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2207</div></div>
<div class="ttc" id="union__hw__spi__popr_html"><div class="ttname"><a href="union__hw__spi__popr.html">_hw_spi_popr</a></div><div class="ttdoc">HW_SPI_POPR - POP RX FIFO Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2011</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_abe74f59fbda4e1f4a1d03ee34f28624a"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#abe74f59fbda4e1f4a1d03ee34f28624a">_hw_spi_mcr::_hw_spi_mcr_bitfields::DCONF</a></div><div class="ttdeci">uint32_t DCONF</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:147</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__spi__pushr__slave_1_1__hw__spi__pushr__slave__bitfields_html"><div class="ttname"><a href="struct__hw__spi__pushr__slave_1_1__hw__spi__pushr__slave__bitfields.html">_hw_spi_pushr_slave::_hw_spi_pushr_slave_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1954</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a8f6ac10b6973ca7de82dc4d65c87289c"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a8f6ac10b6973ca7de82dc4d65c87289c">_hw_spi_mcr::_hw_spi_mcr_bitfields::CLR_RXF</a></div><div class="ttdeci">uint32_t CLR_RXF</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:134</div></div>
<div class="ttc" id="struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields_html"><div class="ttname"><a href="struct__hw__spi__txfrn_1_1__hw__spi__txfrn__bitfields.html">_hw_spi_txfrn::_hw_spi_txfrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2066</div></div>
<div class="ttc" id="struct__hw__spi_html_a101b74d9f01466e25b23696684138049"><div class="ttname"><a href="struct__hw__spi.html#a101b74d9f01466e25b23696684138049">_hw_spi::MCR</a></div><div class="ttdeci">__IO hw_spi_mcr_t MCR</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2199</div></div>
<div class="ttc" id="struct__hw__spi_html_adc7782f9d71a5e41a6628aac90593698"><div class="ttname"><a href="struct__hw__spi.html#adc7782f9d71a5e41a6628aac90593698">_hw_spi::RSER</a></div><div class="ttdeci">__IO hw_spi_rser_t RSER</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2208</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_aebe08a335ff44f8dee8b9d204f9f2ddc"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#aebe08a335ff44f8dee8b9d204f9f2ddc">_hw_spi_mcr::_hw_spi_mcr_bitfields::SMPL_PT</a></div><div class="ttdeci">uint32_t SMPL_PT</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:133</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html">_hw_spi_mcr::_hw_spi_mcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:129</div></div>
<div class="ttc" id="union__hw__spi__mcr_html"><div class="ttname"><a href="union__hw__spi__mcr.html">_hw_spi_mcr</a></div><div class="ttdoc">HW_SPI_MCR - Module Configuration Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:126</div></div>
<div class="ttc" id="struct__hw__spi__popr_1_1__hw__spi__popr__bitfields_html"><div class="ttname"><a href="struct__hw__spi__popr_1_1__hw__spi__popr__bitfields.html">_hw_spi_popr::_hw_spi_popr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2014</div></div>
<div class="ttc" id="struct__hw__spi_html"><div class="ttname"><a href="struct__hw__spi.html">_hw_spi</a></div><div class="ttdoc">All SPI module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2197</div></div>
<div class="ttc" id="union__hw__spi__tcr_html"><div class="ttname"><a href="union__hw__spi__tcr.html">_hw_spi_tcr</a></div><div class="ttdoc">HW_SPI_TCR - Transfer Count Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:578</div></div>
<div class="ttc" id="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields_html"><div class="ttname"><a href="struct__hw__spi__rser_1_1__hw__spi__rser__bitfields.html">_hw_spi_rser::_hw_spi_rser_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1492</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_acf57e1f623fd8efe6a3f00e0026c3208"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#acf57e1f623fd8efe6a3f00e0026c3208">_hw_spi_mcr::_hw_spi_mcr_bitfields::DOZE</a></div><div class="ttdeci">uint32_t DOZE</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:139</div></div>
<div class="ttc" id="struct__hw__spi__rxfrn_1_1__hw__spi__rxfrn__bitfields_html"><div class="ttname"><a href="struct__hw__spi__rxfrn_1_1__hw__spi__rxfrn__bitfields.html">_hw_spi_rxfrn::_hw_spi_rxfrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2136</div></div>
<div class="ttc" id="struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields_html"><div class="ttname"><a href="struct__hw__spi__tcr_1_1__hw__spi__tcr__bitfields.html">_hw_spi_tcr::_hw_spi_tcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:581</div></div>
<div class="ttc" id="struct__hw__spi_html_ab2654980b102d4bd1cf1629ea0597151"><div class="ttname"><a href="struct__hw__spi.html#ab2654980b102d4bd1cf1629ea0597151">_hw_spi::POPR</a></div><div class="ttdeci">__I hw_spi_popr_t POPR</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2213</div></div>
<div class="ttc" id="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields_html"><div class="ttname"><a href="struct__hw__spi__sr_1_1__hw__spi__sr__bitfields.html">_hw_spi_sr::_hw_spi_sr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1188</div></div>
<div class="ttc" id="union__hw__spi__pushr_html"><div class="ttname"><a href="union__hw__spi__pushr.html">_hw_spi_pushr</a></div><div class="ttdoc">HW_SPI_PUSHR - PUSH TX FIFO Register In Master Mode (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1748</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a4d3ec2c3c4ca0b38c9b71b2e080b45bd"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a4d3ec2c3c4ca0b38c9b71b2e080b45bd">_hw_spi_mcr::_hw_spi_mcr_bitfields::DIS_TXF</a></div><div class="ttdeci">uint32_t DIS_TXF</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:137</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_afd66443c233b59bd4263abfc0ab2f0d5"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#afd66443c233b59bd4263abfc0ab2f0d5">_hw_spi_mcr::_hw_spi_mcr_bitfields::CONT_SCKE</a></div><div class="ttdeci">uint32_t CONT_SCKE</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:148</div></div>
<div class="ttc" id="union__hw__spi__sr_html"><div class="ttname"><a href="union__hw__spi__sr.html">_hw_spi_sr</a></div><div class="ttdoc">HW_SPI_SR - Status Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1185</div></div>
<div class="ttc" id="struct__hw__spi_html_a97ede68093ddab2278b248b657a41bf5"><div class="ttname"><a href="struct__hw__spi.html#a97ede68093ddab2278b248b657a41bf5">_hw_spi::TCR</a></div><div class="ttdeci">__IO hw_spi_tcr_t TCR</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:2201</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a51f524338407064dc084cfd0ba3794c0"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a51f524338407064dc084cfd0ba3794c0">_hw_spi_mcr::_hw_spi_mcr_bitfields::PCSIS</a></div><div class="ttdeci">uint32_t PCSIS</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:140</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a999404b6524ac9a96e30406c99ab22de"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a999404b6524ac9a96e30406c99ab22de">_hw_spi_mcr::_hw_spi_mcr_bitfields::HALT</a></div><div class="ttdeci">uint32_t HALT</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:131</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_ab48077966cb3a40bf4b1f68873eff7d3"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#ab48077966cb3a40bf4b1f68873eff7d3">_hw_spi_mcr::_hw_spi_mcr_bitfields::ROOE</a></div><div class="ttdeci">uint32_t ROOE</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:143</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a3f12de4905944876d1358d10ce1697bd"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a3f12de4905944876d1358d10ce1697bd">_hw_spi_mcr::_hw_spi_mcr_bitfields::DIS_RXF</a></div><div class="ttdeci">uint32_t DIS_RXF</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:136</div></div>
<div class="ttc" id="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields_html_a255e0bc4fef67697416d58cecf2988f6"><div class="ttname"><a href="struct__hw__spi__mcr_1_1__hw__spi__mcr__bitfields.html#a255e0bc4fef67697416d58cecf2988f6">_hw_spi_mcr::_hw_spi_mcr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:132</div></div>
<div class="ttc" id="union__hw__spi__ctarn__slave_html"><div class="ttname"><a href="union__hw__spi__ctarn__slave.html">_hw_spi_ctarn_slave</a></div><div class="ttdoc">HW_SPI_CTARn_SLAVE - Clock and Transfer Attributes Register (In Slave Mode) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_spi.h:1061</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
