// Library - 16nm_Tests, Cell - 6T_BANK_Test, View - schematic
// LAST TIME SAVED: Mar 31 02:02:52 2015
// NETLIST TIME: Mar 31 02:06:44 2015
`timescale 1ps / 1ps 

module cdsModule_55 ( Ack, ReadData, WriteAck, A, RD_Ack, RW, WriteData
     );

output  Ack;


output [7:0]  WriteAck;
output [31:0]  ReadData;

input [31:0]  WriteData;
input [1:0]  RW;
input [7:0]  RD_Ack;
input [19:0]  A;

// Buses in the design

wire  [31:0]  WriteDataT;

wire  [1:0]  cdsbus0;

wire  [0:4]  net018;

wire  [19:0]  cdsbus1;

wire  [1:0]  RWT;

wire  [7:0]  cdsbus2;

wire  [31:0]  cdsbus3;

wire  [7:0]  WAck;

wire  [7:0]  cdsbus4;

wire  [31:0]  cdsbus5;

wire  [31:0]  ReaDataT;

wire  [7:0]  RAckT;

wire  [19:0]  AT;

// begin interface element definitions

wire cdsNet0;
reg mixedNet99993;
reg mixedNet99992;
reg mixedNet99986;
reg mixedNet99981;
reg mixedNet99980;
reg mixedNet99979;
reg mixedNet99976;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99971;
reg mixedNet99970;
reg mixedNet99969;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99961;
reg mixedNet99959;
reg mixedNet99956;
reg mixedNet99954;
reg mixedNet99953;
reg mixedNet99952;
reg mixedNet99949;
reg mixedNet99948;
reg mixedNet99943;
reg mixedNet99941;
reg mixedNet99938;
reg mixedNet99931;
reg mixedNet99928;
reg mixedNet99927;
reg mixedNet99926;
reg mixedNet99925;
reg mixedNet99923;
reg mixedNet99920;
reg mixedNet99917;
reg mixedNet99912;
reg mixedNet99910;
reg mixedNet99905;
reg mixedNet99903;
reg mixedNet99902;
reg mixedNet99901;
reg mixedNet99898;
reg mixedNet99897;
assign cdsbus3[16] = mixedNet99993;
assign cdsbus3[17] = mixedNet99992;
assign cdsbus3[29] = mixedNet99986;
assign cdsbus3[28] = mixedNet99981;
assign cdsbus3[20] = mixedNet99980;
assign cdsbus3[19] = mixedNet99979;
assign cdsbus3[24] = mixedNet99976;
assign cdsbus3[7] = mixedNet99975;
assign cdsbus3[4] = mixedNet99974;
assign cdsbus3[15] = mixedNet99971;
assign cdsbus3[14] = mixedNet99970;
assign cdsbus3[12] = mixedNet99969;
assign cdsbus3[11] = mixedNet99968;
assign cdsbus3[10] = mixedNet99967;
assign cdsbus3[30] = mixedNet99961;
assign cdsbus3[2] = mixedNet99959;
assign cdsbus3[18] = mixedNet99956;
assign cdsbus3[9] = mixedNet99954;
assign cdsbus4[5] = mixedNet99953;
assign cdsbus3[5] = mixedNet99952;
assign cdsbus3[22] = mixedNet99949;
assign cdsbus3[8] = mixedNet99948;
assign cdsbus3[13] = mixedNet99943;
assign cdsbus3[23] = mixedNet99941;
assign cdsbus4[6] = mixedNet99938;
assign cdsbus4[7] = mixedNet99931;
assign cdsbus4[3] = mixedNet99928;
assign cdsbus4[2] = mixedNet99927;
assign cdsbus3[1] = mixedNet99926;
assign cdsbus4[1] = mixedNet99925;
assign cdsbus3[0] = mixedNet99923;
assign cdsbus4[0] = mixedNet99920;
assign cdsbus3[6] = mixedNet99917;
assign cdsNet0 = mixedNet99912;
assign cdsbus4[4] = mixedNet99910;
assign cdsbus3[25] = mixedNet99905;
assign cdsbus3[21] = mixedNet99903;
assign cdsbus3[31] = mixedNet99902;
assign cdsbus3[27] = mixedNet99901;
assign cdsbus3[3] = mixedNet99898;
assign cdsbus3[26] = mixedNet99897;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

