{
  "design": {
    "design_info": {
      "boundary_crc": "0xA889B95EC15677E7",
      "device": "xc7k160tffg676-1",
      "name": "base_mb",
      "synth_flow_mode": "None",
      "tool_version": "2018.3_AR71948",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "xlconcat_0": "",
      "Bit_0_0": "",
      "Bit_1_1": "",
      "Bit_2_9": "",
      "xlslice_3": "",
      "in_buf_ds_1bit_0": "",
      "in_buf_ds_4bit_0": "",
      "elapsed_time_gen_0": "",
      "in_buf_ds_adcbitclk": "",
      "xlconcat_1": "",
      "stim_gen_0": "",
      "Bit_10_13": "",
      "axi_ethernet_0": "",
      "axi_ethernet_0_fifo": "",
      "axi_fifo_mm_s_PH": "",
      "axi_fifo_mm_s_IM": "",
      "GPIO": "",
      "axi_iic_0": "",
      "axi_intc_0": "",
      "axi_quad_spi_0": "",
      "axi_timebase_wdt_0": "",
      "axi_timer_0": "",
      "axi_uartlite_0": "",
      "clk_wiz_0": "",
      "clk_wiz_1": "",
      "mdm_1": "",
      "microblaze_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {}
      },
      "rst_clk_wiz_1_100M": "",
      "rst_clk_wiz_1_100M_1": "",
      "xadc_wiz_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlconstant_3": "",
      "maroc_dc_0": "",
      "maroc_slow_control_0": "",
      "Bit_14_14": "",
      "SPI_MUX_1": "",
      "Bit_15_15": "",
      "xlconstant_4": "",
      "xlconstant_5": "",
      "xlconstant_6": "",
      "SPI_access_0": "",
      "wrc_board_quabo_Light_0": "",
      "flash_control_0": "",
      "stepper_control_0": "",
      "Bit_16_18": "",
      "Bit_19_23": "",
      "Bit_24_27": "",
      "axi_gpio_mech": "",
      "Bit_0_15": "",
      "Bit_16_16": "",
      "xlconcat_2": "",
      "Bit_21_21": "",
      "Bit_22_22": "",
      "Bit_23_23": "",
      "PPS_IO_0": "",
      "xlslice_0": "",
      "ETH_CORE_CTRL_0": "",
      "AXI_Stream_Switch_0": "",
      "FIFO_for_AXIS_0": "",
      "ETH_CORE_CTRL_2": "",
      "axi_uartlite_1": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "axi_ethernet_1": ""
    },
    "interface_ports": {
      "mgt_clk_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "iic_main": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "sfp_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
      },
      "uart_quabo": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "user_falsh_spi_0": {
        "mode": "Master",
        "vlnv": "user.org:user:falsh_spi_rtl:1.1"
      },
      "sfp_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
      }
    },
    "ports": {
      "MISO": {
        "direction": "I"
      },
      "MOSI": {
        "direction": "O"
      },
      "SPI_CK": {
        "direction": "O"
      },
      "SC_RSTb": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "SC_DOUT": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "SC_CLK": {
        "type": "clk",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_mb_maroc_slow_control_0_0_SC_CLK",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "hold1": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "hold2": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "CK_R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "RSTB_R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "D_R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "adc_clk_out": {
        "direction": "O"
      },
      "SC_DIN": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "maroc_trig0_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "maroc_trig1_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "maroc_trig2_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "maroc_trig3_0": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "or_trig0_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "or_trig1_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "or_trig2_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "or_trig3_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "HV_RSTb": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "stim_drive": {
        "direction": "O"
      },
      "stim_dac": {
        "direction": "O"
      },
      "board_loc": {
        "direction": "I",
        "left": "9",
        "right": "0"
      },
      "FRM_CLK_P": {
        "direction": "I"
      },
      "FRM_CLK_N": {
        "direction": "I"
      },
      "ADC_DIN_P": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "ADC_DIN_N": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BIT_CLK_P": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_mb_BIT_CLK_P",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "60000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "BIT_CLK_N": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "base_mb_BIT_CLK_N",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "60000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_125m_gtx_n_i_0": {
        "direction": "I"
      },
      "clk_125m_gtx_p_i_0": {
        "direction": "I"
      },
      "clk_20m_vcxo_i_0": {
        "direction": "I"
      },
      "onewire_b_0": {
        "direction": "IO"
      },
      "pll20dac_cs_n_o_0": {
        "direction": "O"
      },
      "pll25dac_cs_n_o_0": {
        "direction": "O"
      },
      "pps_o_0": {
        "direction": "O"
      },
      "SPI_SS": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "user_sfp_0_sfp_txn_o": {
        "direction": "O"
      },
      "user_sfp_0_sfp_rxp_i": {
        "direction": "I"
      },
      "user_sfp_0_sfp_txp_o": {
        "direction": "O"
      },
      "user_sfp_0_sfp_rxn_i": {
        "direction": "I"
      },
      "user_sfp_0_sfp_mod_def2_b": {
        "direction": "IO"
      },
      "user_sfp_0_sfp_mod_def1_b": {
        "direction": "IO"
      },
      "user_sfp_0_sfp_los_i": {
        "direction": "I"
      },
      "flash_dac": {
        "direction": "O"
      },
      "flash_led_p": {
        "direction": "O"
      },
      "flash_led_n": {
        "direction": "O"
      },
      "shutter_open": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "shutter_power": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "focus_limits_on": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "step_drive": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "focus_down_lim": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "focus_up_lim": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "shutter_down_lim": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "shutter_up_lim": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "quabo_pos0": {
        "direction": "I"
      },
      "pps_inout": {
        "direction": "IO"
      }
    },
    "components": {
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "base_mb_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "base_mb_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "base_mb_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > base_mb microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "base_mb_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "base_mb_lmb_bram_0",
            "parameters": {
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_mb_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          },
          "dout_width": {
            "value": "8"
          }
        }
      },
      "Bit_0_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "Bit_1_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "Bit_2_9": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "9"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "6"
          },
          "DOUT_WIDTH": {
            "value": "3"
          }
        }
      },
      "in_buf_ds_1bit_0": {
        "vlnv": "xilinx.com:module_ref:in_buf_ds_1bit:1.0",
        "xci_name": "base_mb_in_buf_ds_1bit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "in_buf_ds_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_p": {
            "direction": "I"
          },
          "in_n": {
            "direction": "I"
          },
          "outp": {
            "direction": "O"
          }
        }
      },
      "in_buf_ds_4bit_0": {
        "vlnv": "xilinx.com:module_ref:in_buf_ds_4bit:1.0",
        "xci_name": "base_mb_in_buf_ds_4bit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "in_buf_ds_4bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_p": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "in_n": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "outp": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "elapsed_time_gen_0": {
        "vlnv": "xilinx.com:module_ref:elapsed_time_gen:1.0",
        "xci_name": "base_mb_elapsed_time_gen_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "elapsed_time_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_320": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "312500000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_10": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "62500000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "one_pps": {
            "direction": "I"
          },
          "locked": {
            "direction": "O"
          },
          "elapsed_time": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "in_buf_ds_adcbitclk": {
        "vlnv": "xilinx.com:module_ref:in_buf_ds_1bit:1.0",
        "xci_name": "base_mb_in_buf_ds_1bit_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "in_buf_ds_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in_p": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "base_mb_BIT_CLK_P",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "60000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "in_n": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "base_mb_BIT_CLK_N",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "60000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "outp": {
            "direction": "O"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_mb_xlconcat_1_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "3"
          }
        }
      },
      "stim_gen_0": {
        "vlnv": "xilinx.com:module_ref:stim_gen:1.0",
        "xci_name": "base_mb_stim_gen_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stim_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rate": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "enable": {
            "direction": "I"
          },
          "level": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "stim_drive": {
            "direction": "O"
          },
          "stim_dac": {
            "direction": "O"
          }
        }
      },
      "Bit_10_13": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_1_1",
        "parameters": {
          "DIN_FROM": {
            "value": "13"
          },
          "DIN_TO": {
            "value": "10"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "axi_ethernet_0": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.1",
        "xci_name": "base_mb_axi_ethernet_0_0",
        "parameters": {
          "PHY_TYPE": {
            "value": "1000BaseX"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "sfp": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
          },
          "mgt_clk": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "aximm_slave_decl": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "Memory Map for aximm_slave_decl;xilinx.com:boundary:passthru:1.0;register;;;;": {
                      "base_address": "0",
                      "range": "0",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_ethernet_0_fifo": {
        "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
        "xci_name": "base_mb_axi_ethernet_0_fifo_0",
        "parameters": {
          "C_HAS_AXIS_TKEEP": {
            "value": "true"
          },
          "C_RX_FIFO_DEPTH": {
            "value": "4096"
          },
          "C_RX_FIFO_PE_THRESHOLD": {
            "value": "10"
          },
          "C_RX_FIFO_PF_THRESHOLD": {
            "value": "4000"
          },
          "C_TX_FIFO_DEPTH": {
            "value": "4096"
          },
          "C_TX_FIFO_PE_THRESHOLD": {
            "value": "10"
          },
          "C_TX_FIFO_PF_THRESHOLD": {
            "value": "4000"
          }
        }
      },
      "axi_fifo_mm_s_PH": {
        "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
        "xci_name": "base_mb_axi_fifo_mm_s_0_0",
        "parameters": {
          "C_RX_FIFO_DEPTH": {
            "value": "4096"
          },
          "C_RX_FIFO_PF_THRESHOLD": {
            "value": "3840"
          },
          "C_USE_TX_CTRL": {
            "value": "0"
          },
          "C_USE_TX_DATA": {
            "value": "0"
          }
        }
      },
      "axi_fifo_mm_s_IM": {
        "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
        "xci_name": "base_mb_axi_fifo_mm_s_PH_0",
        "parameters": {
          "C_RX_FIFO_DEPTH": {
            "value": "4096"
          },
          "C_RX_FIFO_PF_THRESHOLD": {
            "value": "3840"
          },
          "C_USE_TX_CTRL": {
            "value": "0"
          },
          "C_USE_TX_DATA": {
            "value": "0"
          }
        }
      },
      "GPIO": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "base_mb_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "10"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "base_mb_axi_iic_0_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "base_mb_axi_intc_0_0"
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "base_mb_axi_quad_spi_0_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "16"
          },
          "C_NUM_SS_BITS": {
            "value": "4"
          },
          "C_S_AXI4_ID_WIDTH": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "0"
          },
          "FIFO_INCLUDED": {
            "value": "0"
          }
        }
      },
      "axi_timebase_wdt_0": {
        "vlnv": "xilinx.com:ip:axi_timebase_wdt:3.0",
        "xci_name": "base_mb_axi_timebase_wdt_0_0"
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "base_mb_axi_timer_0_0",
        "parameters": {
          "enable_timer2": {
            "value": "0"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "base_mb_axi_uartlite_0_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "base_mb_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.000"
          },
          "CLKIN1_UI_JITTER": {
            "value": "100.000"
          },
          "CLKIN2_JITTER_PS": {
            "value": "100.000"
          },
          "CLKIN2_UI_JITTER": {
            "value": "100.000"
          },
          "CLKOUT1_JITTER": {
            "value": "122.176"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "113.630"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "312.5"
          },
          "CLKOUT2_JITTER": {
            "value": "165.729"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "113.630"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "62.5000"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "0.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "877.934"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "874.060"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_320"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_10"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out3"
          },
          "JITTER_OPTIONS": {
            "value": "PS"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "16.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "15"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "0.000"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "MMCM_REF_JITTER1": {
            "value": "0.006"
          },
          "MMCM_REF_JITTER2": {
            "value": "0.010"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "62.5"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_STOPPED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "base_mb_clk_wiz_1_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "160.0"
          },
          "CLKOUT1_JITTER": {
            "value": "146.398"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "117.286"
          },
          "CLKOUT2_JITTER": {
            "value": "128.566"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "117.286"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "247.343"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "117.286"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "16.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "16.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "100"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_IN_FREQ": {
            "value": "62.5"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "base_mb_mdm_1_0"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "base_mb_microblaze_0_0",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "0"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "0"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_AXI": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "0"
          },
          "C_USE_ICACHE": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > base_mb microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "base_mb_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "16"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "base_mb_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m15_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m15_couplers": {
            "interface_ports": [
              "xbar/M15_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_mb_rst_clk_wiz_1_100M_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "rst_clk_wiz_1_100M_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_mb_rst_clk_wiz_1_100M_1_0"
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "base_mb_xadc_wiz_0_0",
        "parameters": {
          "CHANNEL_ENABLE_TEMPERATURE": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VBRAM": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCAUX": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VCCINT": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VP_VN"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SEQUENCER_MODE": {
            "value": "Continuous"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VCCINT"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          },
          "XADC_STARUP_SELECTION": {
            "value": "channel_sequencer"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_mb_xlconstant_0_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_mb_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_mb_xlconstant_2_0"
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_mb_xlconstant_2_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "maroc_dc_0": {
        "vlnv": "xilinx.com:user:maroc_dc:1.0",
        "xci_name": "base_mb_maroc_dc_0_0"
      },
      "maroc_slow_control_0": {
        "vlnv": "xilinx.com:user:maroc_slow_control:1.0",
        "xci_name": "base_mb_maroc_slow_control_0_0"
      },
      "Bit_14_14": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_5_0",
        "parameters": {
          "DIN_FROM": {
            "value": "14"
          },
          "DIN_TO": {
            "value": "14"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "SPI_MUX_1": {
        "vlnv": "xilinx.com:module_ref:SPI_MUX:1.0",
        "xci_name": "base_mb_SPI_MUX_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I"
          },
          "spi_ck0": {
            "direction": "I"
          },
          "spi_ck1": {
            "direction": "I"
          },
          "spi_mosi0": {
            "direction": "I"
          },
          "spi_mosi1": {
            "direction": "I"
          },
          "spi_ck": {
            "direction": "O"
          },
          "spi_mosi": {
            "direction": "O"
          }
        }
      },
      "Bit_15_15": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_6_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "15"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_mb_xlconstant_3_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "xlconstant_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_mb_xlconstant_5_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_6": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "base_mb_xlconstant_6_0"
      },
      "SPI_access_0": {
        "vlnv": "xilinx.com:module_ref:SPI_access:1.0",
        "xci_name": "base_mb_SPI_access_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI_access",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arm": {
            "direction": "I"
          },
          "go": {
            "direction": "I"
          },
          "int_out": {
            "direction": "O"
          }
        }
      },
      "wrc_board_quabo_Light_0": {
        "vlnv": "user.org:user:wrc_board_quabo_Light:1.1",
        "xci_name": "base_mb_wrc_board_quabo_Light_0_2",
        "parameters": {
          "g_dpram_initf": {
            "value": "/home/wei/Desktop/wrc_phy16_sdb.bram"
          }
        }
      },
      "flash_control_0": {
        "vlnv": "xilinx.com:module_ref:flash_control:1.0",
        "xci_name": "base_mb_flash_control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "flash_control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "hs_clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "one_pps": {
            "direction": "I"
          },
          "width": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "level": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "rate": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "flash_dac": {
            "direction": "O"
          },
          "pulse_p": {
            "direction": "O"
          },
          "pulse_n": {
            "direction": "O"
          }
        }
      },
      "stepper_control_0": {
        "vlnv": "xilinx.com:module_ref:stepper_control:1.0",
        "xci_name": "base_mb_stepper_control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stepper_control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "num_steps": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "go": {
            "direction": "I"
          },
          "up_lim": {
            "direction": "I"
          },
          "down_lim": {
            "direction": "I"
          },
          "step_drive": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Bit_16_18": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_2_0",
        "parameters": {
          "DIN_FROM": {
            "value": "18"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "3"
          }
        }
      },
      "Bit_19_23": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_Bit_16_18_0",
        "parameters": {
          "DIN_FROM": {
            "value": "23"
          },
          "DIN_TO": {
            "value": "19"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "5"
          }
        }
      },
      "Bit_24_27": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_Bit_19_23_0",
        "parameters": {
          "DIN_FROM": {
            "value": "27"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "axi_gpio_mech": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "base_mb_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "4"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "Bit_0_15": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_Bit_16_18_1",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "Bit_16_16": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_Bit_0_15_0",
        "parameters": {
          "DIN_FROM": {
            "value": "16"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_mb_xlconcat_2_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "Bit_21_21": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_Bit_16_16_1",
        "parameters": {
          "DIN_FROM": {
            "value": "21"
          },
          "DIN_TO": {
            "value": "21"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "Bit_22_22": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_Bit_21_21_0",
        "parameters": {
          "DIN_FROM": {
            "value": "22"
          },
          "DIN_TO": {
            "value": "22"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "Bit_23_23": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_Bit_22_22_0",
        "parameters": {
          "DIN_FROM": {
            "value": "23"
          },
          "DIN_TO": {
            "value": "23"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "PPS_IO_0": {
        "vlnv": "xilinx.com:module_ref:PPS_IO:1.0",
        "xci_name": "base_mb_PPS_IO_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PPS_IO",
          "boundary_crc": "0x0"
        },
        "ports": {
          "io_ctrl0": {
            "direction": "I"
          },
          "io_ctrl1": {
            "direction": "I"
          },
          "pps_inside_in": {
            "direction": "I"
          },
          "pps_inside_out": {
            "direction": "O"
          },
          "pps_inout": {
            "direction": "IO"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "base_mb_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "10"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "ETH_CORE_CTRL_0": {
        "vlnv": "user.org:user:ETH_CORE_CTRL:1.0",
        "xci_name": "base_mb_ETH_CORE_CTRL_0_0",
        "parameters": {
          "eth": {
            "value": "0"
          }
        }
      },
      "AXI_Stream_Switch_0": {
        "vlnv": "user.org:user:AXI_Stream_Switch:1.0",
        "xci_name": "base_mb_AXI_Stream_Switch_0_0"
      },
      "FIFO_for_AXIS_0": {
        "vlnv": "user.org:user:FIFO_for_AXIS:1.3.1",
        "xci_name": "base_mb_FIFO_for_AXIS_0_0"
      },
      "ETH_CORE_CTRL_2": {
        "vlnv": "user.org:user:ETH_CORE_CTRL:1.0",
        "xci_name": "base_mb_ETH_CORE_CTRL_0_2",
        "parameters": {
          "eth": {
            "value": "1"
          }
        }
      },
      "axi_uartlite_1": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "base_mb_axi_uartlite_1_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "base_mb_axi_interconnect_0_1",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "base_mb_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_ethernet_1": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.1",
        "xci_name": "base_mb_axi_ethernet_1_0",
        "parameters": {
          "PHY_TYPE": {
            "value": "1000BaseX"
          },
          "SupportLevel": {
            "value": "0"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "sfp": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:sfp_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "aximm_slave_decl": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "Memory Map for aximm_slave_decl;;xilinx.com:boundary:passthru:1.0;;;;": {
                      "base_address": "0",
                      "range": "0",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "AXI_Stream_Switch_0_m_axis": {
        "interface_ports": [
          "AXI_Stream_Switch_0/m_axis",
          "ETH_CORE_CTRL_0/s_axis_txd"
        ]
      },
      "microblaze_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M12_AXI",
          "axi_fifo_mm_s_IM/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_ethernet_0/s_axi"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "uart_quabo",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M11_AXI",
          "axi_fifo_mm_s_PH/S_AXI"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_main",
          "axi_iic_0/IIC"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "axi_timer_0/S_AXI"
        ]
      },
      "microblaze_0_M_AXI_IP": {
        "interface_ports": [
          "microblaze_0/M_AXI_IP",
          "microblaze_0_axi_periph/S01_AXI"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "axi_ethernet_0_sfp": {
        "interface_ports": [
          "sfp_0",
          "axi_ethernet_0/sfp"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "maroc_dc_0/S00_AXI"
        ]
      },
      "mgt_clk_0_1": {
        "interface_ports": [
          "mgt_clk_0",
          "axi_ethernet_0/mgt_clk"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_ethernet_0_fifo/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_uartlite_1/S_AXI"
        ]
      },
      "maroc_dc_0_M00_AXIS": {
        "interface_ports": [
          "axi_fifo_mm_s_IM/AXI_STR_RXD",
          "maroc_dc_0/M00_AXIS"
        ]
      },
      "ETH_CORE_CTRL_2_m_axis_txc": {
        "interface_ports": [
          "ETH_CORE_CTRL_2/m_axis_txc",
          "axi_ethernet_1/s_axis_txc"
        ]
      },
      "ETH_CORE_CTRL_0_m_axis_txc": {
        "interface_ports": [
          "ETH_CORE_CTRL_0/m_axis_txc",
          "axi_ethernet_0/s_axis_txc"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "maroc_slow_control_0/S00_AXI"
        ]
      },
      "wrc_board_quabo_Light_0_falsh_spi": {
        "interface_ports": [
          "user_falsh_spi_0",
          "wrc_board_quabo_Light_0/falsh_spi"
        ]
      },
      "microblaze_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M08_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "maroc_dc_0_M01_AXIS": {
        "interface_ports": [
          "axi_fifo_mm_s_PH/AXI_STR_RXD",
          "maroc_dc_0/M01_AXIS"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "axi_intc_0_interrupt": {
        "interface_ports": [
          "axi_intc_0/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_axi_periph_M14_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M14_AXI",
          "axi_gpio_mech/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M13_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M13_AXI",
          "axi_timebase_wdt_0/S_AXI"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "FIFO_for_AXIS_0_m_axis": {
        "interface_ports": [
          "FIFO_for_AXIS_0/m_axis",
          "AXI_Stream_Switch_0/s0_axis"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M07_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M10_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M09_AXI",
          "GPIO/S_AXI"
        ]
      },
      "ETH_CORE_CTRL_2_m_axis_txd": {
        "interface_ports": [
          "ETH_CORE_CTRL_2/m_axis_txd",
          "axi_ethernet_1/s_axis_txd"
        ]
      },
      "axi_ethernet_1_m_axis_rxd": {
        "interface_ports": [
          "axi_ethernet_1/m_axis_rxd",
          "FIFO_for_AXIS_0/s_axis"
        ]
      },
      "ETH_CORE_CTRL_0_m_axis_txd": {
        "interface_ports": [
          "axi_ethernet_0/s_axis_txd",
          "ETH_CORE_CTRL_0/m_axis_txd"
        ]
      },
      "microblaze_0_axi_periph_M15_AXI": {
        "interface_ports": [
          "axi_ethernet_1/s_axi",
          "microblaze_0_axi_periph/M15_AXI"
        ]
      },
      "axi_ethernet_1_sfp": {
        "interface_ports": [
          "sfp_1",
          "axi_ethernet_1/sfp"
        ]
      },
      "axi_ethernet_0_fifo_AXI_STR_TXD": {
        "interface_ports": [
          "AXI_Stream_Switch_0/s1_axis",
          "axi_ethernet_0_fifo/AXI_STR_TXD"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "stim_gen_0/clk",
          "microblaze_0_local_memory/LMB_Clk",
          "axi_ethernet_0/s_axi_lite_clk",
          "axi_ethernet_0/axis_clk",
          "axi_ethernet_0_fifo/s_axi_aclk",
          "axi_fifo_mm_s_PH/s_axi_aclk",
          "axi_fifo_mm_s_IM/s_axi_aclk",
          "GPIO/s_axi_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_intc_0/s_axi_aclk",
          "axi_quad_spi_0/s_axi_aclk",
          "axi_timebase_wdt_0/s_axi_aclk",
          "axi_timer_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/S01_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "microblaze_0_axi_periph/M04_ACLK",
          "microblaze_0_axi_periph/M05_ACLK",
          "microblaze_0_axi_periph/M06_ACLK",
          "microblaze_0_axi_periph/M07_ACLK",
          "microblaze_0_axi_periph/M08_ACLK",
          "microblaze_0_axi_periph/M09_ACLK",
          "microblaze_0_axi_periph/M10_ACLK",
          "microblaze_0_axi_periph/M11_ACLK",
          "microblaze_0_axi_periph/M12_ACLK",
          "microblaze_0_axi_periph/M13_ACLK",
          "rst_clk_wiz_1_100M_1/slowest_sync_clk",
          "xadc_wiz_0/s_axi_aclk",
          "maroc_dc_0/s00_axi_aclk",
          "maroc_dc_0/m00_axis_aclk",
          "maroc_dc_0/m01_axis_aclk",
          "maroc_slow_control_0/s00_axi_aclk",
          "SPI_access_0/clk",
          "flash_control_0/clk",
          "stepper_control_0/clk",
          "axi_gpio_mech/s_axi_aclk",
          "microblaze_0_axi_periph/M14_ACLK",
          "microblaze_0_axi_periph/M15_ACLK",
          "ETH_CORE_CTRL_2/clk",
          "FIFO_for_AXIS_0/clk",
          "AXI_Stream_Switch_0/clk",
          "ETH_CORE_CTRL_0/clk",
          "axi_uartlite_1/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_ethernet_1/axis_clk",
          "axi_ethernet_1/s_axi_lite_clk"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked",
          "rst_clk_wiz_1_100M_1/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "axi_ethernet_0/s_axi_lite_resetn",
          "axi_ethernet_0_fifo/s_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_intc_0/s_axi_aresetn",
          "axi_quad_spi_0/s_axi_aresetn",
          "axi_timer_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/S01_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "microblaze_0_axi_periph/M04_ARESETN",
          "microblaze_0_axi_periph/M05_ARESETN",
          "microblaze_0_axi_periph/M06_ARESETN",
          "microblaze_0_axi_periph/M07_ARESETN",
          "microblaze_0_axi_periph/M08_ARESETN",
          "maroc_dc_0/s00_axi_aresetn",
          "maroc_dc_0/m00_axis_aresetn",
          "maroc_dc_0/m01_axis_aresetn",
          "maroc_slow_control_0/s00_axi_aresetn",
          "FIFO_for_AXIS_0/rst",
          "AXI_Stream_Switch_0/rst",
          "ETH_CORE_CTRL_0/rst",
          "axi_uartlite_1/s_axi_aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_ethernet_1/s_axi_lite_resetn"
        ]
      },
      "rst_clk_wiz_1_100M_interconnect_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/interconnect_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "axi_ethernet_0_fifo_mm2s_prmry_reset_out_n": {
        "ports": [
          "axi_ethernet_0_fifo/mm2s_prmry_reset_out_n",
          "axi_ethernet_0/axi_txd_arstn",
          "axi_ethernet_1/axi_txd_arstn"
        ]
      },
      "axi_ethernet_0_fifo_mm2s_cntrl_reset_out_n": {
        "ports": [
          "axi_ethernet_0_fifo/mm2s_cntrl_reset_out_n",
          "axi_ethernet_0/axi_txc_arstn",
          "axi_ethernet_1/axi_txc_arstn"
        ]
      },
      "axi_ethernet_0_fifo_s2mm_prmry_reset_out_n": {
        "ports": [
          "axi_ethernet_0_fifo/s2mm_prmry_reset_out_n",
          "axi_ethernet_0/axi_rxd_arstn",
          "axi_ethernet_0/axi_rxs_arstn",
          "ETH_CORE_CTRL_2/rst",
          "axi_ethernet_1/axi_rxs_arstn",
          "axi_ethernet_1/axi_rxd_arstn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "axi_ethernet_0/signal_detect",
          "axi_ethernet_1/signal_detect"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "axi_timer_0/capturetrig0",
          "axi_timer_0/capturetrig1",
          "axi_timer_0/freeze",
          "maroc_dc_0/ext_trig"
        ]
      },
      "axi_timer_0_interrupt": {
        "ports": [
          "axi_timer_0/interrupt",
          "xlconcat_0/In3"
        ]
      },
      "axi_ethernet_0_interrupt": {
        "ports": [
          "axi_ethernet_0/interrupt",
          "xlconcat_0/In0"
        ]
      },
      "axi_ethernet_0_mac_irq": {
        "ports": [
          "axi_ethernet_0/mac_irq",
          "xlconcat_0/In1"
        ]
      },
      "axi_ethernet_0_fifo_interrupt": {
        "ports": [
          "axi_ethernet_0_fifo/interrupt",
          "xlconcat_0/In2"
        ]
      },
      "io0_i_0_1": {
        "ports": [
          "MISO",
          "axi_quad_spi_0/io1_i"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clk_wiz_1/clk_out3",
          "axi_quad_spi_0/ext_spi_clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "wrc_board_quabo_Light_0/clk_ext_10m"
        ]
      },
      "maroc_slow_control_0_SC_RSTb": {
        "ports": [
          "maroc_slow_control_0/SC_RSTb",
          "SC_RSTb"
        ]
      },
      "maroc_slow_control_0_SC_DOUT": {
        "ports": [
          "maroc_slow_control_0/SC_DOUT",
          "SC_DOUT"
        ]
      },
      "maroc_slow_control_0_SC_CLK": {
        "ports": [
          "maroc_slow_control_0/SC_CLK",
          "SC_CLK"
        ]
      },
      "maroc_dc_0_hold1": {
        "ports": [
          "maroc_dc_0/hold1",
          "hold1"
        ]
      },
      "maroc_dc_0_hold2": {
        "ports": [
          "maroc_dc_0/hold2",
          "hold2"
        ]
      },
      "maroc_dc_0_CK_R": {
        "ports": [
          "maroc_dc_0/CK_R",
          "CK_R"
        ]
      },
      "maroc_dc_0_RSTB_R": {
        "ports": [
          "maroc_dc_0/RSTB_R",
          "RSTB_R"
        ]
      },
      "maroc_dc_0_D_R": {
        "ports": [
          "maroc_dc_0/D_R",
          "D_R"
        ]
      },
      "maroc_dc_0_adc_clk_out": {
        "ports": [
          "maroc_dc_0/adc_clk_out",
          "adc_clk_out"
        ]
      },
      "SC_DIN_0_1": {
        "ports": [
          "SC_DIN",
          "maroc_slow_control_0/SC_DIN"
        ]
      },
      "maroc_trig0_0_1": {
        "ports": [
          "maroc_trig0_0",
          "maroc_dc_0/maroc_trig0"
        ]
      },
      "maroc_trig1_0_1": {
        "ports": [
          "maroc_trig1_0",
          "maroc_dc_0/maroc_trig1"
        ]
      },
      "maroc_trig2_0_1": {
        "ports": [
          "maroc_trig2_0",
          "maroc_dc_0/maroc_trig2"
        ]
      },
      "maroc_trig3_0_1": {
        "ports": [
          "maroc_trig3_0",
          "maroc_dc_0/maroc_trig3"
        ]
      },
      "or_trig0_0_1": {
        "ports": [
          "or_trig0_0",
          "maroc_dc_0/or_trig0"
        ]
      },
      "or_trig1_0_1": {
        "ports": [
          "or_trig1_0",
          "maroc_dc_0/or_trig1"
        ]
      },
      "or_trig2_0_1": {
        "ports": [
          "or_trig2_0",
          "maroc_dc_0/or_trig2"
        ]
      },
      "or_trig3_0_1": {
        "ports": [
          "or_trig3_0",
          "maroc_dc_0/or_trig3"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "axi_ethernet_0/ref_clk",
          "maroc_dc_0/hs_clk",
          "axi_ethernet_1/ref_clk"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "rst_clk_wiz_1_100M_1/ext_reset_in",
          "rst_clk_wiz_1_100M_1/aux_reset_in"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "Bit_0_0/Dout",
          "HV_RSTb"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "GPIO/gpio_io_o",
          "Bit_0_0/Din",
          "Bit_1_1/Din",
          "Bit_2_9/Din",
          "Bit_10_13/Din",
          "Bit_14_14/Din",
          "Bit_15_15/Din",
          "Bit_19_23/Din",
          "Bit_24_27/Din",
          "Bit_16_18/Din"
        ]
      },
      "rst_clk_wiz_1_100M_1_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M_1/peripheral_aresetn",
          "axi_fifo_mm_s_PH/s_axi_aresetn",
          "axi_fifo_mm_s_IM/s_axi_aresetn",
          "GPIO/s_axi_aresetn",
          "axi_timebase_wdt_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M09_ARESETN",
          "microblaze_0_axi_periph/M10_ARESETN",
          "microblaze_0_axi_periph/M11_ARESETN",
          "microblaze_0_axi_periph/M12_ARESETN",
          "microblaze_0_axi_periph/M13_ARESETN",
          "xadc_wiz_0/s_axi_aresetn",
          "axi_gpio_mech/s_axi_aresetn",
          "microblaze_0_axi_periph/M14_ARESETN",
          "microblaze_0_axi_periph/M15_ARESETN"
        ]
      },
      "stim_gen_0_stim_drive": {
        "ports": [
          "stim_gen_0/stim_drive",
          "stim_drive",
          "xlconcat_1/In0"
        ]
      },
      "stim_gen_0_stim_dac": {
        "ports": [
          "stim_gen_0/stim_dac",
          "stim_dac"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "Bit_1_1/Dout",
          "stim_gen_0/enable"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "Bit_2_9/Dout",
          "stim_gen_0/level"
        ]
      },
      "gpio2_io_i_0_1": {
        "ports": [
          "board_loc",
          "GPIO/gpio2_io_i",
          "xlslice_0/Din"
        ]
      },
      "maroc_dc_0_testpoint": {
        "ports": [
          "maroc_dc_0/testpoint",
          "xlslice_3/Din"
        ]
      },
      "in_buf_ds_4bit_0_out": {
        "ports": [
          "in_buf_ds_4bit_0/outp",
          "maroc_dc_0/adc_din"
        ]
      },
      "in_buf_ds_1bit_0_out": {
        "ports": [
          "in_buf_ds_1bit_0/outp",
          "maroc_dc_0/frm_clk"
        ]
      },
      "clk_wiz_0_clk_320": {
        "ports": [
          "clk_wiz_0/clk_320",
          "elapsed_time_gen_0/clk_320",
          "maroc_dc_0/ET_clk",
          "flash_control_0/hs_clk"
        ]
      },
      "in_p_0_1": {
        "ports": [
          "FRM_CLK_P",
          "in_buf_ds_1bit_0/in_p"
        ]
      },
      "in_n_0_1": {
        "ports": [
          "FRM_CLK_N",
          "in_buf_ds_1bit_0/in_n"
        ]
      },
      "in_p_1_1": {
        "ports": [
          "ADC_DIN_P",
          "in_buf_ds_4bit_0/in_p"
        ]
      },
      "in_n_1_1": {
        "ports": [
          "ADC_DIN_N",
          "in_buf_ds_4bit_0/in_n"
        ]
      },
      "elapsed_time_gen_0_elapsed_time": {
        "ports": [
          "elapsed_time_gen_0/elapsed_time",
          "maroc_dc_0/elapsed_time"
        ]
      },
      "in_buf_ds_adcbitclk_outp": {
        "ports": [
          "in_buf_ds_adcbitclk/outp",
          "maroc_dc_0/bit_clk"
        ]
      },
      "BIT_CLK_P_1": {
        "ports": [
          "BIT_CLK_P",
          "in_buf_ds_adcbitclk/in_p"
        ]
      },
      "BIT_CLK_N_1": {
        "ports": [
          "BIT_CLK_N",
          "in_buf_ds_adcbitclk/in_n"
        ]
      },
      "axi_timebase_wdt_0_wdt_reset": {
        "ports": [
          "axi_timebase_wdt_0/wdt_reset",
          "rst_clk_wiz_1_100M/aux_reset_in"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_intc_0/intr"
        ]
      },
      "axi_timebase_wdt_0_wdt_interrupt": {
        "ports": [
          "axi_timebase_wdt_0/wdt_interrupt",
          "xlconcat_0/In4"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "xlconcat_1/In1"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "Bit_10_13/Dout",
          "stim_gen_0/rate"
        ]
      },
      "clk_125m_gtx_n_i_0_1": {
        "ports": [
          "clk_125m_gtx_n_i_0",
          "wrc_board_quabo_Light_0/clk_125m_gtx_n_i"
        ]
      },
      "clk_125m_gtx_p_i_0_1": {
        "ports": [
          "clk_125m_gtx_p_i_0",
          "wrc_board_quabo_Light_0/clk_125m_gtx_p_i"
        ]
      },
      "clk_20m_vcxo_i_0_1": {
        "ports": [
          "clk_20m_vcxo_i_0",
          "wrc_board_quabo_Light_0/clk_20m_vcxo_i"
        ]
      },
      "Net": {
        "ports": [
          "onewire_b_0",
          "wrc_board_quabo_Light_0/onewire_b"
        ]
      },
      "wrc_board_quabo_Light_0_pll20dac_cs_n_o": {
        "ports": [
          "wrc_board_quabo_Light_0/pll20dac_cs_n_o",
          "pll20dac_cs_n_o_0",
          "SPI_access_0/go"
        ]
      },
      "wrc_board_quabo_Light_0_pll25dac_cs_n_o": {
        "ports": [
          "wrc_board_quabo_Light_0/pll25dac_cs_n_o",
          "pll25dac_cs_n_o_0"
        ]
      },
      "wrc_board_quabo_Light_0_pps_o": {
        "ports": [
          "wrc_board_quabo_Light_0/pps_o",
          "pps_o_0",
          "flash_control_0/one_pps",
          "PPS_IO_0/pps_inside_in"
        ]
      },
      "xlslice_5_Dout": {
        "ports": [
          "Bit_14_14/Dout",
          "SPI_MUX_1/sel"
        ]
      },
      "axi_quad_spi_0_sck_o": {
        "ports": [
          "axi_quad_spi_0/sck_o",
          "SPI_MUX_1/spi_ck1"
        ]
      },
      "axi_quad_spi_0_io0_o": {
        "ports": [
          "axi_quad_spi_0/io0_o",
          "SPI_MUX_1/spi_mosi1"
        ]
      },
      "wrc_board_quabo_Light_0_plldac_sclk_o": {
        "ports": [
          "wrc_board_quabo_Light_0/plldac_sclk_o",
          "SPI_MUX_1/spi_ck0"
        ]
      },
      "wrc_board_quabo_Light_0_plldac_din_o": {
        "ports": [
          "wrc_board_quabo_Light_0/plldac_din_o",
          "SPI_MUX_1/spi_mosi0"
        ]
      },
      "SPI_MUX_1_spi_ck": {
        "ports": [
          "SPI_MUX_1/spi_ck",
          "SPI_CK"
        ]
      },
      "SPI_MUX_1_spi_mosi": {
        "ports": [
          "SPI_MUX_1/spi_mosi",
          "MOSI"
        ]
      },
      "axi_quad_spi_0_ss_o": {
        "ports": [
          "axi_quad_spi_0/ss_o",
          "SPI_SS"
        ]
      },
      "SPI_access_0_int_out": {
        "ports": [
          "SPI_access_0/int_out",
          "xlconcat_0/In5"
        ]
      },
      "xlslice_6_Dout": {
        "ports": [
          "Bit_15_15/Dout",
          "SPI_access_0/arm"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "wrc_board_quabo_Light_0/reset_i"
        ]
      },
      "wrc_board_quabo_Light_0_sfp_txn_o": {
        "ports": [
          "wrc_board_quabo_Light_0/sfp_txn_o",
          "user_sfp_0_sfp_txn_o"
        ]
      },
      "sfp_rxp_i_0_1": {
        "ports": [
          "user_sfp_0_sfp_rxp_i",
          "wrc_board_quabo_Light_0/sfp_rxp_i"
        ]
      },
      "wrc_board_quabo_Light_0_sfp_txp_o": {
        "ports": [
          "wrc_board_quabo_Light_0/sfp_txp_o",
          "user_sfp_0_sfp_txp_o"
        ]
      },
      "sfp_rxn_i_0_1": {
        "ports": [
          "user_sfp_0_sfp_rxn_i",
          "wrc_board_quabo_Light_0/sfp_rxn_i"
        ]
      },
      "Net1": {
        "ports": [
          "user_sfp_0_sfp_mod_def2_b",
          "wrc_board_quabo_Light_0/sfp_mod_def2_b"
        ]
      },
      "Net2": {
        "ports": [
          "user_sfp_0_sfp_mod_def1_b",
          "wrc_board_quabo_Light_0/sfp_mod_def1_b"
        ]
      },
      "sfp_los_i_0_1": {
        "ports": [
          "user_sfp_0_sfp_los_i",
          "wrc_board_quabo_Light_0/sfp_los_i"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "xlconstant_5/dout",
          "wrc_board_quabo_Light_0/sfp_mod_def0_i"
        ]
      },
      "xlconstant_6_dout": {
        "ports": [
          "xlconstant_6/dout",
          "wrc_board_quabo_Light_0/sfp_tx_fault_i"
        ]
      },
      "wrc_board_quabo_Light_0_clk_sys_o": {
        "ports": [
          "wrc_board_quabo_Light_0/clk_sys_o",
          "clk_wiz_1/clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_10": {
        "ports": [
          "clk_wiz_0/clk_10",
          "elapsed_time_gen_0/clk_10"
        ]
      },
      "xlslice_7_Dout": {
        "ports": [
          "Bit_16_18/Dout",
          "flash_control_0/rate"
        ]
      },
      "Bit_16_19_Dout": {
        "ports": [
          "Bit_19_23/Dout",
          "flash_control_0/level"
        ]
      },
      "Bit_19_24_Dout": {
        "ports": [
          "Bit_24_27/Dout",
          "flash_control_0/width"
        ]
      },
      "flash_control_0_flash_dac": {
        "ports": [
          "flash_control_0/flash_dac",
          "flash_dac"
        ]
      },
      "flash_control_0_pulse_p": {
        "ports": [
          "flash_control_0/pulse_p",
          "flash_led_p"
        ]
      },
      "flash_control_0_pulse_n": {
        "ports": [
          "flash_control_0/pulse_n",
          "flash_led_n"
        ]
      },
      "Bit_0_15_Dout": {
        "ports": [
          "Bit_0_15/Dout",
          "stepper_control_0/num_steps"
        ]
      },
      "Bit_16_16_Dout": {
        "ports": [
          "Bit_16_16/Dout",
          "stepper_control_0/go"
        ]
      },
      "axi_gpio_0_gpio_io_o1": {
        "ports": [
          "axi_gpio_mech/gpio_io_o",
          "Bit_0_15/Din",
          "Bit_16_16/Din",
          "Bit_21_21/Din",
          "Bit_22_22/Din",
          "Bit_23_23/Din"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "axi_gpio_mech/gpio2_io_i"
        ]
      },
      "Bit_21_21_Dout": {
        "ports": [
          "Bit_21_21/Dout",
          "shutter_open"
        ]
      },
      "Bit_22_22_Dout": {
        "ports": [
          "Bit_22_22/Dout",
          "shutter_power"
        ]
      },
      "Bit_23_23_Dout": {
        "ports": [
          "Bit_23_23/Dout",
          "focus_limits_on"
        ]
      },
      "stepper_control_0_step_drive": {
        "ports": [
          "stepper_control_0/step_drive",
          "step_drive"
        ]
      },
      "In0_0_1": {
        "ports": [
          "focus_down_lim",
          "xlconcat_2/In0",
          "stepper_control_0/down_lim"
        ]
      },
      "In1_0_1": {
        "ports": [
          "focus_up_lim",
          "xlconcat_2/In1",
          "stepper_control_0/up_lim"
        ]
      },
      "In2_0_1": {
        "ports": [
          "shutter_down_lim",
          "xlconcat_2/In2"
        ]
      },
      "In3_0_1": {
        "ports": [
          "shutter_up_lim",
          "xlconcat_2/In3"
        ]
      },
      "io_ctrl0_0_1": {
        "ports": [
          "quabo_pos0",
          "PPS_IO_0/io_ctrl0"
        ]
      },
      "PPS_IO_0_pps_inside_out": {
        "ports": [
          "PPS_IO_0/pps_inside_out",
          "elapsed_time_gen_0/one_pps"
        ]
      },
      "Net3": {
        "ports": [
          "pps_inout",
          "PPS_IO_0/pps_inout"
        ]
      },
      "xlslice_0_Dout1": {
        "ports": [
          "xlslice_0/Dout",
          "PPS_IO_0/io_ctrl1"
        ]
      },
      "axi_ethernet_0_fifo_axi_str_rxd_tready": {
        "ports": [
          "axi_ethernet_0_fifo/axi_str_rxd_tready",
          "axi_ethernet_0/m_axis_rxd_tready"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "xlconcat_0/In6"
        ]
      },
      "axi_uartlite_1_interrupt": {
        "ports": [
          "axi_uartlite_1/interrupt",
          "xlconcat_0/In7"
        ]
      },
      "axi_uartlite_1_tx": {
        "ports": [
          "axi_uartlite_1/tx",
          "wrc_board_quabo_Light_0/uart_rxd_i"
        ]
      },
      "wrc_board_quabo_Light_0_uart_txd_o": {
        "ports": [
          "wrc_board_quabo_Light_0/uart_txd_o",
          "axi_uartlite_1/rx"
        ]
      },
      "axi_ethernet_0_mmcm_locked_out": {
        "ports": [
          "axi_ethernet_0/mmcm_locked_out",
          "axi_ethernet_1/mmcm_locked"
        ]
      },
      "axi_ethernet_0_rxuserclk_out": {
        "ports": [
          "axi_ethernet_0/rxuserclk_out",
          "axi_ethernet_1/rxuserclk"
        ]
      },
      "axi_ethernet_0_rxuserclk2_out": {
        "ports": [
          "axi_ethernet_0/rxuserclk2_out",
          "axi_ethernet_1/rxuserclk2"
        ]
      },
      "axi_ethernet_0_userclk_out": {
        "ports": [
          "axi_ethernet_0/userclk_out",
          "axi_ethernet_1/userclk"
        ]
      },
      "axi_ethernet_0_userclk2_out": {
        "ports": [
          "axi_ethernet_0/userclk2_out",
          "axi_ethernet_1/userclk2"
        ]
      },
      "axi_ethernet_0_pma_reset_out": {
        "ports": [
          "axi_ethernet_0/pma_reset_out",
          "axi_ethernet_1/pma_reset"
        ]
      },
      "axi_ethernet_0_gt0_qplloutclk_out": {
        "ports": [
          "axi_ethernet_0/gt0_qplloutclk_out",
          "axi_ethernet_1/gt0_qplloutclk_in"
        ]
      },
      "axi_ethernet_0_gt0_qplloutrefclk_out": {
        "ports": [
          "axi_ethernet_0/gt0_qplloutrefclk_out",
          "axi_ethernet_1/gt0_qplloutrefclk_in"
        ]
      },
      "axi_ethernet_0_gtref_clk_out": {
        "ports": [
          "axi_ethernet_0/gtref_clk_out",
          "axi_ethernet_1/gtref_clk"
        ]
      },
      "axi_ethernet_0_gtref_clk_buf_out": {
        "ports": [
          "axi_ethernet_0/gtref_clk_buf_out",
          "axi_ethernet_1/gtref_clk_buf"
        ]
      },
      "axi_ethernet_0_m_axis_rxd_tdata": {
        "ports": [
          "axi_ethernet_0/m_axis_rxd_tdata",
          "ETH_CORE_CTRL_2/s_axis_txd_tdata",
          "axi_ethernet_0_fifo/axi_str_rxd_tdata"
        ]
      },
      "axi_ethernet_0_m_axis_rxd_tkeep": {
        "ports": [
          "axi_ethernet_0/m_axis_rxd_tkeep",
          "ETH_CORE_CTRL_2/s_axis_txd_tkeep",
          "axi_ethernet_0_fifo/axi_str_rxd_tkeep"
        ]
      },
      "axi_ethernet_0_m_axis_rxd_tlast": {
        "ports": [
          "axi_ethernet_0/m_axis_rxd_tlast",
          "ETH_CORE_CTRL_2/s_axis_txd_tlast",
          "axi_ethernet_0_fifo/axi_str_rxd_tlast"
        ]
      },
      "axi_ethernet_0_m_axis_rxd_tvalid": {
        "ports": [
          "axi_ethernet_0/m_axis_rxd_tvalid",
          "ETH_CORE_CTRL_2/s_axis_txd_tvalid",
          "axi_ethernet_0_fifo/axi_str_rxd_tvalid"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x40C00000",
                "range": "256K"
              },
              "SEG_axi_ethernet_0_fifo_Mem0": {
                "address_block": "/axi_ethernet_0_fifo/S_AXI/Mem0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_ethernet_1_Reg0": {
                "address_block": "/axi_ethernet_1/s_axi/Reg0",
                "offset": "0x40C40000",
                "range": "256K"
              },
              "SEG_axi_fifo_mm_s_0_Mem0": {
                "address_block": "/axi_fifo_mm_s_PH/S_AXI/Mem0",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_axi_fifo_mm_s_IM_Mem0": {
                "address_block": "/axi_fifo_mm_s_IM/S_AXI/Mem0",
                "offset": "0x44A60000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/GPIO/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg1": {
                "address_block": "/axi_gpio_mech/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_timebase_wdt_0_Reg": {
                "address_block": "/axi_timebase_wdt_0/S_AXI/Reg",
                "offset": "0x41A00000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_uartlite_1_Reg": {
                "address_block": "/axi_uartlite_1/S_AXI/Reg",
                "offset": "0x40610000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_maroc_dc_0_S00_AXI_reg": {
                "address_block": "/maroc_dc_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_maroc_slow_control_0_S00_AXI_reg": {
                "address_block": "/maroc_slow_control_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x44A40000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x40C00000",
                "range": "256K"
              },
              "SEG_axi_ethernet_0_fifo_Mem0": {
                "address_block": "/axi_ethernet_0_fifo/S_AXI/Mem0",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_ethernet_1_Reg0": {
                "address_block": "/axi_ethernet_1/s_axi/Reg0",
                "offset": "0x40C40000",
                "range": "256K"
              },
              "SEG_axi_fifo_mm_s_0_Mem0": {
                "address_block": "/axi_fifo_mm_s_PH/S_AXI/Mem0",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_axi_fifo_mm_s_IM_Mem0": {
                "address_block": "/axi_fifo_mm_s_IM/S_AXI/Mem0",
                "offset": "0x44A60000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/GPIO/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg3": {
                "address_block": "/axi_gpio_mech/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_timebase_wdt_0_Reg": {
                "address_block": "/axi_timebase_wdt_0/S_AXI/Reg",
                "offset": "0x41A00000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_uartlite_1_Reg": {
                "address_block": "/axi_uartlite_1/S_AXI/Reg",
                "offset": "0x40610000",
                "range": "64K"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_maroc_dc_0_S00_AXI_reg": {
                "address_block": "/maroc_dc_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_maroc_slow_control_0_S00_AXI_reg": {
                "address_block": "/maroc_slow_control_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x44A40000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}