<xilinx:hls_fe_msgs>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/itsru/Desktop/FPGA/CEN-598-Reconfigurable-Computing/Lab2-GEMM-accelerator-using-High-Level-Synthesis/hls_gemm/solution1/csynth.tcl:16:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="matrix_mult" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=matrix_mult" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_AGGREGATE" msg_id="214-241" msg_severity="INFO" msg_loc="matrix_mult.cpp:8:0" msg_body="Aggregating bram variable 'prod' with compact=bit mode in 32-bits">
        <args AggregateTypeName="compact=bit" Bitwidth="32" HwTyName="bram" Name="prod"/>
    </msg>
    <msg msg_groups="PRAGMA_AGGREGATE" msg_id="214-241" msg_severity="INFO" msg_loc="matrix_mult.cpp:8:0" msg_body="Aggregating bram variable 'b' with compact=bit mode in 8-bits">
        <args AggregateTypeName="compact=bit" Bitwidth="8" HwTyName="bram" Name="b"/>
    </msg>
    <msg msg_groups="PRAGMA_AGGREGATE" msg_id="214-241" msg_severity="INFO" msg_loc="matrix_mult.cpp:8:0" msg_body="Aggregating bram variable 'a' with compact=bit mode in 8-bits">
        <args AggregateTypeName="compact=bit" Bitwidth="8" HwTyName="bram" Name="a"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="matrix_mult.cpp:15:19" msg_body="Loop 'Product' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="Product"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="matrix_mult.cpp:8:0" msg_body="Unrolling loop 'Product' (matrix_mult.cpp:15:19) in function 'matrix_mult' completely with a factor of 16">
        <args Factor="16" LoopLoc="matrix_mult.cpp:15:19" LoopName="Product"/>
    </msg>
</xilinx:hls_fe_msgs>

