Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb 28 02:42:02 2025
| Host         : DESKTOP-V4CC4PR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   702 |
|    Minimum number of control sets                        |   702 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1757 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   702 |
| >= 0 to < 4        |    50 |
| >= 4 to < 6        |    93 |
| >= 6 to < 8        |    44 |
| >= 8 to < 10       |   168 |
| >= 10 to < 12      |    53 |
| >= 12 to < 14      |    35 |
| >= 14 to < 16      |    10 |
| >= 16              |   249 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2771 |          813 |
| No           | No                    | Yes                    |             584 |          176 |
| No           | Yes                   | No                     |            1856 |          650 |
| Yes          | No                    | No                     |            2421 |          560 |
| Yes          | No                    | Yes                    |            1154 |          289 |
| Yes          | Yes                   | No                     |            6369 |         1982 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                        Clock Signal                                                                       |                                                                                                                                                   Enable Signal                                                                                                                                                  |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                     | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                  | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                 |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               |                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_reset[0]                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/empty                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_reset[0]                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                             | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                                 | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                       |                2 |              4 |         2.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                     | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                          |                2 |              4 |         2.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                                        | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                              | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[13]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[11]_i_1_n_0                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                   | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                                | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                   |                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startwindow                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/frame_number_i                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_START_reg_0[0]                                                                                                                                                                               | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/E[0]                                                                                                                                                                                             | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                              | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[12]                                                                                                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s2mm_cdc2dmac_fsync                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                           |                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                              |                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                     |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out[0]                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                   | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/TimeOutCntr[5]_i_1_n_0                                                                                                                                | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/TimeOutCntr[5]_i_1__1_n_0                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                   | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/TimeOutCntr[5]_i_1__0_n_0                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/TimeOutCntr[5]_i_1__2_n_0                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df[14]_i_1_n_0                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[15]_i_1_n_0                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/TimeOutCntr[5]_i_1__3_n_0                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                   | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                             |                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[10]                                                                                                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                       | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg55[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                             | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                               | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                  | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                                | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                              | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                          | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                               | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_df[13]_i_1_n_0                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                 | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0[0]                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg55[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg55[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg55[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                7 |              8 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg59[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg61[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62[7]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg58[23]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA[9]_i_1_n_0                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                   | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/windowcount                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                   | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA[9]_i_1__1_n_0                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |             10 |         2.50 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/windowcount                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA[9]_i_1__3_n_0                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/windowcount                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                                              | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |             10 |         2.50 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_DATA[9]_i_1__2_n_0                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/windowcount                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                            | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_DATA[9]_i_1__0_n_0                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/windowcount                                                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                   | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/sig_m_valid_dup_reg[0] | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                     |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                     |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                               | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/Maxcount                                                                                                                                              | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_onehot_spi_seq[10]_i_1_n_0                                                                                                                                                                   | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                  |                4 |             11 |         2.75 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/Maxcount                                                                                                                                              | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount                                                                                                                                              | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount                                                                                                                                              | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/Maxcount                                                                                                                                              | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                         | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                  |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                         | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                  |                3 |             12 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                        | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[2][0]                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                              |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                             |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/E[0]                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_2[0]                     |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                7 |             15 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             15 |         3.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/framestart_active_reg_0                                                                                                                                                                      | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_reset[0]                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/ClockCounter_0                                                                                                                                                                              | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                      |                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr                                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA[69]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA[79]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr                                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA[39]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA[29]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr                                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr                                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/retrycntr                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr                                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                      |                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/retrycntr                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                              |                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/SerdesCntr                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/SerdesCntr                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/SerdesCntr                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/SerdesCntr                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                7 |             17 |         2.43 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/SerdesCntr                                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                              |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                 |                8 |             18 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                   |                3 |             19 |         6.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/edge_init                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                6 |             20 |         3.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/edge_init                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_reset[0]                                                                                                                                                                                                           |                6 |             20 |         3.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/edge_init                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                4 |             20 |         5.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/edge_init                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                6 |             20 |         3.33 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/edge_init                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                    |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                8 |             22 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                             |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                        |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |               10 |             24 |         2.40 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_0                                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                         | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                        |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               13 |             25 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                        |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               15 |             26 |         1.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                6 |             26 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               13 |             26 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               14 |             26 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               12 |             26 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               12 |             26 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_onehot_spi_seq[8]_i_1_n_0                                                                                                                                                                    | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset                                                                                                                                                                               |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_EN_i_1_n_0                                                                                                                                                                            | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset                                                                                                                                                                               |                6 |             27 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                        |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                         | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                            |                4 |             29 |         7.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                            | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                         | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr[31]_i_1_n_0                                                                                                                                                                   | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT[39]_i_1_n_0                                                                                                                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr[0]_i_1_n_0                                                                                                                                                                    | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr[0]_i_1_n_0                                                                                                                                                                       | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |                9 |             32 |         3.56 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr[0]_i_1_n_0                                                                                                                                                                        | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgLinesCntr[0]_i_1_n_0                                                                                                                                                                      | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ImgPixelCntr[0]_i_1_n_0                                                                                                                                                                      | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr[0]_i_1_n_0                                                                                                                                                                     | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/PAR_DATA_FRAME0                                                                                                                                                                              | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr[31]_i_1_n_0                                                                                                                                                                      | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |               10 |             33 |         3.30 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/TriggerCntr                                                                                                                                                                                    | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/gof.overflow_i_reg                                                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               12 |             33 |         2.75 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/DebCntr[0]_i_1_n_0                                                                                                                                                                             | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                7 |             35 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_reset[0]                                                                                                                                                                                                           |               17 |             35 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                       |               12 |             36 |         3.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                   | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                9 |             36 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                              |               10 |             37 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                     |                                                                                                                                                                                                                                                                |                5 |             39 |         7.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                7 |             39 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               15 |             39 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                9 |             39 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                7 |             40 |         5.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                       |                                                                                                                                                                                                                                                                |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_init_reg_reg[0]                                                                          |               13 |             40 |         3.08 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/slv_reg8_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                8 |             40 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               10 |             40 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                8 |             40 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_ipmi_id_eeprom_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                            |               14 |             41 |         2.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                       |               11 |             42 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |                7 |             42 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |                7 |             43 |         6.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[2]_0                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |               16 |             48 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                             |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                8 |             48 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |               15 |             49 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                8 |             49 |         6.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                          |                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                                                            | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                               |                9 |             50 |         5.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                              | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                         |               11 |             50 |         4.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                          |                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |               15 |             53 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                |               17 |             54 |         3.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2_2                                                                                                                                                                                                          |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                |               15 |             54 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |               21 |             55 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset                                                                                                                                                                               |               16 |             55 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               20 |             59 |         2.95 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/E[0]                                                                                                                                    | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |               10 |             60 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                       |               15 |             66 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               22 |             67 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               21 |             67 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             69 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                                           |               19 |             71 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |               13 |             73 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |               15 |             73 |         4.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               14 |             73 |         5.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |               14 |             73 |         5.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               15 |             73 |         4.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             74 |         4.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                    |               17 |             76 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             77 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               30 |             77 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               16 |             78 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               14 |             78 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               16 |             82 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               26 |             83 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             83 |         5.19 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |               29 |             89 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |               21 |             94 |         4.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                      |                                                                                                                                                                                                                                                                |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                      |                                                                                                                                                                                                                                                                |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               12 |             96 |         8.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                |               13 |            100 |         7.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               46 |            101 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                      |                                                                                                                                                                                                                                                                |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                      |                                                                                                                                                                                                                                                                |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |               40 |            116 |         2.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                        |               20 |            121 |         6.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                            |               37 |            141 |         3.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               27 |            141 |         5.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               28 |            149 |         5.32 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/CLKDIV_c_0 |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |               46 |            150 |         3.26 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg_n_0_[0]                                                                                                                                                                         |               40 |            160 |         4.00 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |               30 |            185 |         6.17 |
|  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk                                                                               |                                                                                                                                                                                                                                                                                                                  | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg_n_0_[0]                                                                                                                                                                         |               59 |            186 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_update                                                                                                                                                                                                                        | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |               47 |            192 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/din[0]                                                                                                                                                                                       | design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |               67 |            288 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |              233 |            597 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |              183 |            604 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                       |                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |              375 |           1513 |         4.03 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


