
*** Running vivado
    with args -log ram_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ram_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ram_top.tcl -notrace
Command: link_design -top ram_top -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/project_3/project_3.srcs/sources_1/ip/block_ram/block_ram.dcp' for cell 'block_ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 793.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc:3]
Finished Parsing XDC File [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc]
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when parsing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 922.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 922.211 ; gain = 463.098
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 945.176 ; gain = 22.965

Starting Cache Timing Information Task
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e18cf424

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1528.652 ; gain = 583.477

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11a154340

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1723.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11a154340

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1723.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19f6f9698

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1723.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 120 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 12db1aa8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1723.520 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12db1aa8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1723.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12db1aa8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1723.520 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1723.520 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 165e8d94e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1723.520 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.203 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 58 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 116
Ending PowerOpt Patch Enables Task | Checksum: 1031f71a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1868.914 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1031f71a5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.914 ; gain = 145.395

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1031f71a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.914 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1868.914 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13177432a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1868.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1868.914 ; gain = 946.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'C:/Users/project_3/project_3.runs/impl_1/ram_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ram_top_drc_opted.rpt -pb ram_top_drc_opted.pb -rpx ram_top_drc_opted.rpx
Command: report_drc -file ram_top_drc_opted.rpt -pb ram_top_drc_opted.pb -rpx ram_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/project_3/project_3.runs/impl_1/ram_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8f7f051f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1868.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1f3aac6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16a2b28e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16a2b28e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.914 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16a2b28e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dac81a02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 18 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1868.914 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 24955c654

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.914 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 25d372273

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1868.914 ; gain = 0.000
Phase 2 Global Placement | Checksum: 25d372273

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eab6ef76

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 266aed226

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29e6d9887

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26a384c03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2329b2ec7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2329b2ec7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b665f94b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.914 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b665f94b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29cb4d5c0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 29cb4d5c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.914 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.562. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e46e0323

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.914 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e46e0323

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e46e0323

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e46e0323

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.914 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1868.914 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 17b45759c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.914 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b45759c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.914 ; gain = 0.000
Ending Placer Task | Checksum: 14a1f3996

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1868.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1868.914 ; gain = 0.000
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'C:/Users/project_3/project_3.runs/impl_1/ram_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ram_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1868.914 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ram_top_utilization_placed.rpt -pb ram_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ram_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1868.914 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.914 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1868.914 ; gain = 0.000
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'C:/Users/project_3/project_3.runs/impl_1/ram_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: baa03477 ConstDB: 0 ShapeSum: 8f7f051f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1628f1f94

Time (s): cpu = 00:01:17 ; elapsed = 00:01:09 . Memory (MB): peak = 1980.824 ; gain = 111.910
Post Restoration Checksum: NetGraph: df8bab9e NumContArr: 830373f6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1628f1f94

Time (s): cpu = 00:01:17 ; elapsed = 00:01:09 . Memory (MB): peak = 1980.824 ; gain = 111.910

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1628f1f94

Time (s): cpu = 00:01:17 ; elapsed = 00:01:09 . Memory (MB): peak = 1987.730 ; gain = 118.816

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1628f1f94

Time (s): cpu = 00:01:17 ; elapsed = 00:01:09 . Memory (MB): peak = 1987.730 ; gain = 118.816
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1309f13dd

Time (s): cpu = 00:01:18 ; elapsed = 00:01:10 . Memory (MB): peak = 2033.250 ; gain = 164.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.564  | TNS=0.000  | WHS=2.090  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 117d683a2

Time (s): cpu = 00:01:19 ; elapsed = 00:01:10 . Memory (MB): peak = 2033.250 ; gain = 164.336

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 548
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 548
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16946dfda

Time (s): cpu = 00:01:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2033.250 ; gain = 164.336

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.802  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13410ea64

Time (s): cpu = 00:01:32 ; elapsed = 00:01:20 . Memory (MB): peak = 2033.250 ; gain = 164.336
Phase 4 Rip-up And Reroute | Checksum: 13410ea64

Time (s): cpu = 00:01:32 ; elapsed = 00:01:20 . Memory (MB): peak = 2033.250 ; gain = 164.336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13410ea64

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 2033.250 ; gain = 164.336

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13410ea64

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 2033.250 ; gain = 164.336
Phase 5 Delay and Skew Optimization | Checksum: 13410ea64

Time (s): cpu = 00:01:33 ; elapsed = 00:01:20 . Memory (MB): peak = 2033.250 ; gain = 164.336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1290897e8

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.802  | TNS=0.000  | WHS=-0.031 | THS=-0.031 |

Phase 6.1 Hold Fix Iter | Checksum: 14b6aac19

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336
Phase 6 Post Hold Fix | Checksum: 1b23df1b7

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.19174 %
  Global Horizontal Routing Utilization  = 0.32462 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b23df1b7

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b23df1b7

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 211e0e5fa

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1346a002b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.802  | TNS=0.000  | WHS=0.310  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1346a002b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:01:21 . Memory (MB): peak = 2033.250 ; gain = 164.336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 2033.250 ; gain = 164.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2033.250 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.261 . Memory (MB): peak = 2033.250 ; gain = 0.000
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'C:/Users/project_3/project_3.runs/impl_1/ram_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ram_top_drc_routed.rpt -pb ram_top_drc_routed.pb -rpx ram_top_drc_routed.rpx
Command: report_drc -file ram_top_drc_routed.rpt -pb ram_top_drc_routed.pb -rpx ram_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/project_3/project_3.runs/impl_1/ram_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ram_top_methodology_drc_routed.rpt -pb ram_top_methodology_drc_routed.pb -rpx ram_top_methodology_drc_routed.rpx
Command: report_methodology -file ram_top_methodology_drc_routed.rpt -pb ram_top_methodology_drc_routed.pb -rpx ram_top_methodology_drc_routed.rpx
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/project_3/project_3.runs/impl_1/ram_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ram_top_power_routed.rpt -pb ram_top_power_summary_routed.pb -rpx ram_top_power_routed.rpx
Command: report_power -file ram_top_power_routed.rpt -pb ram_top_power_summary_routed.pb -rpx ram_top_power_routed.rpx
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [D:/西工大/计组比赛/实践资源/cdp-lab-master/cdp-lab-master/lab2/ram_task/ram.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ram_top_route_status.rpt -pb ram_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ram_top_timing_summary_routed.rpt -pb ram_top_timing_summary_routed.pb -rpx ram_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ram_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ram_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ram_top_bus_skew_routed.rpt -pb ram_top_bus_skew_routed.pb -rpx ram_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 23:54:58 2022...
