<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:44.840-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:44.832-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:44.186-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:44.168-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:43.567-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:43.522-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:43.516-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:40.956-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:40.255-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:39.520-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:39.512-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.735-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.726-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.547-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.539-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.368-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.361-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.199-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).&#xA;Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.191-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel&lt;0>' to 'lpcore_kernel_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.149-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>' to 'cancellation_unit_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.108-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top&lt;0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.105-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_processor_top&lt;0>' to 'event_processor_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.101-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>' to 'state_buffer_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.096-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top&lt;0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.091-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>' to 'event_queue_top_0_s'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.086-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.081-0400" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'event_queue_top&lt;0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:38.076-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-649] ap_ctrl_none interface is illegal for lpcore_kernel&lt;0> because it is instantiated in a sequential context" projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.903-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-657] Generating channel cancellation_unit_rollback_info_stream that flows backwards in the dataflow region." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.885-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.882-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-657] Generating channel state_buffer_rollback_info_stream that flows backwards in the dataflow region." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.876-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-657] Generating channel event_queue_rollback_info_stream that flows backwards in the dataflow region." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.871-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.866-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.661-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.657-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.653-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.650-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.646-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.643-0400" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:37.640-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:36.992-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:36.983-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:36.980-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:36.976-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:36.972-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:36.969-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:36.967-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="pdes_fpga_vitis" solutionName="solution1" date="2024-08-14T16:55:36.963-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
