Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Fri Jan 23 18:12:37 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y37          FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[0]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[1]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y37          FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[1]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[6]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y37          FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[6]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[7]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y37          FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[7]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[2]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X7Y37          FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[2]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[3]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X7Y37          FDSE (Setup_HFF2_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[3]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[4]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X7Y37          FDSE (Setup_GFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[4]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 5.148ns (75.318%)  route 1.687ns (24.682%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.342     6.916    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.025    10.025    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y37          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[5]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X7Y37          FDSE (Setup_GFF2_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[5]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 5.148ns (75.620%)  route 1.660ns (24.380%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.314     6.889    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y38          FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[10]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 5.148ns (75.620%)  route 1.660ns (24.380%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
    RAMB36_X0Y0          RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
    RAMB36_X0Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
    RAMB36_X0Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
    RAMB36_X0Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
    RAMB36_X0Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
    RAMB36_X0Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
    RAMB36_X0Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, routed)           0.421     3.415    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/A[1]
    DSP48E2_X0Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[1]_A2_DATA[1])
                                                      0.241     3.656 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST/A2_DATA[1]
                         net (fo=1, routed)           0.000     3.656    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA.A2_DATA<1>
    DSP48E2_X0Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[1]_A2A1[1])
                                                      0.098     3.754 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST/A2A1[1]
                         net (fo=1, routed)           0.000     3.754    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA.A2A1<1>
    DSP48E2_X0Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[1]_U[13])
                                                      0.647     4.401 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.401    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     4.460 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.460    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     5.159 f  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.159    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     5.300 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.297     5.597    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/zext_ln46_fu_890_p1
    SLICE_X4Y37          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.747 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3/O
                         net (fo=1, routed)           0.014     5.761    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[7]_i_3_n_3
    SLICE_X4Y37          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.002 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.030    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[7]_i_2_n_3
    SLICE_X4Y38          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.053 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.081    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[15]_i_2_n_3
    SLICE_X4Y39          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.227 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199_reg[23]_i_3/O[7]
                         net (fo=3, routed)           0.285     6.511    bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/tmp_17_fu_900_p3
    SLICE_X7Y39          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     6.574 r  bd_0_i/hls_inst/inst/mul_24s_17s_41_1_1_U2/select_ln46_3_reg_1199[23]_i_1/O
                         net (fo=24, routed)          0.314     6.889    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=523, unset)          0.024    10.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y38          FDSE                                         r  bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[11]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X7Y38          FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/select_ln46_3_reg_1199_reg[11]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  3.028    




