// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter6_fsm_state7 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;
parameter    ap_ST_iter6_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [15:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [31:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
reg   [1:0] ap_CS_iter6_fsm;
wire    ap_CS_iter6_fsm_state0;
wire   [0:0] icmp_ln249_fu_393_p2;
wire   [0:0] icmp_ln253_fu_405_p2;
reg    ap_predicate_op71_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_CS_iter5_fsm_state6;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg   [0:0] icmp_ln249_reg_1160;
reg   [0:0] icmp_ln249_reg_1160_pp0_iter5_reg;
reg   [0:0] icmp_ln290_reg_1224;
reg   [0:0] icmp_ln290_reg_1224_pp0_iter5_reg;
reg    ap_predicate_op228_write_state7;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_state7_io;
wire    ap_CS_iter6_fsm_state7;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [11:0] p_ZL7threshs_0_q0;
wire   [2:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [10:0] p_ZL7threshs_1_q0;
wire   [2:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [11:0] p_ZL7threshs_2_q0;
wire   [2:0] p_ZL7threshs_3_address0;
reg    p_ZL7threshs_3_ce0;
wire   [11:0] p_ZL7threshs_3_q0;
wire   [2:0] p_ZL7threshs_4_address0;
reg    p_ZL7threshs_4_ce0;
wire   [10:0] p_ZL7threshs_4_q0;
wire   [2:0] p_ZL7threshs_5_address0;
reg    p_ZL7threshs_5_ce0;
wire   [11:0] p_ZL7threshs_5_q0;
wire   [2:0] p_ZL7threshs_6_address0;
reg    p_ZL7threshs_6_ce0;
wire   [11:0] p_ZL7threshs_6_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
reg   [31:0] nf_2_reg_1155;
reg   [31:0] nf_2_reg_1155_pp0_iter1_reg;
reg   [31:0] nf_2_reg_1155_pp0_iter2_reg;
reg   [31:0] nf_2_reg_1155_pp0_iter3_reg;
wire   [0:0] icmp_ln249_reg_1160_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_1160_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_1160_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_1160_pp0_iter3_reg;
reg   [0:0] icmp_ln249_reg_1160_pp0_iter4_reg;
wire   [11:0] tmp_fu_469_p20;
wire   [11:0] inElem_fu_511_p1;
wire   [4:0] trunc_ln257_fu_515_p1;
wire   [0:0] icmp_ln272_fu_609_p2;
reg   [0:0] icmp_ln272_reg_1199;
reg   [0:0] icmp_ln272_reg_1199_pp0_iter1_reg;
reg   [0:0] icmp_ln272_reg_1199_pp0_iter2_reg;
reg   [0:0] icmp_ln272_reg_1199_pp0_iter3_reg;
wire   [7:0] local_temp_V_fu_615_p1;
reg   [7:0] local_temp_V_reg_1204;
reg   [7:0] local_temp_V_reg_1204_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_reg_1204_pp0_iter2_reg;
reg   [7:0] local_temp_V_4_reg_1209;
reg  signed [7:0] local_temp_V_4_reg_1209_pp0_iter1_reg;
reg   [7:0] local_temp_V_5_reg_1214;
reg  signed [7:0] local_temp_V_5_reg_1214_pp0_iter1_reg;
reg  signed [7:0] local_temp_V_6_reg_1219;
wire   [0:0] icmp_ln290_fu_655_p2;
reg   [0:0] icmp_ln290_reg_1224_pp0_iter1_reg;
reg   [0:0] icmp_ln290_reg_1224_pp0_iter2_reg;
reg   [0:0] icmp_ln290_reg_1224_pp0_iter3_reg;
reg   [0:0] icmp_ln290_reg_1224_pp0_iter4_reg;
wire   [2:0] r_V_fu_701_p1;
reg   [2:0] r_V_reg_1228;
reg   [2:0] r_V_reg_1228_pp0_iter2_reg;
reg   [2:0] r_V_1_reg_1233;
reg   [2:0] r_V_2_reg_1238;
wire   [0:0] icmp_ln1039_fu_805_p2;
reg   [0:0] icmp_ln1039_reg_1323;
wire   [0:0] icmp_ln1039_1_fu_815_p2;
reg   [0:0] icmp_ln1039_1_reg_1328;
wire   [0:0] icmp_ln1039_2_fu_825_p2;
reg   [0:0] icmp_ln1039_2_reg_1333;
wire   [0:0] icmp_ln1039_3_fu_835_p2;
reg   [0:0] icmp_ln1039_3_reg_1338;
wire   [0:0] icmp_ln1039_4_fu_845_p2;
reg   [0:0] icmp_ln1039_4_reg_1343;
wire   [0:0] icmp_ln1039_5_fu_855_p2;
reg   [0:0] icmp_ln1039_5_reg_1348;
wire   [0:0] icmp_ln1039_6_fu_865_p2;
reg   [0:0] icmp_ln1039_6_reg_1353;
wire   [11:0] ap_phi_reg_pp0_iter0_inElem_1_reg_326;
reg   [11:0] ap_phi_reg_pp0_iter1_inElem_1_reg_326;
wire   [63:0] idxprom2_i_fu_783_p1;
reg   [31:0] sf_fu_128;
wire   [31:0] sf_2_fu_649_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [22:0] i_fu_132;
wire   [22:0] i_2_fu_399_p2;
reg   [22:0] ap_sig_allocacmp_i_1;
reg   [14:0] add_i5_i3_345_fu_136;
(* use_dsp48 = "no" *) wire   [14:0] add_ln840_3_fu_796_p2;
reg   [14:0] ap_sig_allocacmp_add_i5_i3_345_load;
reg   [11:0] inputBuf_V_fu_140;
reg   [11:0] inputBuf_V_1_fu_144;
reg   [11:0] inputBuf_V_2_fu_148;
reg   [11:0] inputBuf_V_3_fu_152;
reg   [11:0] inputBuf_V_4_fu_156;
reg   [11:0] inputBuf_V_5_fu_160;
reg   [11:0] inputBuf_V_6_fu_164;
reg   [11:0] inputBuf_V_7_fu_168;
reg   [11:0] inputBuf_V_8_fu_172;
reg   [11:0] inputBuf_V_9_fu_176;
reg   [11:0] inputBuf_V_10_fu_180;
reg   [11:0] inputBuf_V_11_fu_184;
reg   [11:0] inputBuf_V_12_fu_188;
reg   [11:0] inputBuf_V_13_fu_192;
reg   [11:0] inputBuf_V_14_fu_196;
reg   [11:0] inputBuf_V_15_fu_200;
reg   [11:0] inputBuf_V_16_fu_204;
reg   [11:0] inputBuf_V_17_fu_208;
reg   [31:0] nf_1_fu_212;
wire   [31:0] nf_3_fu_678_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
wire   [4:0] tmp_fu_469_p19;
wire   [31:0] nf_fu_666_p2;
wire   [0:0] icmp_ln302_fu_672_p2;
wire   [2:0] r_V_3_fu_725_p4;
wire   [2:0] ret_V_fu_760_p1;
wire  signed [10:0] ret_V_fu_760_p2;
wire  signed [11:0] grp_fu_992_p3;
wire  signed [12:0] grp_fu_1010_p3;
wire  signed [14:0] sext_ln840_3_fu_793_p1;
wire  signed [14:0] grp_fu_1001_p3;
wire  signed [14:0] sext_ln1039_fu_801_p1;
wire  signed [14:0] sext_ln1039_1_fu_811_p1;
wire  signed [14:0] sext_ln1039_2_fu_821_p1;
wire  signed [14:0] sext_ln1039_3_fu_831_p1;
wire   [14:0] zext_ln1039_fu_841_p1;
wire   [14:0] zext_ln1039_1_fu_851_p1;
wire   [14:0] zext_ln1039_2_fu_861_p1;
wire   [0:0] result_V_fu_876_p2;
wire   [0:0] xor_ln1039_fu_885_p2;
wire   [0:0] xor_ln1039_1_fu_894_p2;
wire   [0:0] xor_ln1039_2_fu_903_p2;
wire   [0:0] xor_ln1039_3_fu_912_p2;
wire   [0:0] xor_ln1039_4_fu_921_p2;
wire   [0:0] xor_ln1039_5_fu_930_p2;
wire   [1:0] zext_ln215_fu_881_p1;
wire   [1:0] zext_ln218_1_fu_899_p1;
wire   [1:0] add_ln840_4_fu_939_p2;
wire   [1:0] zext_ln218_fu_890_p1;
wire   [1:0] add_ln840_5_fu_945_p2;
wire   [1:0] zext_ln218_2_fu_908_p1;
wire   [1:0] zext_ln218_3_fu_917_p1;
wire   [1:0] add_ln840_6_fu_955_p2;
wire   [1:0] zext_ln218_4_fu_926_p1;
wire   [1:0] zext_ln840_fu_935_p1;
wire   [1:0] add_ln840_7_fu_965_p2;
wire   [2:0] zext_ln840_3_fu_971_p1;
wire   [2:0] zext_ln840_2_fu_961_p1;
wire   [2:0] add_ln840_8_fu_975_p2;
wire   [2:0] zext_ln840_1_fu_951_p1;
wire   [2:0] result_V_2_fu_981_p2;
wire   [2:0] grp_fu_992_p1;
wire   [2:0] grp_fu_1001_p1;
wire  signed [14:0] grp_fu_1001_p2;
wire   [2:0] grp_fu_1010_p1;
reg    grp_fu_992_ce;
reg    grp_fu_1001_ce;
reg    grp_fu_1010_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg   [1:0] ap_NS_iter6_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
wire    ap_ST_iter5_fsm_state6_blk;
reg    ap_ST_iter6_fsm_state7_blk;
wire    ap_start_int;
wire   [10:0] grp_fu_1001_p10;
wire   [10:0] grp_fu_1010_p10;
wire   [10:0] grp_fu_992_p10;
wire   [10:0] ret_V_fu_760_p10;
reg    ap_condition_1019;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_CS_iter6_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL7threshs_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_3_address0),
    .ce0(p_ZL7threshs_3_ce0),
    .q0(p_ZL7threshs_3_q0)
);

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL7threshs_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_4_address0),
    .ce0(p_ZL7threshs_4_ce0),
    .q0(p_ZL7threshs_4_q0)
);

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL7threshs_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_5_address0),
    .ce0(p_ZL7threshs_5_ce0),
    .q0(p_ZL7threshs_5_q0)
);

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL7threshs_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_6_address0),
    .ce0(p_ZL7threshs_6_ce0),
    .q0(p_ZL7threshs_6_q0)
);

MVAU_hls_1_mux_185_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 12 ),
    .din7_WIDTH( 12 ),
    .din8_WIDTH( 12 ),
    .din9_WIDTH( 12 ),
    .din10_WIDTH( 12 ),
    .din11_WIDTH( 12 ),
    .din12_WIDTH( 12 ),
    .din13_WIDTH( 12 ),
    .din14_WIDTH( 12 ),
    .din15_WIDTH( 12 ),
    .din16_WIDTH( 12 ),
    .din17_WIDTH( 12 ),
    .din18_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
mux_185_12_1_1_U1(
    .din0(inputBuf_V_fu_140),
    .din1(inputBuf_V_1_fu_144),
    .din2(inputBuf_V_2_fu_148),
    .din3(inputBuf_V_3_fu_152),
    .din4(inputBuf_V_4_fu_156),
    .din5(inputBuf_V_5_fu_160),
    .din6(inputBuf_V_6_fu_164),
    .din7(inputBuf_V_7_fu_168),
    .din8(inputBuf_V_8_fu_172),
    .din9(inputBuf_V_9_fu_176),
    .din10(inputBuf_V_10_fu_180),
    .din11(inputBuf_V_11_fu_184),
    .din12(inputBuf_V_12_fu_188),
    .din13(inputBuf_V_13_fu_192),
    .din14(inputBuf_V_14_fu_196),
    .din15(inputBuf_V_15_fu_200),
    .din16(inputBuf_V_16_fu_204),
    .din17(inputBuf_V_17_fu_208),
    .din18(tmp_fu_469_p19),
    .dout(tmp_fu_469_p20)
);

MVAU_hls_1_mul_8s_3ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mul_8s_3ns_11_1_1_U2(
    .din0(local_temp_V_reg_1204_pp0_iter2_reg),
    .din1(ret_V_fu_760_p1),
    .dout(ret_V_fu_760_p2)
);

MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
mac_muladd_8s_3ns_11s_12_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_6_reg_1219),
    .din1(grp_fu_992_p1),
    .din2(ret_V_fu_760_p2),
    .ce(grp_fu_992_ce),
    .dout(grp_fu_992_p3)
);

MVAU_hls_1_mac_muladd_8s_3ns_15s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_3ns_15s_15_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_4_reg_1209_pp0_iter1_reg),
    .din1(grp_fu_1001_p1),
    .din2(grp_fu_1001_p2),
    .ce(grp_fu_1001_ce),
    .dout(grp_fu_1001_p3)
);

MVAU_hls_1_mac_muladd_8s_3ns_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_3ns_12s_13_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_temp_V_5_reg_1214_pp0_iter1_reg),
    .din1(grp_fu_1010_p1),
    .din2(grp_fu_992_p3),
    .ce(grp_fu_1010_ce),
    .dout(grp_fu_1010_p3)
);

MVAU_hls_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
    end else begin
        ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_326 <= tmp_fu_469_p20;
    end else if (((~(trunc_ln257_fu_515_p1 == 5'd16) & ~(trunc_ln257_fu_515_p1 == 5'd0) & ~(trunc_ln257_fu_515_p1 == 5'd1) & ~(trunc_ln257_fu_515_p1 == 5'd2) & ~(trunc_ln257_fu_515_p1 == 5'd3) & ~(trunc_ln257_fu_515_p1 == 5'd4) & ~(trunc_ln257_fu_515_p1 == 5'd5) & ~(trunc_ln257_fu_515_p1 == 5'd6) & ~(trunc_ln257_fu_515_p1 == 5'd7) & ~(trunc_ln257_fu_515_p1 == 5'd8) & ~(trunc_ln257_fu_515_p1 == 5'd9) & ~(trunc_ln257_fu_515_p1 == 5'd10) & ~(trunc_ln257_fu_515_p1 == 5'd11) & ~(trunc_ln257_fu_515_p1 == 5'd12) & ~(trunc_ln257_fu_515_p1 == 5'd13) & ~(trunc_ln257_fu_515_p1 == 5'd14) & ~(trunc_ln257_fu_515_p1 == 5'd15) & ~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd16)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd0)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd1)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd2)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd3)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd4)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd5)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd6)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd7)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd8)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd9)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd10)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd11)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd12)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd13)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd14)) | (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd15)))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_326 <= inElem_fu_511_p1;
    end else if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_326 <= ap_phi_reg_pp0_iter0_inElem_1_reg_326;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1019)) begin
        if ((icmp_ln249_fu_393_p2 == 1'd0)) begin
            i_fu_132 <= i_2_fu_399_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_132 <= 23'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1019)) begin
        if (((icmp_ln249_fu_393_p2 == 1'd0) & (icmp_ln290_fu_655_p2 == 1'd1))) begin
            nf_1_fu_212 <= nf_3_fu_678_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_212 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1019)) begin
        if (((icmp_ln249_fu_393_p2 == 1'd0) & (icmp_ln290_fu_655_p2 == 1'd1))) begin
            sf_fu_128 <= 32'd0;
        end else if (((icmp_ln249_fu_393_p2 == 1'd0) & (icmp_ln290_fu_655_p2 == 1'd0))) begin
            sf_fu_128 <= sf_2_fu_649_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_128 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln249_reg_1160_pp0_iter4_reg == 1'd0))) begin
        add_i5_i3_345_fu_136 <= add_ln840_3_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_1160 <= icmp_ln249_fu_393_p2;
        nf_2_reg_1155 <= ap_sig_allocacmp_nf_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_1160_pp0_iter1_reg <= icmp_ln249_reg_1160;
        icmp_ln272_reg_1199_pp0_iter1_reg <= icmp_ln272_reg_1199;
        icmp_ln290_reg_1224_pp0_iter1_reg <= icmp_ln290_reg_1224;
        local_temp_V_4_reg_1209_pp0_iter1_reg <= local_temp_V_4_reg_1209;
        local_temp_V_5_reg_1214_pp0_iter1_reg <= local_temp_V_5_reg_1214;
        local_temp_V_reg_1204_pp0_iter1_reg <= local_temp_V_reg_1204;
        nf_2_reg_1155_pp0_iter1_reg <= nf_2_reg_1155;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_1160_pp0_iter2_reg <= icmp_ln249_reg_1160_pp0_iter1_reg;
        icmp_ln272_reg_1199_pp0_iter2_reg <= icmp_ln272_reg_1199_pp0_iter1_reg;
        icmp_ln290_reg_1224_pp0_iter2_reg <= icmp_ln290_reg_1224_pp0_iter1_reg;
        local_temp_V_reg_1204_pp0_iter2_reg <= local_temp_V_reg_1204_pp0_iter1_reg;
        nf_2_reg_1155_pp0_iter2_reg <= nf_2_reg_1155_pp0_iter1_reg;
        r_V_reg_1228_pp0_iter2_reg <= r_V_reg_1228;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln249_reg_1160_pp0_iter3_reg <= icmp_ln249_reg_1160_pp0_iter2_reg;
        icmp_ln272_reg_1199_pp0_iter3_reg <= icmp_ln272_reg_1199_pp0_iter2_reg;
        icmp_ln290_reg_1224_pp0_iter3_reg <= icmp_ln290_reg_1224_pp0_iter2_reg;
        nf_2_reg_1155_pp0_iter3_reg <= nf_2_reg_1155_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln249_reg_1160_pp0_iter4_reg <= icmp_ln249_reg_1160_pp0_iter3_reg;
        icmp_ln290_reg_1224_pp0_iter4_reg <= icmp_ln290_reg_1224_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln290_reg_1224_pp0_iter4_reg == 1'd1) & (icmp_ln249_reg_1160_pp0_iter4_reg == 1'd0))) begin
        icmp_ln1039_1_reg_1328 <= icmp_ln1039_1_fu_815_p2;
        icmp_ln1039_2_reg_1333 <= icmp_ln1039_2_fu_825_p2;
        icmp_ln1039_3_reg_1338 <= icmp_ln1039_3_fu_835_p2;
        icmp_ln1039_4_reg_1343 <= icmp_ln1039_4_fu_845_p2;
        icmp_ln1039_5_reg_1348 <= icmp_ln1039_5_fu_855_p2;
        icmp_ln1039_6_reg_1353 <= icmp_ln1039_6_fu_865_p2;
        icmp_ln1039_reg_1323 <= icmp_ln1039_fu_805_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        icmp_ln249_reg_1160_pp0_iter5_reg <= icmp_ln249_reg_1160_pp0_iter4_reg;
        icmp_ln290_reg_1224_pp0_iter5_reg <= icmp_ln290_reg_1224_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0))) begin
        icmp_ln272_reg_1199 <= icmp_ln272_fu_609_p2;
        icmp_ln290_reg_1224 <= icmp_ln290_fu_655_p2;
        local_temp_V_4_reg_1209 <= {{weights_V_TDATA[15:8]}};
        local_temp_V_5_reg_1214 <= {{weights_V_TDATA[23:16]}};
        local_temp_V_6_reg_1219 <= {{weights_V_TDATA[31:24]}};
        local_temp_V_reg_1204 <= local_temp_V_fu_615_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd10))) begin
        inputBuf_V_10_fu_180 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd11))) begin
        inputBuf_V_11_fu_184 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd12))) begin
        inputBuf_V_12_fu_188 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd13))) begin
        inputBuf_V_13_fu_192 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd14))) begin
        inputBuf_V_14_fu_196 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd15))) begin
        inputBuf_V_15_fu_200 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd16))) begin
        inputBuf_V_16_fu_204 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln257_fu_515_p1 == 5'd16) & ~(trunc_ln257_fu_515_p1 == 5'd0) & ~(trunc_ln257_fu_515_p1 == 5'd1) & ~(trunc_ln257_fu_515_p1 == 5'd2) & ~(trunc_ln257_fu_515_p1 == 5'd3) & ~(trunc_ln257_fu_515_p1 == 5'd4) & ~(trunc_ln257_fu_515_p1 == 5'd5) & ~(trunc_ln257_fu_515_p1 == 5'd6) & ~(trunc_ln257_fu_515_p1 == 5'd7) & ~(trunc_ln257_fu_515_p1 == 5'd8) & ~(trunc_ln257_fu_515_p1 == 5'd9) & ~(trunc_ln257_fu_515_p1 == 5'd10) & ~(trunc_ln257_fu_515_p1 == 5'd11) & ~(trunc_ln257_fu_515_p1 == 5'd12) & ~(trunc_ln257_fu_515_p1 == 5'd13) & ~(trunc_ln257_fu_515_p1 == 5'd14) & ~(trunc_ln257_fu_515_p1 == 5'd15) & ~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0))) begin
        inputBuf_V_17_fu_208 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd1))) begin
        inputBuf_V_1_fu_144 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd2))) begin
        inputBuf_V_2_fu_148 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd3))) begin
        inputBuf_V_3_fu_152 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd4))) begin
        inputBuf_V_4_fu_156 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd5))) begin
        inputBuf_V_5_fu_160 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd6))) begin
        inputBuf_V_6_fu_164 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd7))) begin
        inputBuf_V_7_fu_168 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd8))) begin
        inputBuf_V_8_fu_172 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd9))) begin
        inputBuf_V_9_fu_176 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (trunc_ln257_fu_515_p1 == 5'd0))) begin
        inputBuf_V_fu_140 <= inElem_fu_511_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_1160_pp0_iter0_reg == 1'd0))) begin
        r_V_1_reg_1233 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_326[5:3]}};
        r_V_2_reg_1238 <= {{ap_phi_reg_pp0_iter1_inElem_1_reg_326[8:6]}};
        r_V_reg_1228 <= r_V_fu_701_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

assign ap_ST_iter5_fsm_state6_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter6_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_iter6_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state0) & (1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln249_reg_1160_pp0_iter4_reg == 1'd0))) begin
        ap_sig_allocacmp_add_i5_i3_345_load = add_ln840_3_fu_796_p2;
    end else begin
        ap_sig_allocacmp_add_i5_i3_345_load = add_i5_i3_345_fu_136;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 23'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_132;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_212;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_128;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_1001_ce = 1'b1;
    end else begin
        grp_fu_1001_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
        grp_fu_1010_ce = 1'b1;
    end else begin
        grp_fu_1010_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_992_ce = 1'b1;
    end else begin
        grp_fu_992_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op71_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op71_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter6_fsm_state7) & (ap_predicate_op228_write_state7 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter6_fsm_state7) & (ap_predicate_op228_write_state7 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_3_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_4_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_5_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        p_ZL7threshs_6_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_393_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter6_fsm)
        ap_ST_iter6_fsm_state7 : begin
            if ((~((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end else if (((~((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_1160_pp0_iter5_reg == 1'd1)) | (~((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end
        end
        ap_ST_iter6_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter6_fsm = 'bx;
        end
    endcase
end

assign add_ln840_3_fu_796_p2 = ($signed(sext_ln840_3_fu_793_p1) + $signed(grp_fu_1001_p3));

assign add_ln840_4_fu_939_p2 = (zext_ln215_fu_881_p1 + zext_ln218_1_fu_899_p1);

assign add_ln840_5_fu_945_p2 = (add_ln840_4_fu_939_p2 + zext_ln218_fu_890_p1);

assign add_ln840_6_fu_955_p2 = (zext_ln218_2_fu_908_p1 + zext_ln218_3_fu_917_p1);

assign add_ln840_7_fu_965_p2 = (zext_ln218_4_fu_926_p1 + zext_ln840_fu_935_p1);

assign add_ln840_8_fu_975_p2 = (zext_ln840_3_fu_971_p1 + zext_ln840_2_fu_961_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

assign ap_CS_iter6_fsm_state0 = ap_CS_iter6_fsm[32'd0];

assign ap_CS_iter6_fsm_state7 = ap_CS_iter6_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1019 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_393_p2 == 1'd0)) | ((ap_predicate_op71_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter6_fsm_state7) & ((1'b1 == ap_block_state7_io) | ((ap_predicate_op228_write_state7 == 1'b1) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_1_reg_326 = 'bx;

always @ (*) begin
    ap_predicate_op228_write_state7 = ((icmp_ln290_reg_1224_pp0_iter5_reg == 1'd1) & (icmp_ln249_reg_1160_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op71_read_state1 = ((icmp_ln253_fu_405_p2 == 1'd1) & (icmp_ln249_fu_393_p2 == 1'd0));
end

assign grp_fu_1001_p1 = grp_fu_1001_p10;

assign grp_fu_1001_p10 = r_V_1_reg_1233;

assign grp_fu_1001_p2 = ((icmp_ln272_reg_1199_pp0_iter3_reg[0:0] == 1'b1) ? 15'd0 : ap_sig_allocacmp_add_i5_i3_345_load);

assign grp_fu_1010_p1 = grp_fu_1010_p10;

assign grp_fu_1010_p10 = r_V_2_reg_1238;

assign grp_fu_992_p1 = grp_fu_992_p10;

assign grp_fu_992_p10 = r_V_3_fu_725_p4;

assign i_2_fu_399_p2 = (ap_sig_allocacmp_i_1 + 23'd1);

assign icmp_ln1039_1_fu_815_p2 = (($signed(add_ln840_3_fu_796_p2) < $signed(sext_ln1039_1_fu_811_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_825_p2 = (($signed(add_ln840_3_fu_796_p2) < $signed(sext_ln1039_2_fu_821_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_3_fu_835_p2 = (($signed(add_ln840_3_fu_796_p2) < $signed(sext_ln1039_3_fu_831_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_4_fu_845_p2 = (($signed(add_ln840_3_fu_796_p2) < $signed(zext_ln1039_fu_841_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_5_fu_855_p2 = (($signed(add_ln840_3_fu_796_p2) < $signed(zext_ln1039_1_fu_851_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_6_fu_865_p2 = (($signed(add_ln840_3_fu_796_p2) < $signed(zext_ln1039_2_fu_861_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_805_p2 = (($signed(add_ln840_3_fu_796_p2) < $signed(sext_ln1039_fu_801_p1)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_393_p2 = ((ap_sig_allocacmp_i_1 == 23'd6230016) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_1160_pp0_iter0_reg = icmp_ln249_reg_1160;

assign icmp_ln253_fu_405_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_609_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_655_p2 = ((sf_2_fu_649_p2 == 32'd18) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_672_p2 = ((nf_fu_666_p2 == 32'd8) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_783_p1 = nf_2_reg_1155_pp0_iter3_reg;

assign inElem_fu_511_p1 = in0_V_TDATA[11:0];

assign local_temp_V_fu_615_p1 = weights_V_TDATA[7:0];

assign nf_3_fu_678_p3 = ((icmp_ln302_fu_672_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_666_p2);

assign nf_fu_666_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = result_V_2_fu_981_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_783_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_783_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_783_p1;

assign p_ZL7threshs_3_address0 = idxprom2_i_fu_783_p1;

assign p_ZL7threshs_4_address0 = idxprom2_i_fu_783_p1;

assign p_ZL7threshs_5_address0 = idxprom2_i_fu_783_p1;

assign p_ZL7threshs_6_address0 = idxprom2_i_fu_783_p1;

assign r_V_3_fu_725_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_326[11:9]}};

assign r_V_fu_701_p1 = ap_phi_reg_pp0_iter1_inElem_1_reg_326[2:0];

assign result_V_2_fu_981_p2 = (add_ln840_8_fu_975_p2 + zext_ln840_1_fu_951_p1);

assign result_V_fu_876_p2 = (icmp_ln1039_reg_1323 ^ 1'd1);

assign ret_V_fu_760_p1 = ret_V_fu_760_p10;

assign ret_V_fu_760_p10 = r_V_reg_1228_pp0_iter2_reg;

assign sext_ln1039_1_fu_811_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln1039_2_fu_821_p1 = $signed(p_ZL7threshs_2_q0);

assign sext_ln1039_3_fu_831_p1 = $signed(p_ZL7threshs_3_q0);

assign sext_ln1039_fu_801_p1 = $signed(p_ZL7threshs_0_q0);

assign sext_ln840_3_fu_793_p1 = grp_fu_1010_p3;

assign sf_2_fu_649_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_469_p19 = ap_sig_allocacmp_sf_1[4:0];

assign trunc_ln257_fu_515_p1 = ap_sig_allocacmp_sf_1[4:0];

assign xor_ln1039_1_fu_894_p2 = (icmp_ln1039_2_reg_1333 ^ 1'd1);

assign xor_ln1039_2_fu_903_p2 = (icmp_ln1039_3_reg_1338 ^ 1'd1);

assign xor_ln1039_3_fu_912_p2 = (icmp_ln1039_4_reg_1343 ^ 1'd1);

assign xor_ln1039_4_fu_921_p2 = (icmp_ln1039_5_reg_1348 ^ 1'd1);

assign xor_ln1039_5_fu_930_p2 = (icmp_ln1039_6_reg_1353 ^ 1'd1);

assign xor_ln1039_fu_885_p2 = (icmp_ln1039_1_reg_1328 ^ 1'd1);

assign zext_ln1039_1_fu_851_p1 = p_ZL7threshs_5_q0;

assign zext_ln1039_2_fu_861_p1 = p_ZL7threshs_6_q0;

assign zext_ln1039_fu_841_p1 = p_ZL7threshs_4_q0;

assign zext_ln215_fu_881_p1 = result_V_fu_876_p2;

assign zext_ln218_1_fu_899_p1 = xor_ln1039_1_fu_894_p2;

assign zext_ln218_2_fu_908_p1 = xor_ln1039_2_fu_903_p2;

assign zext_ln218_3_fu_917_p1 = xor_ln1039_3_fu_912_p2;

assign zext_ln218_4_fu_926_p1 = xor_ln1039_4_fu_921_p2;

assign zext_ln218_fu_890_p1 = xor_ln1039_fu_885_p2;

assign zext_ln840_1_fu_951_p1 = add_ln840_5_fu_945_p2;

assign zext_ln840_2_fu_961_p1 = add_ln840_6_fu_955_p2;

assign zext_ln840_3_fu_971_p1 = add_ln840_7_fu_965_p2;

assign zext_ln840_fu_935_p1 = xor_ln1039_5_fu_930_p2;

endmodule //MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch
