317679-004 Revision: 2.11 January 2011Intel® 82575EB Gigabit Ethernet Controller Datasheet LAN Access Division
Intel® 82575EB Gigabit Ethernet Controller — Legal Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 2 January 2011Legal INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRA NTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTE L, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FA ILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do no t finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number an d are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/ literature.htm Copyright © 2006,2007,2010,2011; Intel Corporation. All Rights Reserved.
Revisions — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 3Revisions Date Revision Description 8/2005 0.10 Initial Release 1/2006 0.25 Added general information, updated pins list 7/2006 0.50 Removed information regarding Fast Management Link; added general information2/2007 0.75 Added measured power values; corrected Visual Pin Assignment Diagrams (RBIAS0_N and RBIAS1_N corrected to VSS). 6/2007 1.0 Updated classification, changed RMII to NC-S I, updated pin list, upda ted NC-SI timing specs. changed LAN_PWR_GOOD to Internal_Power_On_Reset. 12/13/2010 2.0 Section 2.1, PCI Express Features - Support for x4, x2, and x1 modes now indicated. Section 3.5, MDIO Signals - MDC pin now listed as type 0. Section 3.7, LED Signals - Introductory note updated. Section 9.2, Pin Map - Corrected information applicable to pins AC5, AC16, AC17, AD16, AD17, B12, K14. 1/28/2011 2.1 Update Doc title to match brand string. Table 7, DC Characteristics - VCC(1.0) row updated. See bold. 1/28/2011 2.11 Build issue corrected.
Intel® 82575EB Gigabit Ethernet Controller — Contents Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 4 January 2011Contents 1.0 Introduction .............................................................................................................................5 1.1 Document Scope .............................................................................................................. ...........5 1.2 References .................................................................................................................. ...............6 1.3 Block Diagram............................................................................................................... ..............6 2.0 Features of the 82575EB Gigabit Ethernet Controller ................................................................7 2.1 PCI Express Features ........................................................................................................ ...........7 2.2 MAC-Specific Features....................................................................................................... ...........7 2.3 PHY-Specific Features ....................................................................................................... ...........8 2.4 Host Offloading Features .................................................................................................... ..........8 2.5 Manageability Features...................................................................................................... ...........9 2.6 Additional Device Features.................................................................................................. ........ 10 2.7 Technology Features......................................................................................................... ......... 10 3.0 Signal Descriptions and Pinout List .........................................................................................11 3.1 Signal Type Definitions..................................................................................................... .......... 11 3.2 PCI Express Interface....................................................................................................... .......... 12 3.3 Power Management Signals .................................................................................................... .... 12 3.4 System Management Interface Signals ......................................................................................... 13 3.5 MDIO Signals................................................................................................................ ............ 13 3.6 SPI EEPROM and FLASH Signals................................................................................................ ... 13 3.7 LED Signals ................................................................................................................. ............. 14 3.8 Other Signals............................................................................................................... ............. 15 3.9 Crystal Signals ............................................................................................................. ............. 15 3.10 PHY Analog Signals......................................................................................................... ........... 15 3.11 Serializer/Deserializer Signals ............................................................................................ ......... 16 3.12 Test Interface Signals ..................................................................................................... ........... 16 3.13 Power Supply Connections................................................................................................... ....... 17 3.13.1 Digital and Analog Supplies .............................................................................................. .... 17 3.13.2 Grounds, Reserved Pins and No Connects ............................................................................... 17 4.0 Pinout/Signal Name ...............................................................................................................18 5.0 Power Requirements ..............................................................................................................37 5.1 Targeted Absolute Maximum Ratings........................................................................................... .3 7 5.2 Targeted Recommended Operating Conditions............................................................................... 38 5.2.1 General Operating Conditions.............................................................................................. .. 38 5.2.2 Voltage Ramp and Sequencing Recommendations.................................................................... 38 5.3 Thermal Information ......................................................................................................... ......... 40 6.0 Electrical Specification ............................................................................................................41 6.1 DC Specifications........................................................................................................... ............ 41 6.2 Resets ...................................................................................................................... ............... 45 6.3 Pull-up and Pull-down Specifications and Signals............................................................................ 46 6.4 Targeted AC Characteristics ................................................................................................. ....... 49 6.4.1 EEPROM Interface .......................................................................................................... ..... 50 6.4.2 FLASH Interface........................................................................................................... ....... 51 6.4.3 NC-SI Interface........................................................................................................... ........ 52 6.4.4 SMBus Interface........................................................................................................... ....... 53 7.0 Crystal Requirements .............................................................................................................55 8.0 LED Configuration ...................................................................................................................56 9.0 Mechanical Information ..........................................................................................................57 9.1 Targeted Package Information................................................................................................ ..... 57 9.2 Pin Map..................................................................................................................... ............... 59
Introduction — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 51.0 Introduction The Intel® 82575EB Gigabit Ethernet Controller is a single, compact component with two fully integrated Gigabit Ethernet Media Access Control (MAC) and physical layer (PHY) ports. The device uses the PCI Express Base Specification, Rev.1.1RD. The 82575EB provides a standard IEEE 802.3 Et hernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications (802.3z, 802.3u, and 802.3ab ). Ports also contain a Serializer-Deserializer (SERDES) to support 1000Base-SX/LX (optical fiber) and Gigabit backplane applications. In addition to managing MAC and PHY Ethernet layer functions, th e controller manages PCI Express packet traffic across its transaction, link, and physical/logical la yers. The SERDES can be used in SGMII mode to connect to external PHY, either on-board or via the SFP connector. The Intel 82575EB’s on-board System Management Bus (SMB) ports enable network manageability implementations required by information technology personnel for remote control and alerting via the LAN. With SMB, management packets can be routed to or from a management processor. Enhanced pass-through capabilities also allow system remote co ntrol over standardized interfaces. Also included is a new manageability interface, NC-SI that supports the DMTF preOS sideband protocol. An internal management interface called MDIO enables the MAC (and software) to monitor and control the PHY. Both ports support the Wake on LAN feature. The 82575EB with PCI Express architecture is design ed for high performance and low memory latency. The device is optimized to connect to a system Memory Control Hub (MCH) using four PCI Express lanes. Alternatively, the 82575EB can connect to an I/O Control Hub that has a PCI Express interface. Wide internal data paths eliminate performance bottl enecks by efficiently handling large address and data words. Combining a parallel and pipe-lined logi c architecture optimized for Gigabit Ethernet and independent transmit and receive queues, the 8 2575EB efficiently handles packets with minimum latency. The 82575EB includes advanced interrup t handling features, including MSI-X support. The 82575EB uses efficient ring buffer descriptor data structures, with up to 64 packet descriptors cached on chip. A large 48 KByte per port on-chip packet buffer maintains superior performance. In addition, using hardware acceleration, the controller offloads tasks from the host, such as TCP/UDP/IP checksum calculations and TCP segmentation. The 82575EB operation can be configured using EEPROM and FLASH; it can be also be used in EEPROMless configurations. The 82575EB is packaged in a 25mm X 25mm, 576-pin flip chip ball grid array (FCBGA). 1.1 Document Scope This document contains targeted datasheet sp ecifications for the 82575EB, including signal descriptions, DC and AC parameters, packaging data, and pinout information.
Intel® 82575EB Gigabit Ethernet Controller — References Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 6 January 20111.2 References The primary references include the following manuals: 
- Intel® 82575EB Gigabit Controller Datasheet 
- Intel® 82575EB Gigabit Controller Design Guide
- Intel® 82575EB Gigabit Controller Manageability 
- Intel® 82575EB Gigabit Controller Software Developer's Manual and EEPROM Guide
- Intel® 82575EB Gigabit Controller Thermal Design Considerations
- Intel® 82575EB Gigabit Controller Specification Update 1.3 Block Diagram Figure 1. 82575EB Gigabit Ethernet Controller Block DiagramPCI Express (x4) 82575 RMII SMBEEPROM FLASH SDPLAN LEDs JTAGLANSerDes/SGMII/SFPPort 0 Port 1 Management Host SerDes/SGMII/SFP
Features of the 82575EB Gigabit Ethernet Controller — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 72.0 Features of the 82575EB Gigabit Ethernet Controller 2.1 PCI Express Features 2.2 MAC-Specific FeaturesFeatures Benefits Uses x4 PCI Express interface on MCH device. Supports x4, x2, and x1 modes.
- Bus sharing not required 
- Low latency path to memory
- Relieves congestion for IO devices connected to ICH Peak bandwidth 2 GB/s in each direction per PCI Express lane 
- Supports Gigabit Ethernet at full wire speed PCI Express Power Management 
- Compatible exte nsions to PCI power management and ACPI 
- PE_WAKE available for wakeup event High bandwidth density per pin 
- Less congested board routing 64-bit address support for systems using more than 4 GB of physical memory Features Benefits I/O Acceleration Technology2 (IOAT2) 
- Accelerated TCP I/O. Four optimized transmit and receive queues 
- Network packets handled without waiting or buffer overflow. IEEE 802.3x compliant flow co ntrol support with software controllable pause times and threshold values
- Control over the transmissions of pause frames through software or hardware triggering 
- Frame loss reduced from receive overruns Caches up to 64 packet descriptors (per qu eue) 
- Efficient use of PCI Express bandwidth Separate transmit and receive queues per port 
- Efficient packet prioritizationProgrammable host memory rece ive buffers (256 Bytes to 16 KBytes) and cache line size (64 Bytes to 128 Bytes)
- Efficient use of PCI Express bandwidth Wide, pipelined internal data path ar chitecture 
- Low latency data handling 
- Superior DMA transfer rate performance Dual 8 KByte configurable Transmit and Receive FI FO buffers 
- No external FIFO memory requirements 
- FIFO size adjustable to application Descriptor ring management hardware for transmit and receive 
- Simple soft ware programming model Optimized descriptor fetching and write-back mechanisms 
- E fficient system memory and use of PCI Express bandwidth Mechanism available for reducing interrupts generated by transmit and receive operations
- Maximizes system performance and throughput
Intel® 82575EB Gigabit Ethernet Controller — PHY-Specific Features Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 8 January 20112.3 PHY-Specific Features 2.4 Host Offloading FeaturesSupport for transmission and reception of packets up to 9.5 kB 
- Enables jumbo frames MSI-X Support 
- Part of the PCI standard, enables sending interrupt messages to specific CPUs in a multiple-cores platform Features Benefits IEEE 802.3x compliant flow control support with software controllable pause times and threshold valuesControl over the transmissions of pause frames through software or hardware triggering Frame loss reduced from receive overruns Line Length >140m Reliable operation at greater distances Operates with worst-case cable ReliabilitySupports carrier extension and packet bursting (half duplex) Improves performance Auto-negotiation with support for Next Page Improves performance and reliability PMA loopback capable (No echo canc el) Facillitates testing/troubleshooting Advanced Power Management - 
- Low power link up 
- "Smart Power Down - Link disconnectImproves power capabilities Support for limited auto MDIO regi ster init - limited number of registersImproves performance Fiber/Copper switch support Ease of design SERDES Signal Detect and support of non-AN partner Smart SpeedAuto crossover for MDI Smart Power Down Advanced Cable Diagnostics Features Benefits Transmit and receive IP, TCP and UDP checksum off-loading capabilities
- Lower CPU utilization Transmit TCP segmentation 
- Increased throughput and lo wer CPU utilization 
- Large send offload feature (in Microsoft* Windows* XP) compatible IPv6 Offloading 
- Checksum and segmen tation capability extended to new standard packet type Header split replication in receive 
- Helps the driv er to focus on the relevant part of the packet without the need to parse it.Features Benefits
Manageability Features — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 92.5 Manageability FeaturesAdvanced packet filtering 
- 16 exact matched packets (unicast or multicast) 
- 4096-bit hash filter for multicast frames
- Promiscuous (unicast and multicast) transfer mode support 
- Optional filtering of invalid frames IEEE 802.1q VLAN support with VLAN tag insertion, stripping and packet filtering for up to 4096 VLAN tags
- Ability to create multiple virtual LAN segments Double Vlan 
- Insert in Tx and extract in Rx Descriptor ring management hardware for transmit and receive 
- Optimized fetching and write-back mechanisms for efficient system memory and PCI bandwidth usage 9.5 kByte jumbo frame support 
- High throughput for large data transfers on networks supporting jumbo frames Receive Side Scaling (R SS) 
- Multiple Rx queues VMDq 
- Virtualization environment. In this environment, packets dedicated to different virtual machines can be routed to different queues, thus easing the routing of these packets to the target machine. Direct Cache Access (DCA) 
- The IO device activates a pre-fetch engine in the CPU that loads the data into the CPU cache ahead of time, before use, eliminating cache miss es and reducing CPU load. Fragmented UDP checksum offload for packet reassembly 
- Features Benefits Advance Pass Through-compatible management packet Tx/Rx support Alert on LAN 2.0 Both ports support Wake on LAN (WoL) SMBus port Network management flexibility NC-SI high-bandwidth interface Manageability DMTF preOS sideband protocol support On-board microcontroller Promotes customized designs Allows packets routing to and from either LAN port and a server management processor Preboot eXecution Environment (PXE) Flash interface support (32-bit and 64-bit)Local Flash interface for PXE image iSCSI Boot Network Management Feature Compliance with PCI Power Management 1.1 and ACPI 2.0 register set compliant including: 
- D0 and D3 power states
- Network Device Class Power Management Specification 1.1PCI power management capability requirements for PC and embedded applications SNMP and RMON statistic counters Easy system monitoring with industry standard consoles SDG 3.0, WfM 3.0, and PC2001 compliance Remote network management capabilities through DMI 2.0 and SNMP software Watchdog Timer Used to give an indica tion to the manageability firmware or external devices that the 82575EB or the driver is not functioning. SGMII interface for embedded applications with an I2C or MDC/MDIO control interface.Ease of embedded designsFeatures Benefits
Intel® 82575EB Gigabit Ethernet Controller — Additional Device Features Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 10 January 20112.6 Additional Device Features 2.7 Technology Features * For information about operating the 82575EB outside of this rang e, please refer to the 82575EB Thermal Management Application Note.Features Benefits Two complete Gigabit Ethernet connections in a single device 
- Inherent dual port teaming ability 
- High availability using one port for failover 
- Higher throughput than single Gigabit Ethernet port
- Lower latency due to one electrical load on the bus 
- Saves critical board space 
- Reduced multi-port Gigabit Ethernet costs Integrated SERDES 
- Supports backplane and fiber applications as well as copper-based Gigabit via the SGMII interface Four activity and link indication outputs (per port) that directly drive LEDs
- Link and activity indications (10, 100, and 1000 Mbps) on each port Programmable LED functionality 
- Software definable function (speed, link, and activity) and blinking allowing flex ible LED implementations Internal PLL for clock generation can use a 25 MHz crystal 
- Lower component count and system cost JTAG (IEEE 1149.1) Test Access Port built in silicon 
- Simplified testing using boundary scan 
- Supports the IDCODE instruction Four software definable pins per port 
- Addit ional flexibility for LEDs or other low speed I/O devices Provides loopback capabilitie s 
- Validates silicon integrity Four-wire SPI EEPROM interface 
- Standard Features Benefits 576-pin Flip-Chip Ball Grid Array (FC-BGA) package 
- 25 mm X 25 mm Operating temperature: 1000BASE-T, 0 °C to 55 °C* 1000BASE-SX/LX (or SERDES backplane), 0 °C to 70 °C Storage temperature 65 °C to 140 °C
- Simple thermal design Typical targeted power dissipation: 2.43 W @ D0 1000 Mbps0.79 W @ D3cold 100 Mbps (wakeup enabled) 0.29 W @ D3cold (wakeup disabled)
- Conditions: FF materials, nominal voltage, 115 °C 
- Minimizes impact of incorporating Gigabit instead of Fast Ethernet. Maxmum Payload Size: 128 and 256 Max number of transactions (TLP) supported on PCIe: Four TX DMA requests + 1 TX descriptor + 1 RX descriptor.
Signal Descriptions and Pinout List — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 113.0 Signal Descriptions and Pinout List The targeted signal names are subject to change withou t notice. Verify with your local Intel sales office that you have the latest inform ation before finalizing a design. 3.1 Signal Type Definitions The signals of the 82575EB are electrically defined as follows: Name Definition DC specification I Input Standard input only digital signal.See Table 9 OO u t p u t Standard output only digital signal.See Table 9 TS Tri-state Bi-directional three-state digital input/output signal.See Table 9 OD Open Drain Wired-OR with other agents.The signaling agent asserts the OD signal, but the signal is returned to the inactive state by a weak pull-up resistor. The pull-up resistor may require two or three clock periods to fully restore the signal to the de-asserted state.See Table 10 AA n a l o g PCI Express*, SERDES, or PHY analog signal.See Table 10 PP o w e r Power connection, voltage reference, or other reference connection.See Table 10
Intel® 82575EB Gigabit Ethernet Controll er — PCI Express Interface Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 12 January 20113.2 PCI Express Interface 3.3 Power Management SignalsSymbol Type Name and Function PER_0_N PER_0_P PER_1_N PER_1_P PER_2_NPER_2_P PER_3_N PER_3_PA(I) High Speed Serial Receive Data These signals connect to corresponding PETn and PETp signals on a system motherboard or a PCI Express connector. Series AC coupling capaci tors are required at the transmitter end. The PCI Express differential inputs are clocked at 2.5 Gb/s. PET_0_N PET_0_PPET_1_N PET_1_P PET_2_NPET_2_P PET_3_N PET_3_PA(0) High Speed Serial Transmit Data These signals connect to corresponding PERn and PERp signals on a system motherboard or a PCI Express connector. Series AC coupling capa citors are required at the 82575EB end. The PCI Express differential outputs are clocked at 2.5 Gb/s. PE_RCOMP A High Speed Serial Impedance Compensation Connect the recommended resistor value 1.4K  from this ball to ground. PE_CLK_PPE_CLK_NA 100 MHz Differential Clock for the PCI Express Interface The reference clock is furnished by the sy stem and has a 300 ppm frequency tolerance. PE_RST_N I PCI Express Reset When the signal is low, all PCI Express functions are held in reset. When the signal is high, it denotes that main power is available to the 82575EB and the reference clock is running. In systems with a PCI Express add-in card, this signal routes to the connector. PE_WAKE_N OD Wake The device drives this signal low when it receives a wake-up event and either the PME Enable bit in the Power Management Control/Status Register or the Advanced Power Management Enable (APME) bit of the Wake-up Control Register (WUC) is 1b. Symbol Type Name and Function AUX_PWR I Auxiliary Power Present. If the Auxiliary Power signal is high, then auxiliary power is pr esent and the 82575device should support the D3 cold power state. LAN0_DIS_N LAN1_DIS_NI LAN Disables 0 and 1 Disables individual Ethernet ports. State is latched upon a rising edge of PERST_N or a PCI Express reset event. This pin has an internal pull-up resistor. DEV_OFF_N I Device Off Asynchronously disables Ethernet controller. MAIN_PWR_OK I Main Power OK Indicates that platform main power is up. Must be connected externally.
System Management Interface Signals — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 133.4 System Management Interface Signals 3.5 MDIO Signals 3.6 SPI EEPROM and FLASH SignalsSymbol Type Name and Function SMBCLK OD SMB Clock The SMB Clock signal is an open drai n signals for the serial SMB interface. SMBD OD SMB Data The SMB Data signal is an open drain signal for the serial SMB interface. SMBALRT_N OD SMB Alert The SMB Alert signal is an open drain signal for serial SMB Port A.It acts as an alert input in 82559 compatible mode. NCSI_CLK_IN I NCSI Reference Clock Input. Synchronous clock reference for receive, transmit and control interface. It is a 50MHz clock /- 50 ppm. NCSI_CLK_OUT O NCSI Reference Clock Output. Synchrono us clock reference for receive, transmit and control interface. It is a 50MHz clock /- 50 ppm. Serves as a clock source to the BMC and the 82575EB (when configured so). NCSI_CRS_DV O Carrier Sense / Receive Data Valid NCSI_RXD[1]NCSI_RXD[0]O Receive Data. Data signals from the device to the BMC NCSI_TX_EN I Transmit Enable NCSI_TXD[1]NCSI_TXD[0]I Transmit Data. Data signals from BMC to the device Symbol Type Name and Function MDC O Management Data Clock. Used by the PHY as a clock timing reference for information transfer on the MDIO signal. The MDC is not required to be a continuous signal and can be frozen when no management data is transferred. The MDC signal has a maximum operating frequency of 2.5MHz. MDIO I/O Management Data I/O. This internal signa ling between the MAC and PH Y logically represents a bi-directional data signal used to transfer cont rol information and status to and from the PHY (to read and write the PHY management registers ). Asserting and interpreting value(s) on this interface requires knowledge of the special MDIO protocol to avoid possible internal signal contention or miscommunication to/from the PHY Symbol Type Name and Function EE_DI TS EEPROM Data Input The EEPROM Data Input pin is used for output to the SPI EEPROM memory device. EE_DO I EEPROM Data Output The EEPROM Data Output pin is used for inpu t from the SPI EEPROM memory device. The EE_DO includes an internal pull-up resistor. EE_CS_N TS EEPROM Chip Select The EEPROM Chip Select signal is used to enable the device.
Intel® 82575EB Gigabit Ethernet Controller — LED Signals Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 14 January 20113.7 LED Signals Note: LED outputs are assumed to normally be connected to the negative side (cathode) of an external LED.EE_SK TS EEPROM Serial Clock The EEPROM Shift Clock provides the clock ra te for the SPI EEPROM interface, which is approximately 2 MHz. FLSH_CE_N TS FLASH Chip Enable Output. Used to enable FLASH device. FLSH_SCK TS FLASH Serial Clock Output. FLSH_SI TS FLASH Serial Data Input. This pin is an output to the memory device. FLSH_SO I FLASH Serial Data Output This pin is an input from the memory device. Symbol Type Name and Function LED0_0 O LED0_0. Programmable LED output for Port A. As the Link LED, it indicates link connectivity on Port A. LED0_1 O LED0_1. Programmable LED output for Port A. As the Activity LED, it flashes to indicate receive activity on Port A for packets destined for this node. LED0_2 O LED0_2 Programmable LED output for Port A. As the Link 100 LED, it indicates link at 100 Mbps for Port A. LED0_3 O LED0_3 Programmable LED output for Port A. As the Link 1000 LED, it indicates link at 1000 Mbps for Port A. LED1_0 O LED1_0. Programmable LED output for Port B. As the Link LED, it indicates link connectivity on Port B. LED1_1 O LED1_1 Programmable LED output for Port B. As the Activity LED, it flashes to indicate receive activity on Port B for packets destined for this node. LED1_2 O LED1_2 Programmable LED output for Port B. As the Link 100 LED, it indicates link at 100 Mbps for Port B. LED1_3 O LED1_3 Programmable LED output for Port B. As the Link 1000 LED, it indicates link at 1000 Mbps for Port B.Symbol Type Name and Function
Other Signals — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 153.8 Other Signals 3.9 Crystal Signals 3.10 PHY Analog SignalsSymbol Type Name and Function SDP0_0 SDP0_1 SDP0_2SDP0_3 SDP1_0 SDP1_1SDP1_2 SDP1_3TS Software Defined Pin (SDP) The Software Defined Pins are programmable with re spect to input an d output capability. These pins also can optionally be configured as interrupt inputs. SDP signals default to inputs upon power-up, but can be configured differently by the EEPROM. Symbol Type Name and Function XTAL1 AI Crystal One The Crystal One pin is a 25 MHz input signal. It should be connected to a parallel resonant crystal with a frequency tolerance of 30 ppm or better. The other end of the crystal should be connected to XTAL2. XTAL2 AO Crystal Two Crystal Two is the output of an internal oscillator circuit used to drive a crystal into oscillation. Symbol Type Name and Function RBIAS0_P/RBIAS1_P A Compensation Reference Resistor. A 1.4 K, 1% tolerance resistor should be used. RBIAS_N should also be connected to ground (VSS). MDI0_P_0MDI0_N_0 MDI1_P_0 MDI1_N_0A Media Dependent Interface [0] 1000BASE-T: In MDI configuration, these correspond to BI_DA+/-, and in MDI-X configuration, MDIp0/MDIn0 corresponds to BI_DB+/-. 100BASE-TX: In MDI configuration, MDIp0/MDIn0 is used for the transmit pair, and in MDI-X configuration, MDIp0/MDIn 0 is used for the receive pair. 10BASE-T: In MDI configuration, MDIAp0/MDI_M INUS0_0 is used for the transmit pair, and in MDI-X configuration, MDIp 0/MDIn0 is used for the receive pair. MDI0_P_1 MDI0_N_1 MDI1_P_1MDI1_N_1A Media Dependent Interface [1] 1000BASE-T: In MDI configuration, MDIp1/MDIn1 corresponds to BI_DB+/-, and in MDI-X configuration, MDIp1/MDIn1 corresponds to BI_DA+/-. 100BASE-TX: In MDI configuration, MDIp1/MDIn1 is used for the receive pair, and in MDI-X configuration, MDIp1/MDIn1 is used for the transit pair. 10BASE-T: In MDI configuration, MDIp1/MDIn1 is used for the receive pair, and in MDI-X configuration, MDIp1/MDIn1 is used for the transit pair.
Intel® 82575EB Gigabit Ethernet Controller — Serializer/Deserializer Signals Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 16 January 20113.11 Serializer/Deserializer Signals 3.12 Test Interface Signals Note: Pull-up resistors are needed on these signals as shown in the reference schematic.MDI0_P_2 MDI0_N_2MDI1_P_2 MDI1_N_2A Media Dependent Interface [2] 1000BASE-T: In MDI configuration, MDIp2/MDIn2 corresponds to BI_DC+/-, and in MDI-X configuration, MDIp2/MDIn2 corresponds to BI_DD+/-. 100BASE-TX: Unused. 10BASE-T: Unused. MDI0_P_3 MDI0_N_3MDI1_P_3 MDI1_N_3A Media Dependent Interface [3] 1000BASE-T: In MDI configuration, MDIp3/MDIn 3 corresponds to BI_DD+/-, and in MDI-X configuration, MDIp3/MDIn3 corresponds to BI_DC+/-. 100BASE-TX: Unused. 10BASE-T: Unused. Symbol Type Name and Function SRDSI_0_P SRDSI_0_N SRDSI_1_P SRDSI_1_NAI SERDES Receive Pairs A and B These signals make the differential receive pa ir for the 1.25 GHz serial interface. For serializer/deserializer operation, the inputs sh ould be coupled to ECL voltage levels. If the SERDES interface is not used, these pins should not be connected. SRDSO_0_P SRDSO_0_N SRDSO_1_PSRDSO_1_NAO SERDES Transmit Pairs A and B These signals make the differential transmit pair for the 1.25 GHz serial interface. For serializer/deserializer operation, the outputs dr ive the LVPECL voltage levels. If the SERDES interface is not used, these pins should not be connected. SRDS0_SIG_DET/ SRDS1_SIG_DETI Signal Detects A and B These pins indicate whether the SERDES signal s (connected to the 1.25 GHz serial interface) have been detected by the optical transceivers. If the SERDES interface is not used with copper media, these can be left with no connec tion (NC). If the SERDES interface is not used with fiber media, the SIG_DET inpu ts should be tied high to VCC. SER_RCOMP A SERDES Impedance Compensation. Connect the recommended resistor (1.4K from this ball to ground. SFP0_I2C_CLK O Port 0 SFP I2C clock. Connects to ModDef1 input of SFP. Can also be used as MDC pin. SFP0_I2C_DATA TS/ ODPort 0 SFP I2C data. Connects to Mod-Def2 pin of SFP. Can also be used as MDIO pin SFP1_I2C_CLK O Port 1 SFP I2C clock. Connects to Mod-De f1 input of SFP. Can also be used as MDC pin. SFP1_I2C_DATA TS/ ODPort 1 SFP I2C data. Connects to Mod-Def2 pin of SFP. Can also be used as MDIO pin Symbol Type Name and Function JTCK I JTAG Test Access Port Clock JTDI I JTAG Test Access Port Test Data InSymbol Type Name and Function
Power Supply Connections — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 173.13 Power Supply Connections 3.13.1 Digital and Analog Supplies 3.13.2 Grounds, Reserved Pins and No ConnectsJTDO OD JTAG Test Access Port Test Data Out JTMS I JTAG Test Access Port Mode Select Symbol Type Name and Function VCC3P3 P 3.3 V Digital Power Supply. For I/O circuits. VCC1P8 P 1.8 V Analog Power Supply For PHY analog, PHY I/O, PCI Express analog, and Phas e Lock Loop circuits, Connect all 1.8 V pins to a single power supply. VCC1P0 P 1.0 V Digital Power Supply For core digital, PHY digital, PCI Express digital an d clock circuits, connect all 1.0 V pins to a single power supply. Symbol Type Name and Function VSS P Ground. RSVD_VCC Reserved, VCC These pins are reserved by Intel and may have factory test functions. For normal operation, connect them directly to VCC. Do not connect them to pull-up resistors. RSVD_GND P Reserved, Ground These pins are reserved by Intel and may have factory test functions. For normal operation, connect them directly to ground. Do not connect them to pull-down resistors. RSVD_ NC P Reserved, No Connect These pins are reserved by Intel and may have fact ory test functions. For normal operation, do not connect any circuitry to these pins. Do not connect pull-up or pull-down resistors. NC P No Connect This pin is not connected internally.Symbol Type Name and Function
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 18 January 20114.0 Pinout/Signal Name The pinout table follows. Name Pin PE_CLK_P N2 PE_CLK_N N1 PET_0_P D2 PET_0_N D1 PET_1_P H2 PET_1_N H1 PET_2_P R2 PET_2_N R1 PET_3_P W2 PET_3_N W1 PER_0_P F2 PER_0_N F1 PER_1_P K2 PER_1_N K1 PER_2_P U2 PER_2_N U1 PER_3_P AA2 PER_3_N AA1 PE_WAKE_N AC20 PE_RST_N AC9 PE_RCOMP L1
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 19RSVDM3_NC M3 RSVDM2_NC M2 FLSH_SI AC14 FLSH_SO AD14 FLSH_SCK AD15 FLSH_CE_N AC15 EE_DI A21 EE_DO A20 EE_SK B20 EE_CS_N B21 SMBD AD21 SMBCLK AC21 SMBALRT_N AD20 FLBMD AD17 FLBMCK AC17 FLBSD AC16 FLBSINTCKEX AD16 NCSI_CLK_IN B5 NCSI_CLK_OUT B4 NCSI_CRS_DV A4 NCSI_RXD_1 A6NCSI_RXD_0 B7
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 20 January 2011NCSI_TX_EN B6 NCSI_TXD_1 A7 NCSI_TXD_0 B8 SDP0_0 A16 SDP0_1 B16SDP0_2 B17 SDP0_3 B15 SDP1_0 AD10 SDP1_1 A12 SDP1_2 A13SDP1_3 AC10 RSVDAB19_NC AB19 RSVDAB18_NC AB18 RSVDAD9_3P3 AD9 MAIN_PWR_OK AD4 DEV_OFF_N B9 RSVDL14_1P0 L14 RSVDP14_1P0 P14 XTAL1 N23 XTAL2 N24 SRDSI_0_P J23 SRDSI_0_N J24 SRDSO_0_P K23 SRDSO_0_N K24
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 21SRDS0_SIG_DET A9 SRDSI_1_P T23 SRDSI_1_N T24 SRDSO_1_P R23 SRDSO_1_N R24 SRDS1_SIG_DET A10 SER_RCOMP L22 RSVDM23_NC M23 RSVDM24_NC M24 SFP0_I2C_CLK/MDC0 AD19 SFP0_I2C_DATA/MDIO0 AD18 SFP1_I2C_CLK/MDC1 AC19 SFP1_I2C_DATA/MDIO1 AC18 LED0_0 A19 LED0_1 B19LED0_2 B18 LED0_3 A18 LED1_0 AD13 LED1_1 AC11LED1_2 AC13 LED1_3 AC12 MDI0_P_0 C24 MDI0_N_0 C23 MDI0_P_1 D24 MDI0_N_1 D23 MDI0_P_2 F24
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 22 January 2011MDI0_N_2 F23 MDI0_P_3 G24 MDI0_N_3 G23 RBIAS0_P E22 VSS F22 IEEE_TEST0_P A22 IEEE_TEST0_N B22 MDI1_P_0 AB24 MDI1_N_0 AB23 MDI1_P_1 AA24 MDI1_N_1 AA23 MDI1_P_2 W24 MDI1_N_2 W23 MDI1_P_3 V24 MDI1_N_3 V23 RBIAS1_P Y22 IEEE_TEST1_P AD22 IEEE_TEST1_N AC22 RSVDAD8_VSS AD8 JTCK AC6 JTDI AD7 JTDO AC8 JTMS AC7 RSVDAC5_3P3 AC5 AUX_PWR B14 LAN1_DIS_N A15 RSVDB12_3P3 B12
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 23LAN0_DIS_N B13 RSVDA8_3P3 A8 RSVDA11_3P3 A11 RSVDB10_3P3 B10RSVDB11_3P3 B11 RSVDA14_VSS A14 NCB3 B3 NCAC3 AC3 NCAD3 AD3 VCC3P3 AD6 VCC3P3 AD12VCC3P3 A5 VCC3P3 A17 VCC1P8 P5 VCC1P8 P4 VCC1P8 N9VCC1P8 N8 VCC1P8 N5 VCC1P8 N4VCC1P8 M9 VCC1P8 M8 VCC1P8 M5 VCC1P8 M4 VCC1P8 L9VCC1P8 L8 VCC1P8 L5 VCC1P8 L4VCC1P8 L15 VCC1P8 K15 VCC1P8 J15VCC1P8 H15 VCC1P8 G15
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 24 January 2011VCC1P8 E20 VCC1P8 E19 VCC1P8 D20 VCC1P8 D19VCC1P8 Y20 VCC1P8 Y19 VCC1P8 V15VCC1P8 U15 VCC1P8 T15 VCC1P8 R15VCC1P8 P15 VCC1P8 AA20 VCC1P8 AA19VCC1P8 N21 VCC1P8 N15 VCC1P8 M21VCC1P8 M15 VCC1P8 P9 VCC1P8 P8 VCC1P0 R14 VCC1P0 R13VCC1P0 R12 VCC1P0 R11 VCC1P0 P13 VCC1P0 P12 VCC1P0 L13VCC1P0 L12 VCC1P0 K14 VCC1P0 K13VCC1P0 K12 VCC1P0 K11 VCC1P0 V5VCC1P0 V4 VCC1P0 U5
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 25VCC1P0 U4 VCC1P0 P11 VCC1P0 N11 VCC1P0 M11VCC1P0 L11 VCC1P0 H5 VCC1P0 H4VCC1P0 G5 VCC1P0 G4 VCC1P0 J21VCC1P0 J20 VCC1P0 J18 VCC1P0 J17VCC1P0 L21 VCC1P0 L20 VCC1P0 L18VCC1P0 L17 VCC1P0 K21 VCC1P0 K20VCC1P0 K18 VCC1P0 K17 VCC1P0 T21VCC1P0 T20 VCC1P0 T18 VCC1P0 T17 VCC1P0 P21 VCC1P0 P20VCC1P0 P18 VCC1P0 P17 VCC1P0 R21VCC1P0 R20 VCC1P0 R18 VCC1P0 R17 VSS Y9
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 26 January 2011VSS Y8 VSS Y7 VSS Y6 VSS Y15VSS Y14 VSS Y13 VSS Y12VSS Y11 VSS Y10 VSS W9VSS W8 VSS W7 VSS W22VSS W14 VSS W13 VSS W12VSS W11 VSS W10 VSS V9VSS V8 VSS V14 VSS V13VSS V12 VSS V11 VSS V10 VSS U9 VSS U14VSS U13 VSS U12 VSS U11VSS U10 VSS T14 VSS T13VSS T12 VSS T11
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 27VSS N14 VSS N13 VSS N12 VSS M14VSS M13 VSS M12 VSS J14VSS J13 VSS J12 VSS J11VSS H9 VSS H14 VSS H13VSS H12 VSS H11 VSS H10VSS G9 VSS G8 VSS G14VSS G13 VSS G12 VSS G11VSS G10 VSS F9 VSS F8 VSS F7 VSS F14VSS F13 VSS F12 VSS F11VSS F10 VSS E9 VSS E8VSS E7 VSS E6
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 28 January 2011VSS E15 VSS E14 VSS E13 VSS E12VSS E11 VSS E10 VSS D9VSS D8 VSS D7 VSS D6VSS D5 VSS D16 VSS D15VSS D14 VSS D13 VSS D12VSS D11 VSS D10 VSS C9VSS C8 VSS C7 VSS C6VSS C5 VSS C4 VSS C17 VSS C16 VSS C15VSS C14 VSS C13 VSS C12VSS C11 VSS C10 VSS B2VSS B1 VSS AD5
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 29VSS AD2 VSS AD11 VSS AD1 VSS AC4VSS AC2 VSS AC1 VSS AB9VSS AB8 VSS AB7 VSS AB6VSS AB5 VSS AB4 VSS AB17VSS AB16 VSS AB15 VSS AB14VSS AB13 VSS AB12 VSS AB11VSS AB10 VSS AA9 VSS AA8VSS AA7 VSS AA6 VSS AA5 VSS AA16 VSS AA15VSS AA14 VSS AA13 VSS AA12VSS AA11 VSS AA10 VSS A3VSS A2 VSS A1
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 30 January 2011VSS Y24 VSS Y23 VSS Y21 VSS Y18VSS Y17 VSS Y16 VSS W21VSS W20 VSS W19 VSS W18VSS W17 VSS W16 VSS W15VSS V22 VSS V21 VSS V20VSS V19 VSS V18 VSS V17VSS V16 VSS U24 VSS U23VSS U22 VSS U21 VSS U20 VSS U19 VSS U18VSS U17 VSS U16 VSS T22VSS T19 VSS T16 VSS R22VSS R19 VSS R16
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 31VSS P24 VSS P23 VSS P22 VSS P19VSS P16 VSS N22 VSS N20VSS N19 VSS N18 VSS N17VSS N16 VSS M22 VSS M20VSS M19 VSS M18 VSS M17VSS M16 VSS L24 VSS L23VSS L19 VSS L16 VSS K22VSS K19 VSS K16 VSS J22 VSS J19 VSS J16VSS H24 VSS H23 VSS H22VSS H21 VSS H20 VSS H19VSS H18 VSS H17
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 32 January 2011VSS H16 VSS G22 VSS G21 VSS G20VSS G19 VSS G18 VSS G17VSS G16 VSS F21 VSS F20VSS F19 VSS F18 VSS F17VSS F16 VSS F15 VSS E24VSS E23 VSS E21 VSS E18VSS E17 VSS E16 VSS D22VSS D21 VSS D18 VSS D17 VSS C22 VSS C21VSS C20 VSS C19 VSS C18VSS B24 VSS B23 VSS AD24VSS AD23 VSS AC24
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 33VSS AC23 VSS AB22 VSS AB21 VSS AB20VSS AA22 VSS AA21 VSS AA18VSS AA17 VSS A24 VSS A23VSS Y5 VSS Y4 VSS Y3VSS Y2 VSS Y1 VSS W6VSS W5 VSS W4 VSS W3VSS V7 VSS V6 VSS V3VSS V2 VSS V1 VSS U8 VSS U7 VSS U6VSS U3 VSS T9 VSS T8VSS T7 VSS T6 VSS T5VSS T4 VSS T3
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 34 January 2011VSS T2 VSS T10 VSS T1 VSS R9VSS R8 VSS R7 VSS R6VSS R5 VSS R4 VSS R3VSS R10 VSS P7 VSS P6VSS P3 VSS P2 VSS P10VSS P1 VSS N7 VSS N6VSS N3 VSS N10 VSS M7VSS M6 VSS M10 VSS M1 VSS L7 VSS L6VSS L3 VSS L2 VSS L10VSS K9 VSS K8 VSS K7VSS K6 VSS K5
Pinout/Signal Name — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 35VSS K4 VSS K3 VSS K10 VSS J9VSS J8 VSS J7 VSS J6VSS J5 VSS J4 VSS J3VSS J2 VSS J10 VSS J1VSS H8 VSS H7 VSS H6VSS H3 VSS G7 VSS G6VSS G3 VSS G2 VSS G1VSS F6 VSS F5 VSS F4 VSS F3 VSS E5VSS E4 VSS E3 VSS E2VSS E1 VSS D4 VSS D3VSS C3 VSS C2
Intel® 82575EB Gigabit Ethernet Controller — Pinout/Signal Name Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 36 January 2011VSS C1 VSS AB3 VSS AB2 VSS AB1VSS AA4 VSS AA3
Power Requirements — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 375.0 Power Requirements 5.1 Targeted Absolute Maximum Ratings Table 1. Absolute Maximum Ratings1 1. Maximum ratings are referenced to ground (VSS). Permanent device damage is likely to occur if the ratings in this table are exceeded for an indefinite duration. These values should no t be used as the limits for normal device operations.Symbol Parameter Min Max Unit VCC(3.3) DC supply volt age on 3.3 V pins with respect to VSSVSS - 0.5 4.6 V VCC(1.8) DC supply volt age on 1.8 V pins with respect to VSS2 2. During normal device power up and power down, the 1.8 V and 1.0 V supplies must not ramp before the 3.3 V supply.VSS - 0.3 2.5 V VCC(1.0) DC supply volt age on 1.0 V pins with respect to VSSbVSS - 0.2 1.7 V VI / VO 3.3 V I/O Voltage 1.8 V I/O Voltage1.0 V I/O VoltageVSS - 0.5 VSS - 0.3VSS - 0.24.6 2.51.7V I O DC output current N/A TBD mA Tstorage Storage temperature range -65 140 °C Tcase Case temperature under bias 0 85 °C ESD per MIL_STD-883 Test Method 3015, Specification 2001V Latchup Over/Undershoot: 150 mA, 125° CN/A VDD overstress: VDD(3.3) * (7.2 V)V
Intel® 82575EB Gigabit Ethernet Controller — Targ eted Recommended Operating Conditions Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 38 January 20115.2 Targeted Recommended Operating Conditions 5.2.1 General Operating Conditions 5.2.2 Voltage Ramp and Sequencing Recommendations The following tables give the specifications for the power supply ramps: Table 3. 3.3 V Supply Voltage RampTable 2. Recommended Operating Conditions1 1. Sustained operation of the device at conditions exceeding these values, even if they are within the absolute maximum rating l imits, might result in permanent dama ge. Device functionality to stated DC and AC limits is not guaranteed, if conditions exceed recommended operat ing conditions.Symbol Parameter Min Max Unit VCC(3.3) DC supply voltage on 3.3 V pins 3.0 3.6 V VCC(1.8) DC supply voltage on 1.8 V pins 1.71 1.89 VVCC(1.0) DC supply voltage on 1.0 V pins 0.95 1.05 V tR / tF Input rise/fall time (normal input) 0 200 ns T a Operating temperature range (ambient) 0 55 °C TJ Junction temperature N/A 110 °C Parameter Description Min Max Unit Rise Time Time from 10% to 90% mark 0.1 1001 1. Good design practices achieve voltage ramps to within the regulation bands in approximately 20 ms or less.ms Monotonicity Voltage dip allowed in ramp N/A 0 mV Slope Ramp rate at any time between 10% to 90% 24 28800 mV/msOperationalRangeVoltage range for normal operating conditions33. 6 V Ripple Maximum voltage ri pple at a bandwidth equal to 50 MHzN/A 70 mV peak-peak Ripple Overshoot time upon ramp2 2. Excessive overshoot can affect long term reliability.N/A 0.05 ms Overshoot Maximum voltage allowedbN/A 100 mV
Voltage Ramp and Sequencing Recommendations — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 39Table 4. 1.8 V Supply Voltage Ramp Table 5. 1.0 V Supply Voltage RampParameter Description Min Max Unit Rise Time Time from 10% to 90% mark 0.1 1001 1. Good design practices achieve voltage ramps to within the regulation bands in approximately 20 ms or less.ms Monotonicity Voltage dip allowed in ramp N/A 0 mV Slope Ramp rate at any time between 10% to 90% 14 60000 mV/ms OperationalRangeVoltage range for normal operating conditions1.71 1.89 V Ripple Maximum voltage ripple at a bandwidth equal to 1 MHzN/A 40 mV peak-peak Overshoot SettlingTimeOvershoot time upon ramp2 2. Excessive overshoot can affect long term reliability.N/A 0.1 ms Overshoot Maximum voltage allowedbN/A 100 mV Parameter Description Min Max Unit Rise Time Time from 10% to 90% mark 0.1 1001 1. Good design practices achieve voltage ramps to within the regulation bands in approximately 20 ms or less.ms Monotonicity Voltage dip allowed in ramp N/A 0 mV Slope Ramp rate at any time between 10% to 90%7.6 33600 mV/ms Operational RangeVoltage range for normal operating conditions0.95 1.05 V Ripple Maximum voltage ripple at a bandwidth equal to 1 MHzN/A 40 mVpeak-peak Overshoot SettlingTimeOvershoot time upon ramp2 2. Excessive overshoot can affect long term reliability.N/A 0.05 ms Overshoot Maximum voltage allowedbN/A 100 mV
Intel® 82575EB Gigabit Ethernet Controller — Thermal Information Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 40 January 2011Table 6. Power Supply Sequencing Figure 2. Voltage Powe r Sequencing Options To meet the 375 mA inrush current requirements (not including external capacitors) the ramp time should be 5 ms -100 ms on all power rails. For faster ramps (100 us - 5 ms), expect higher inrush current due to the high charging current of the decoupling capacitors of 3.3 V, 1.8 V and 1.0 V rails. 5.3 Thermal Information The 82575EB device is specified for operation when th e ambient temperature (TA) is within the range of 0 °C to 55 °C. For information about the thermal ch aracteristics of the device, including operation outside this range, please refer to the 82575EB Thermal Application Note.Symbol Parameter Min Max Unit T3 18 VCC3p3 (3.3 V) stable to VCC1p8 stable 0 100 ms T18 1 VCC1p8 stable to VCC (1.0 V) stable 0 ms T3 1 VCC3p3 (3.3 V) stable to VCC (1.0 V) stable 0 100 mV Tm-per, Tm-ppo 3.3 V core to GIO_PWR_GOOD and MAIN_PWR_OK onTBD ms Tper-m, Tppo-m GIO_PWR_GOOD, MAIN_PWR_OK off before 3.3 V core down0m s VCC1p8 (1.8V) Power-on Reset (internal)VCCP (3.3V)Aux power stable Main power stableTlpg Tlpg-perMAIN_PWR_OK Tm-per Tm-ppoMain Power stable Tper-m Tppo-mVCC/VCC1p0(1V)T3_18 T18_1 GIO_PWR_GOODT3_1Tlpgw
Electrical Specification — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 416.0 Electrical Specification 6.1 DC Specifications Table 7. DC Characteristics Table 8. I/O CharacteristicsSymbol Parameter Condition Min Typ Max Units VCC(3.3) DC supply voltage on 3.3 V pins3.00 3.30 3.60 V VCC(1.8) DC supply voltage on 1.8 V pins1.71 1.80 1.89 V VCC(1.0) DC supply voltage on 1.0 V pins0.95 1.00 1.08 V Symbol Parameter Condition1 1. The input buffer also has hysteresis > 160 mV.Min Typ Max Units VIH Input high voltage 2.0 N/A VCC(3.3) + 0.5V VIL Input low voltage -0.5 N/A 0.8 V IIN Input current VIN = VDD(3.3) or VSS -15 N/A 15 A VOH Output high voltage IOH = -16 mA VCC = Min2.4 N/A N/A V IOH = -100 A VCC = MinVCC - 0.02 N/A N/A VOL Output low voltage IOL = 14 mA VCC = MinN/A N/A 0.4 V IOL = 100 A VCC = MinN/A N/A 0.2 IOZ Off-state output leakage currentVO = VCC or VSS -10 N/A 10 A CIN2 2. Cin= 2.5 pF(maximum input capacitance), Cout = 16 pF (characterized max output load capacitance per 160 MHz).Input capacitance N/A 2.5 N/A pF PU Internal pull-up 2.6 N/A 5.5 k  VOS Overshoot N/A N/A 4.0 V VUS Undershoot N/A N/A -0.4 V
Intel® 82575EB Gigabit Ethernet Contro ller — DC Specifications Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 42 January 2011Table 9. Open Drain I/O Notes: 1. Applies to SMBD0, SM BCLK0,, SMBALRT _N, PE_WAKE_n, SF P1_I2C_Data, SFP0_I2C_Data pads. 2. Device meets this whether powered or not. 3. Characterized, not tested. 4. OD no high output drive. VOL max=0. 4V at 14mA, VOL max=0.2V at 0.1mASymbol Parameter Condition Min Max Units Note VCC3P3 Periphery supply 3.0 3.6 V VCC Core supply 0.9 1.32 V Vih Input High Voltage 2.1 V Vil Input Low Voltage 0.8 V Ileakage Output Leakage Current0 < Vin < VCC3P3 +/-10 ìA 2 Vol Output Low Voltage @ Ipullup 0.4 V 4 Ipullup Current sinking Vol=0.4V 4 mA Cin Input Pin Capacitance 7 pF 3 Cout Output Pin Capacitance 30 pF 3 Ioffsmb Input leakage current VCC3P3 off or floating +/-10 ìA 2
DC Specifications — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 43Table 10. Power Consumption D0a--Active Link @10 Mbps @100 Mbps@ 1000 Mbps (copper)@ 1000 Mbps (SERDES) Typ Icc (mA)1 1. Typical conditions: operating temperature (TA) = 25 C, nominal voltages and modera te network traffic at full duplex. Typ Icc (mA)1Typ Icc (mA)1Max Icc (mA)1Typ Icc (mA)1Max Icc (mA)2 2. Maximum conditions: maximum operating temperature (TJ) values, typical voltage values and continuous network traffic at full duplex.3.3 V 18 18 18 23 19 19 1.8 V 344 312 841 856 142 203 1.0 V 304 388 856 1184 354 492 Total Device Power0.98 W 1.01 W 2.43 W 2.80 W 0.67 W 0.92 W D0a--Idle Link Unplugged--no link LOs only Typ Icc (mA)1 1. Typical conditions: room temperature (TA)=25C, nominal voltages and idle network (n o traffic) at full duplex3.3 V 18 1.8 V 129 1.0 V 264 Total Device Power2 2. Known errata on LOs & L1 states might impact devide power consumption0.56 D0a--Idle Link @10Mbps LOs only Typ Icc (mA)1 1. Typical conditions: room temperature (TA)=25C, nominal voltages and idle network (n o traffic) at full duplex3.3 V 18 1.8 V 140 1.0 V 302 Total Device Power2 2. Known errata on LOs & L1 states might impact devide power consumption0.61 W
Intel® 82575EB Gigabit Ethernet Contro ller — DC Specifications Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 44 January 2011D0a--Idle Link @100Mbps (Copper) LOs only Typ Icc (mA)1 1. Typical conditions: room temperature (TA)=25C, nominal voltages and idle network (no traffic) at full duplex3.3 V 18 1.8 V 837 1.0 V 755 Total Device Power2 2. Known errata on LOs & L1 states might impact devide power consumption2.32 W D0a--Idle Link @1000Mbps (SERDES) Typ Icc (mA)1 1. Typical conditions: room temperature (TA)=25C, nominal voltages and idle network (no traffic) at full duplex3.3 V 17 1.8 V 142 1.0 V 341 Total Device Power2 2. Known errata on LOs & L1 states might impact devide power consumption0.65 W D3cold - wake-up enabled D3cold-wake disabled @10 Mbps @100 Mbps Typ Icc (mA) Typ Icc (mA) Typ Icc (mA) 3.3 V 18 18 18 1.8 V 98 269 83 1.0 V 168 249 70 Total Device Power 0.40 W 0.79 W 0.29 W D(r) Uninitialized Disabled through DEV_OFF_N Typ Icc (mA) 3.3 V 11 1.8 V 179 1.0 V 283 Total Device Power 0.64
Resets — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 456.2 Resets Power-on Reset (internal): The 82575EB has an internal mechanism for sensing the power pins. Once the power is up and stable, it creates an intern al reset, this reset acts as a master reset of the entire chip. It is level sensitive, and while it is 0, will hold all of the registers in reset. Power-on Reset is interpreted to be an indication that device power supplies are all stable. Power-on Reset changes state during system power-up. In-band PCIe Reset: The 82575EB will generate an internal reset in response to a physical layer message from the PCIe or when the PCIe link halts (entry to Polling or Detect state). This reset is equivalent to PCI reset in previo us (PCI) gigabit LAN controllers. Main_Power_Good: Used by the device to detect the D3Cold condition and activate part of the power saving scheme.
Intel® 82575EB Gigabit Ethernet Controller — Pull-up and Pull-down Specifications and Signals Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 46 January 20116.3 Pull-up and Pull-down Specifications and Signals Table 11. Internal and External Pull-up and Pull-down Values For external Pull-up requirements, see the 82575EB reference schematics. The table below lists internal & external pull-up resi stors and whether they are activated in the different device states. Each internal PUP has a nominal value of 5k , ranging from 2.7K  to 8.6K. The device states are defined as follow: 
- Power-up = while 3.3 V is stable, but not 1.0 V 
- Active = normal mode (not power up nor disable)
- Disable = device disabled Min Nominal Max Units PU (Internal) 2.7K 5K 8.6K  PU (External, recommended) < 3K  PD (External, reccommended) < 400 
Pull-up and Pull-down Specifications and Signals — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 47Table 12. Internal Pull-up and Ex ternal Pull Up Requirements Signal Name Power up Active DisableExternal Recomended?Notes PE_WAKE_N N N N Y PE_RST_N Y N N N FLSH_SI Y N Y N FLSH_SO Y Y Y N FLSH_SCK Y N Y N FLSH_CE_N Y N Y Y EE_DI Y N Y N EE_DO Y Y Y N EE_SK Y N Y N EE_CS_N Y N Y Y SMBD N N N Y SMBCLK N N N Y SMBALRT_N N N N Y NCSI_CLK_IN N N N N NCSI_CLK_OUT Y N N N NCSI_CRS_DV N N N Y Pull down only if NCSI is NOT being used or configured for multi drop NCSI_RXD[1:0] N N N Y Pull Up only if NCSI is NOT being used or configured for multi drop NCSI_TX_EN N N N N Should be connected to external PD if NCSI is NOT used NCSI_TXD[1:0] N N N N Should be connected to external PD if NCSI is NOT used SDP0[3:0] Y Y N N SDP1[3:0] Y Y N N DEV_OFF_N Y N N Must be connected on board MAIN_PWR_OK Y N N Must be connected on board SRDS_0_SIG_DET Y N N Must be connected externally SRDS_1_SIG_DET Y N N Must be connected externally SFP0_I2C_CLK Y N Y Y if active If used. SFP0_I2C_DATA Y N N Y If used. SFP1_I2C_CLK Y N Y Y if active If used.
Intel® 82575EB Gigabit Ethernet Controller — Pull-up and Pull-down Specifications and Signals Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 48 January 2011SFP1_I2C_DATA Y N N Y If used. LED0_0 Y N N LED0_1 Y N N LED0_2 Y N NLED0_3 Y N N LED1_0 Y N N LED1_1 Y N NLED1_2 Y N N LED1_3 Y N N JTCK Y N N N JTDI Y N N Y JTDO Y N N Y JTMS Y N N Y AUX_PWR Y N N Y (or PD) LAN1_DIS_N Y Y Y LAN0_DIS_N Y Y Y
Targeted AC Characteristics — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 496.4 Targeted AC Characteristics Table 13. 25 MHz Clock Input Requirements Table 14. Link Interface Clock RequirementsSymbol Parameter Min Typ Max Unit f0 Frequency N/A 25.000 N/A MHz df0 Frequency Variation -50 N/A +50 ppmDc Duty Cycle 40 N/A 60 % tr Rise Time N/A N/A 5 ns tf Fall Time N/A N/A 5 nsJptp Clock Jitter (peak-to-peak) 1 1. Clock jitter is defined according to the recommendati ons of part 40.6.1.2.5 IEEE 1000Base-T Standard (at least 105 clock edges, filtered by HPF with cut off frequency of 5000 Hz).N/A N/A 250 ps Cin Input Capacitance N/A 20 N/A pF T Operating Temperature N/A N/A 70 °CAptp Input clock amplitude (peak-to-peak) 1.0 1.2 1.3 V Vcm Clock common mode N/A 0.6 N/A V Symbol Parameter Min Typ Max Unit fGTX 1 1. GTX_CLK is used externally for test purposes only. See signals IEEE_TEST1_p and IEEE_TEST1_n.GTX_CLK frequency N/A 125 N/A MHz
Intel® 82575EB Gigabit Ethernet Cont roller — EEPROM Interface Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 50 January 20116.4.1 EEPROM Interface Applicable over recommended operating range from Ta = -40C to +85C, VCC3P3 = 3.3 V, Cload = 1 TTL Gate and 16pF (unless otherwise noted). Notes: 1. 1. Clock is 2MHz2. 2.50% duty cycle Figure 3. EEPROM Interface Time DiagramSymbol Parameter Min Typ Max Units Note tSCK SCK clock frequency 0 2 2.1 MHz [1] tRI Input rise time 2.5ns 2 us tFI Input fall time 2.5ns 2 us tWH SCK high time 200 250 ns [2] tWL SCK low time 200 250 ns tCS CS high time 250 ns tCSS CS setup time 250 ns tCSH CS hold time 250 ns tSU Data-in setup time 50 ns tH Data-in hold time 50 ns tV Output valid 0 200 ns tHO Output hold time 0 ns tDIS Output disable time 250 ns CS SCK SI SOVIH VIL VIH VIL VIH VIL VIH VILtCSS tCSHtCS tWHtWL tSU tH tV tHO tDIO Hi-Z Hi-ZVALID IN
FLASH Interface — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 516.4.2 FLASH Interface Applicable over recommended operating range from Ta = -40C to +85C, VCC3P3 = 3.3 V, Cload = 1 TTL Gate and 16 pF (unless otherwise noted) Table 15. FLASH Parameters Figure 4. FLASH Timing DiagramSymbol Parameter Min Typ Max Units Note tSCK SCK clock frequency 0 15.625 20 MHz [1] tRI Input rise time 2.5 20 ns tFI Input fall time 2.5 20 ns tWH SCK high time 20 32 ns [2] tWL SCK low time 20 32 ns [2] tCS CS high time 25 ns tCSS CS setup time 25 ns tCSH CS hold time 25 ns tSU Data-in setup time 5 ns tH Data-in hold time 5 ns tV Output valid 20 ns tHO Output hold time 0 ns tDIS Output disable time 100 ns CSVIH VIL VIH VIL VIH VILtcss tWH tWLtCSHtCS Sck VALID INtSU tH SI VOH VOLHI-Z HI-ZtHO tDIS SOtv
Intel® 82575EB Gigabit Ethernet C ontroller — NC-SI Interface Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 52 January 20116.4.3 NC-SI Interface Table 16. NC-SI AC Specification Notes: 1. Clock Duty cycle measurement: High interval measured from Vih to Vil points, Low from Vil to next Vih 2. Clock interval measurement from Vih to Vih 3. Cload = 25 pF 4. Cload = 200 fF 5. The input delay test conditions: Maximum input level = VIN = 2.7V; In put rise/fall time (0.2VIN to 0.8VIN) = 1ns (Slew Rate ~ 1.5ns). 6. The NC-SI specification defines a hold time of 1.0 ns. In orde r to work with the 82575, the boar d designer should guarantee a hold time of 1.5 ns.Symbol Parameter Min Typ Max Units Notes REF_CLK Frequency 50 MHz 2 REF_CLK Duty Cycle 35 65 % 1 REF_CLK accuracy 100 ppm Tsu TXD[1:0], TX_EN, Data Setup to REF_CLK rising edge3n s Thold TXD[1:0], TX_EN Data hold from REF_CLK rising edge1.5 ns 6 Tval RXD[1:0], CRS_DV Data valid from REF_CLK rising edge1.8 9 ns Tor RXD[1:0], CRS_DV Output Time rise 0.5 6 ns 3 Tof RXD[1:0], CRS_DV Output Time fall 0.5 6 ns 3 Todr1 RXD[1:0], CRS_DV Output delay rise 2 5.8 ns 3 Todf1 RXD[1:0], CRS_DV Output delay fall 2 5.8 ns 3 Tidr2 TXD[1:0], TX_EN Input delay rise 0.5 6 ns 4, 5 Tidf2 TXD[1:0], TX_EN Input delay fall 0.5 6 ns 4, 5 Tir TXD[1:0], TX_EN Input Time rise 0.02 0.15 ns 4, 5 Tif TXD[1:0], TX_EN Input Time fall 0.02 0.15 ns 4, 5
SMBus Interface — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 536.4.4 SMBus Interface Table 17. SMBus AC Characteristics (master mode) Table 18. SMBus AC Characteristics (slave mode)Symbol Parameter Min Typ Max Units FSMB SMBus Frequency 74.4 100 kHz TBUF Time between STOP and START condition driven by the device6.56 µs THD:STA Hold time after Start Cond ition. After this period, the first clock is generated.6.72 µs TSU:STA Start Condition setup time µs TSU:STO Stop Condition setup time 6.88 µs THD:DAT Data hold time 0.48 µs TTIMEOUT Detect SMBClk low timeout 26.2 31.5 ms TLOW SMBClk low time 5.76 µs THIGH SMBClk high time 6.56 µs Symbol Parameter Min Typ Max Units FSMB SMBus Frequency 74.4 100 kHz TBUF Time between STOP and START condition driven by the device6.56 µs THD:STA Hold time after Start Cond ition. After this period, the first clock is generated.6.72 µs TSU:STA Start Condition setup time TBD µs TSU:STO Stop Condition setup time 6.88 µs THD:DAT Data hold time 0.48 µs TTIMEOUT Detect SMBClk low timeout 26.2 31.5 ms TLOW SMBClk low time 5.76 µs THIGH SMBClk high time 6.56 µs
Intel® 82575EB Gigabit Ethernet Controller — SMBus Interface Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 54 January 2011Table 19. AC Test Loads for General Output Pins Figure 5. AC Test Loads for General Output PinsSymbol Parameter Min Typ Max Unit CL Capacitance of test load N/A 16 N/A pF CL
Crystal Requirements — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 557.0 Crystal Requirements Table 20. Reference Crystal Specification Requirements Parameter Name Symbol Recommended Value Conditions Frequency fo 25.000 [MHz] @25 [°C] Vibration mode Fundamental Cut AT Operating /Calibration Mode Parallel Frequency Tolerance @25°C f/fo @25°C ±30 [ppm] @25 [°C] Temperature Tolerance f/fo ±30 [ppm] Operating Temperature Topr -20 to +70 [°C] Non Operating Temperature Range Topr -40 to +90 [°C] Equivalent Series Resistance (ESR) Rs 50 [Ù] maximum @25 [MHz] Load Capacitance Cload 20 [pF] (max 24pF) Shunt Capacitance Co 6 [pF] maximum Pullability from Nominal Load Capacitance f/Cload 15 [ppm/pF] maximum Max Drive Level DL 0.5 [mW] Insulation Resistance IR 500 [M] minimum @ 100V DC Aging f/fo ±5 [ppm/year[ Differential board capacitance*CD 2 [pF] Board Capacitance Cs 4 [pF] External Capacitors C1, C2 27 [pF] Board Resistance Rs 0.1 []
Intel® 82575EB Gigabit Ethernet Controller — LED Configuration Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 56 January 20118.0 LED Configuration The 82575EB provides 4 LEDs per port that may be us ed to indicate the status of the traffic. The default setup of the LEDs is done via the EEPROM words 1Ch and 1Fh. The default setup for both ports is the same. This setup is reflected in the LEDCTL register of each port. Each driver may change its setup individually. For each of the LEDs the following parameters can be defined: 1. Mode: Defines which information is reflected by th is LED. The encoding is described in the LEDCTL register. 2. Polarity: Defines the polarity of the LED.3. Blink mode: should the LED blink or be stable. In addition, the blink rate of all LEDs can be defined. The possible rates are 200 ms or 83 ms for each phase. There is one rate for all LEDs
Mechanical Information — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 579.0 Mechanical Information This section describes device physical characteristics. The targeted signal names are subject to change withou t notice. Verify with your local Intel sales office that you have the latest inform ation before finalizing a design. 9.1 Targeted Package Information The 82575EB device is a 576-lead flip-chip ball grid array (FC-BGA) measuring 25 mm by 25 mm. The nominal ball pitch is 1 mm. See the data in the printouts below. 0.43 mm Solder Resist Opening 0.62 mm Metal DiameterDetail Area
Intel® 82575EB Gigabit Ethernet Controller — Targeted Package Information Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 58 January 201139-"/,-),,)-%4%23 ;).#(%3=#/--%.43 -). -!8 "  ;= ;= "  ;= ;= #  ;= #  ;= $  ;= &  ;= ;= &  ;= ;=0/34 2%&,/7 '  "!3)# ;= '  "!3)# ;= (  "!3)# ;= (  "!3)# ;= *  "!3)# ;= *  "!3)# ;= . "!3)# ;=).#/-).' "!,, 3):%" !  # ! "  # 3#!,%   "!,,3   !$   !# !"   !!  9    7 6    5  4   2 0   . -   , +   * (    '  &   % $   # "   !           0!#+!'%  3%% $%4!),  ! $%4!),  ! 3#!,%  0!#+!'% 35"342!4%%0/89 5.$%2&),,$)% #" # "# (' ' ( ** & &$  .       "#$ !        "#$ !4()3 $2!7).' #/.4!).3 ).4%, #/20/2!4)/. #/.&)$%.4)!, ).&/2-!4)/ . )4 )3 $)3#,/3%$ ). #/.&)$%.#% !.$ )43 #/.4%.43 -!9 ./4 "% $)3#,/3%$  2%02/$5#%$  $)30,!9%$ /2 -/$)&)%$  7)4(/5 4 4(% 02)/2 72)44%. #/.3%.4 /& ).4%, #/20/2!4)/. 3(%%4  /&          5.,%33 /4(%27)3% 30%#)&)%$      ).4%202%4 $)-%.3)/.3 !.$ 4/,%2!.#%3       ). !##/2$!.#% 7)4( !3-% 9-          $)-%.3)/.3 !2% ). -),,)-%4%23                 4/,%2!.#%3             8 ¼     !NGLES  ¼  ²            88 ¼   4()2$ !.',% 02/*%#4)/.$7' ./ 3(4 2%6
Pin Map — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 599.2 Pin Map This section provides a pin map. The map is divided into two sections (TOP view). 4/0 6)%7#/-0/.%.4 +%%0/54 #2/33 (!4#(%$ !2%! 3)$% 6)%7 "/44/- 6)%78  8         "#$ !        "#$ !4()3 $2!7).' #/.4!).3 ).4%, #/20/2!4)/. #/.&)$%.4)!, ).&/2-!4)/ . )4 )3 $)3#,/3%$ ). #/.&)$%.#% !.$ )43 #/.4%.43 -!9 ./4 "% $)3#,/3%$  2%02/$5#%$  $)30,!9%$ /2 -/$)&)%$  7)4(/5 4 4(% 02)/2 72)44%. #/.3%.4 /& ).4%, #/20/2!4)/. 3(%%4  /& #!'% #/$%3):%3(4
Intel® 82575EB Gigabit Ethernet Controller — Pin Map Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 60 January 201124 23 22 21 20 19 18 17 16 15 14 13 ADVSS VSSIEEE_T EST1_PSMBD SMBALRT _NSFP0_I2C_ CLKSFP0_I2C_ DataFLBMD FLBSINTCK XFLSH_SCK FLSH_SO LED1_0 ACVSS VSSIEEE_T EST1_NSMBCLK PE_WAKE _NSFP1_I2C_ CLKSFP1_I2C_ DataFLBMCK FLBSD FLSH_CE_N FLSH_SI LED1_2 ABMDI1_P_0 MDI1_N_0 VSS VSS VSS RSVDAB19 _NCRSVDAB18 _NCVSS VSS VSS VSS VSS AAMDI1_P_1 MDI1_N_1 VSS VSS VCC1P8 VCC1P8 VSS VSS VSS VSS VSS VSS YVSS VSSRBIAS1 _PVSS VCC1P8 VCC1P8 VSS VSS VSS VSS VSS VSS WMDI1_P_2 MDI1_N_2RBIAS1 _NVSS VSS VSS VSS VSS VSS VSS VSS VSS VMDI1_P_3 MDI1_N_3 VSS VSS VSS VSS VSS VSS VSS VCC1P8 VSS VSS UVSS VSS VSS VSS VSS VSS VSS VSS VSS VCC1P8 VSS VSS TSRDSI_1_ NSRDSI_1_ PVSS VCC1P0 VCC1P0 VSS VCC1P0 VCC1P0 VSS VCC1P8 VSS VSS RSRDSO_1_ NSRDSO_1_ PVSS VCC1P0 VCC1P0 VSS VCC1P0 VCC1P0 VSS VCC1P8 VCC1P0 VCC1P0 PVSS VSS VSS VCC1P0 VCC1P0 VSS VCC1P0 VCC1P0 VSS VCC1P8 RSVDP _1P014VCC1P0 NXTAL2 XTAL1 VSS VCC1P8 VSS VSS VSS VSS VSS VCC1P8 VSS VSS MRSVDM 24_NCRSVDM 23_NCVSS VCC1P8 VSS VSS VSS VSS VSS VCC1P8 VSS VSS LVSS VSSSER_ RCOMPVCC1P0 VCC1P0 VSS VCC1P0 VCC1P0 VSS VCC1P8 RSVDL 14_1P0VCC1P0 KSRDSO_0_ NSRDSO_0_ PVSS VCC1P0 VCC1P0 VSS VCC1P0 VCC1P0 VSS VCC1P8 VCC1P0 VCC1P0 JSRDSI_0_ NSRDSI_0_ PVSS VCC1P0 VCC1P0 VSS VCC1P0 VCC1P0 VSS VCC1P8 VSS VSS HVSS VSS VSS VSS VSS VSS VSS VSS VSS VCC1P8 VSS VSS GMDI0_P_3 MDI0_N_3 VSS VSS VSS VSS VSS VSS VSS VCC1P8 VSS VSS FMDI0_P_2 MDI0_N_2RBIAS0 _NVSS VSS VSS VSS VSS VSS VSS VSS VSS EVSS VSSRBIAS0 _PVSS VCC1P8 VCC1P8 VSS VSS VSS VSS VSS VSS DMDI0_P_1 MDI0_N_1 VSS VSS VCC1P8 VCC1P8 VSS VSS VSS VSS VSS VSS CMDI0_P_0 MDI0_N_0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS BVSS VSSIEEE_T EST0_NEE_CS_N EE_SK LED0_1 LED0_2 SDP0_2 SDP0_1 SDP0_3 AUX_PWR LAN0_DIS_ N AVSS VSSIEEE_T EST0_PEE_DI EE_DO LED0_0 LED0_3 VCC3P3 SDP0_0LAN1_ DIS_NRSVDA14 _NCSDP1_2 24 23 22 21 20 19 18 17 16 15 14 13
Pin Map — Intel® 82575EB Gigabit Ethernet Controller 317679-004 Intel® 82575EB Gigabit Ethernet Controller Revision: 2.11 Datasheet January 2011 6112 11 10 9 8 7 6 5 4 3 2 1 VCC3P3 VSS SDP1_0 RSVDAD9 _NCRSVDAD8 _NCJTDI VCC3P3 VSS MAIN_PWR _OKNCAD3 VSS VSSAD LED1_3 LED1_1 SDP1_3 PE_RST_ NJTDO JTMS JTCKRSVDAC5 _3P3VSS NCAC3 VSS VSSAC VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSSAB VSS VSS VSS VSS VSS VSS VSS VSS VSS VSSPER_3_ PPER_3_ NAA VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSSY VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS PET_3_PPET_3_ NW VSS VSS VSS VSS VSS VSS VSS VCC1P0 VCC1P0 VSS VSS VSSV VSS VSS VSS VSS VSS VSS VSS VCC1P0 VCC1P0 VSSPER_2_ PPER_2_ NU VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSST VCC1P0 VCC1P0 VSS VSS VSS VSS VSS VSS VSS VSS PET_2_PPET_2_ NR VCC1P0 VCC1P0 VSS VCC1P8 VCC1P8 VSS VSS VCC1P8 VCC1P8 VSS VSS VSSP VSS VCC1P0 VSS VCC1P8 VCC1P8 VSS VSS VCC1P8 VCC1P8 VSSPE_CLK _PPE_CLK _NN VSS VCC1P0 VSS VCC1P8 VCC1P8 VSS VSS VCC1P8 VCC1P8RSVDM 3_NCRSVDM 2_NCVSSM VCC1P0 VCC1P0 VSS VCC1P8 VCC1P8 VSS VSS VCC1P8 VCC1P8 VSS VSSPE_RCO MP L VCC1P0 VCC1P0 VSS VSS VSS VSS VSS VSS VSS VSSPER_1 _PPER_1 _N K VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSSJ VSS VSS VSS VSS VSS VSS VSS VCC1P0 VCC1P0 VSSPET_1 _PPET_1_ NH VSS VSS VSS VSS VSS VSS VSS VCC1P0 VCC1P0 VSS VSS VSSG VSS VSS VSS VSS VSS VSS VSS VSS VSS VSSPER_0_ PPER_0_ NF VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSSE VSS VSS VSS VSS VSS VSS VSS VSS VSS VSSPET_0_P PET_0_ ND VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSSC RSVDB12 _3P3RSVDB11 _NCRSVDB10 _NCDEV_ OFF_NRMII_ TXD[0]RMII_ RXD_0RMII_ TX_EN RMII_ CLK_IN RMII_ CLK_OUTNCB3 VSS VSSB SDP1_1RSVDA11 _NCSRDS1_ SIG_DETSRDS0_ SIG_DETRSVDA8_NCRMII_ TXD[1]RMII_ RXD_1VCC3P3RMII_ CRS_DVVSS VSS VSSA 12 11 10 9 8 7 6 5 4 3 2 1
Intel® 82575EB Gigabit Ethernet Controller — Pin Map Intel® 82575EB Gigabit Ethernet Controller 317679-004 Datasheet Revision: 2.11 62 January 2011NOTE: This page intentionally left blank.