# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: C:\Users\alex1\Projects\hse_SoC\rlab_06\io_assigment.csv
# Generated on: Sun Apr 26 18:20:14 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk1,Input,PIN_A16,7,B7_N0,PIN_A16,1.8 V,,,,,
dataa[7],Input,PIN_U3,2,B2_N0,PIN_U3,2.5 V,,,,,
dataa[6],Input,PIN_V1,2,B2_N0,PIN_V1,2.5 V,,,,,
dataa[5],Input,PIN_T3,2,B2_N0,PIN_T3,2.5 V,,,,,
dataa[4],Input,PIN_N8,2,B2_N0,PIN_N8,2.5 V,,,,,
dataa[3],Input,PIN_U2,2,B2_N0,PIN_U2,2.5 V,,,,,
dataa[2],Input,PIN_N9,2,B2_N0,PIN_N9,2.5 V,,,,,
dataa[1],Input,PIN_U1,2,B2_N0,PIN_U1,2.5 V,,,,,
dataa[0],Input,PIN_P1,2,B2_N0,PIN_P1,2.5 V,,,,,
datab[7],Input,PIN_V3,2,B2_N0,PIN_V3,2.5 V,,,,,
datab[6],Input,PIN_R7,2,B2_N0,PIN_R7,2.5 V,,,,,
datab[5],Input,PIN_U4,2,B2_N0,PIN_U4,2.5 V,,,,,
datab[4],Input,PIN_W2,2,B2_N0,PIN_W2,2.5 V,,,,,
datab[3],Input,PIN_U5,2,B2_N0,PIN_U5,2.5 V,,,,,
datab[2],Input,PIN_W1,2,B2_N0,PIN_W1,2.5 V,,,,,
datab[1],Input,PIN_N1,2,B2_N0,PIN_N1,2.5 V,,,,,
datab[0],Input,PIN_P8,2,B2_N0,PIN_P8,2.5 V,,,,,
FTC[7],Output,PIN_W14,4,B4_N0,PIN_W14,,,,,,
FTC[6],Output,PIN_W16,4,B4_N0,PIN_W16,,,,,,
FTC[5],Output,PIN_G17,6,B6_N0,PIN_G17,,,,,,
FTC[4],Output,PIN_F1,1B,B1_N0,PIN_F1,,,,,,
FTC[3],Output,PIN_L2,1B,B1_N0,PIN_L2,,,,,,
FTC[2],Output,PIN_M15,6,B6_N0,PIN_M15,,,,,,
FTC[1],Output,PIN_J8,1A,B1_N0,PIN_J8,,,,,,
FTC[0],Output,PIN_J22,6,B6_N0,PIN_J22,,,,,,
FTD[7],Output,PIN_B2,8,B8_N0,PIN_B2,,,,,,
FTD[6],Output,PIN_F3,1A,B1_N0,PIN_F3,,,,,,
FTD[5],Output,PIN_D21,6,B6_N0,PIN_D21,,,,,,
FTD[4],Output,PIN_K4,1A,B1_N0,PIN_K4,,,,,,
FTD[3],Output,PIN_V13,4,B4_N0,PIN_V13,,,,,,
FTD[2],Output,PIN_AB16,4,B4_N0,PIN_AB16,,,,,,
FTD[1],Output,PIN_AB19,4,B4_N0,PIN_AB19,,,,,,
FTD[0],Output,PIN_K9,1B,B1_N0,PIN_K9,,,,,,
FTDI_BD0,Input,PIN_F17,6,B6_N0,PIN_F17,,,,,,
FTDI_BD2,Input,PIN_W12,4,B4_N0,PIN_W12,,,,,,
ftdi_bd3,Output,PIN_E1,1B,B1_N0,PIN_E1,,,,,,
io[19],Output,PIN_V15,4,B4_N0,PIN_V15,,,,,,
io[18],Output,PIN_K5,1A,B1_N0,PIN_K5,,,,,,
io[17],Output,PIN_M8,2,B2_N0,PIN_M8,,,,,,
io[16],Output,PIN_H20,6,B6_N0,PIN_H20,,,,,,
io[15],Output,PIN_K21,6,B6_N0,PIN_K21,,,,,,
io[14],Output,PIN_U20,5,B5_N0,PIN_U20,,,,,,
io[13],Output,PIN_D7,8,B8_N0,PIN_D7,,,,,,
io[12],Output,PIN_K2,1B,B1_N0,PIN_K2,,,,,,
io[11],Output,PIN_F18,6,B6_N0,PIN_F18,,,,,,
io[10],Output,PIN_Y11,4,B4_N0,PIN_Y11,,,,,,
io[9],Output,PIN_J4,1A,B1_N0,PIN_J4,,,,,,
io[8],Output,PIN_D1,1B,B1_N0,PIN_D1,,,,,,
io[7],Output,PIN_E8,8,B8_N0,PIN_E8,,,,,,
io[6],Output,PIN_W15,4,B4_N0,PIN_W15,,,,,,
io[5],Output,PIN_U18,5,B5_N0,PIN_U18,,,,,,
io[4],Output,PIN_AB20,4,B4_N0,PIN_AB20,,,,,,
io[3],Output,PIN_K22,6,B6_N0,PIN_K22,,,,,,
io[2],Output,PIN_W13,4,B4_N0,PIN_W13,,,,,,
io[1],Output,PIN_AA11,4,B4_N0,PIN_AA11,,,,,,
io[0],Output,PIN_Y14,4,B4_N0,PIN_Y14,,,,,,
q[15],Output,PIN_R11,3,B3_N0,PIN_R11,1.8 V,,,,,
q[14],Output,PIN_AB3,3,B3_N0,PIN_AB3,1.8 V,,,,,
q[13],Output,PIN_AB2,3,B3_N0,PIN_AB2,1.8 V,,,,,
q[12],Output,PIN_AA9,3,B3_N0,PIN_AA9,1.8 V,,,,,
q[11],Output,PIN_Y4,3,B3_N0,PIN_Y4,1.8 V,,,,,
q[10],Output,PIN_W7,3,B3_N0,PIN_W7,1.8 V,,,,,
q[9],Output,PIN_AA5,3,B3_N0,PIN_AA5,1.8 V,,,,,
q[8],Output,PIN_AB4,3,B3_N0,PIN_AB4,1.8 V,,,,,
q[7],Output,PIN_Y3,3,B3_N0,PIN_Y3,1.8 V,,,,,
q[6],Output,PIN_W8,3,B3_N0,PIN_W8,1.8 V,,,,,
q[5],Output,PIN_AB6,3,B3_N0,PIN_AB6,1.8 V,,,,,
q[4],Output,PIN_AA8,3,B3_N0,PIN_AA8,1.8 V,,,,,
q[3],Output,PIN_AB8,3,B3_N0,PIN_AB8,1.8 V,,,,,
q[2],Output,PIN_AA7,3,B3_N0,PIN_AA7,1.8 V,,,,,
q[1],Output,PIN_AB7,3,B3_N0,PIN_AB7,1.8 V,,,,,
q[0],Output,PIN_R10,3,B3_N0,PIN_R10,1.8 V,,,,,
rdaddress[4],Input,PIN_P11,3,B3_N0,PIN_P11,1.8 V,,,,,
rdaddress[3],Input,PIN_Y10,3,B3_N0,PIN_Y10,1.8 V,,,,,
rdaddress[2],Input,PIN_P10,3,B3_N0,PIN_P10,1.8 V,,,,,
rdaddress[1],Input,PIN_AA3,3,B3_N0,PIN_AA3,1.8 V,,,,,
rdaddress[0],Input,PIN_AB9,3,B3_N0,PIN_AB9,1.8 V,,,,,
wraddress[4],Input,PIN_AB5,3,B3_N0,PIN_AB5,1.8 V,,,,,
wraddress[3],Input,PIN_AA6,3,B3_N0,PIN_AA6,1.8 V,,,,,
wraddress[2],Input,PIN_V9,3,B3_N0,PIN_V9,1.8 V,,,,,
wraddress[1],Input,PIN_V10,3,B3_N0,PIN_V10,1.8 V,,,,,
wraddress[0],Input,PIN_W10,3,B3_N0,PIN_W10,1.8 V,,,,,
wren,Input,PIN_AA10,3,B3_N0,PIN_AA10,1.8 V,,,,,
~ALTERA_TMS~,Input,PIN_H2,1B,B1_N0,PIN_H2,,,,,,
~ALTERA_TCK~,Input,PIN_G2,1B,B1_N0,PIN_G2,,,,,,
~ALTERA_TDI~,Input,PIN_L4,1B,B1_N0,PIN_L4,,,,,,
~ALTERA_TDO~,Output,PIN_M5,1B,B1_N0,PIN_M5,,,,,,
~ALTERA_CONFIG_SEL~,Input,PIN_H10,8,B8_N0,PIN_H10,,,,,,
~ALTERA_nCONFIG~,Input,PIN_H9,8,B8_N0,PIN_H9,,,,,,
~ALTERA_nSTATUS~,Input,PIN_G9,8,B8_N0,PIN_G9,,,,,,
~ALTERA_CONF_DONE~,Input,PIN_F8,8,B8_N0,PIN_F8,,,,,,
