Analysis & Synthesis report for Mips
Thu Oct 29 07:19:48 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: MUX:pc_mux
 14. Parameter Settings for User Entity Instance: register:id_ex
 15. Parameter Settings for User Entity Instance: register:ex_mem
 16. Parameter Settings for User Entity Instance: register:mem_wb
 17. Port Connectivity Checks: "sevenSegment:s6"
 18. Port Connectivity Checks: "sevenSegment:s3"
 19. Port Connectivity Checks: "sevenSegment:s2"
 20. Port Connectivity Checks: "registerFile:regFile"
 21. Port Connectivity Checks: "pc:p1"
 22. Port Connectivity Checks: "adder:add1"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 29 07:19:48 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Mips                                             ;
; Top-level Entity Name              ; Mips                                             ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 732                                              ;
;     Total combinational functions  ; 598                                              ;
;     Dedicated logic registers      ; 220                                              ;
; Total registers                    ; 220                                              ;
; Total pins                         ; 97                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Mips               ; Mips               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                             ;
+----------------------------------+-----------------+------------------------+--------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path               ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------+---------+
; sevenSegment.v                   ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/sevenSegment.v    ;         ;
; pc.v                             ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/pc.v              ;         ;
; adder.v                          ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/adder.v           ;         ;
; instruction_mem.v                ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/instruction_mem.v ;         ;
; Mips.v                           ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/Mips.v            ;         ;
; registerFile.v                   ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/registerFile.v    ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/ALU.v             ;         ;
; controller.v                     ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/controller.v      ;         ;
; fetch_id_reg.v                   ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/fetch_id_reg.v    ;         ;
; register.v                       ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/register.v        ;         ;
; MUX.v                            ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/MUX.v             ;         ;
; sign_extend.v                    ; yes             ; User Verilog HDL File  ; /opt/altera/13.0sp1/Mips/sign_extend.v     ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 732    ;
;                                             ;        ;
; Total combinational functions               ; 598    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 300    ;
;     -- 3 input functions                    ; 237    ;
;     -- <=2 input functions                  ; 61     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 539    ;
;     -- arithmetic mode                      ; 59     ;
;                                             ;        ;
; Total registers                             ; 220    ;
;     -- Dedicated logic registers            ; 220    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 97     ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; KEY[1] ;
; Maximum fan-out                             ; 220    ;
; Total fan-out                               ; 2826   ;
; Average fan-out                             ; 3.09   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------+--------------+
; Compilation Hierarchy Node   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name           ; Library Name ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------+--------------+
; |Mips                        ; 598 (13)          ; 220 (0)      ; 0           ; 0            ; 0       ; 0         ; 97   ; 0            ; |Mips                         ; work         ;
;    |ALU:alu|                 ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|ALU:alu                 ; work         ;
;    |MUX:pc_mux|              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|MUX:pc_mux              ; work         ;
;    |adder:add1|              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|adder:add1              ; work         ;
;    |adder:add_offset|        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|adder:add_offset        ; work         ;
;    |controller:control|      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|controller:control      ; work         ;
;    |fetch_id_reg:fe_id_reg|  ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|fetch_id_reg:fe_id_reg  ; work         ;
;    |instruction_mem:ins_mem| ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|instruction_mem:ins_mem ; work         ;
;    |pc:p1|                   ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|pc:p1                   ; work         ;
;    |register:ex_mem|         ; 17 (17)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|register:ex_mem         ; work         ;
;    |register:id_ex|          ; 0 (0)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|register:id_ex          ; work         ;
;    |register:mem_wb|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|register:mem_wb         ; work         ;
;    |registerFile:regFile|    ; 142 (142)         ; 112 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|registerFile:regFile    ; work         ;
;    |sevenSegment:s1|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|sevenSegment:s1         ; work         ;
;    |sevenSegment:s2|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|sevenSegment:s2         ; work         ;
;    |sevenSegment:s3|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|sevenSegment:s3         ; work         ;
;    |sevenSegment:s4|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|sevenSegment:s4         ; work         ;
;    |sevenSegment:s5|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|sevenSegment:s5         ; work         ;
;    |sevenSegment:s6|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|sevenSegment:s6         ; work         ;
;    |sevenSegment:s7|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|sevenSegment:s7         ; work         ;
;    |sevenSegment:s8|         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mips|sevenSegment:s8         ; work         ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; sevenSegment:s1|bits[0]                             ; sevenSegment:s1|Mux7             ; yes                    ;
; sevenSegment:s1|bits[1]                             ; sevenSegment:s1|Mux7             ; yes                    ;
; sevenSegment:s1|bits[2]                             ; sevenSegment:s1|Mux7             ; yes                    ;
; sevenSegment:s1|bits[3]                             ; sevenSegment:s1|Mux7             ; yes                    ;
; sevenSegment:s1|bits[4]                             ; sevenSegment:s1|Mux7             ; yes                    ;
; sevenSegment:s1|bits[5]                             ; sevenSegment:s1|Mux7             ; yes                    ;
; sevenSegment:s1|bits[6]                             ; sevenSegment:s1|Mux7             ; yes                    ;
; sevenSegment:s7|bits[0]                             ; sevenSegment:s7|Mux7             ; yes                    ;
; sevenSegment:s7|bits[1]                             ; sevenSegment:s7|Mux7             ; yes                    ;
; sevenSegment:s7|bits[2]                             ; sevenSegment:s7|Mux7             ; yes                    ;
; sevenSegment:s7|bits[3]                             ; sevenSegment:s7|Mux7             ; yes                    ;
; sevenSegment:s7|bits[4]                             ; sevenSegment:s7|Mux7             ; yes                    ;
; sevenSegment:s7|bits[5]                             ; sevenSegment:s7|Mux7             ; yes                    ;
; sevenSegment:s7|bits[6]                             ; sevenSegment:s7|Mux7             ; yes                    ;
; sevenSegment:s5|bits[0]                             ; sevenSegment:s5|Mux7             ; yes                    ;
; sevenSegment:s5|bits[1]                             ; sevenSegment:s5|Mux7             ; yes                    ;
; sevenSegment:s5|bits[2]                             ; sevenSegment:s5|Mux7             ; yes                    ;
; sevenSegment:s5|bits[3]                             ; sevenSegment:s5|Mux7             ; yes                    ;
; sevenSegment:s5|bits[4]                             ; sevenSegment:s5|Mux7             ; yes                    ;
; sevenSegment:s5|bits[5]                             ; sevenSegment:s5|Mux7             ; yes                    ;
; sevenSegment:s5|bits[6]                             ; sevenSegment:s5|Mux7             ; yes                    ;
; sevenSegment:s6|bits[0]                             ; sevenSegment:s6|Mux7             ; yes                    ;
; sevenSegment:s6|bits[1]                             ; sevenSegment:s6|Mux7             ; yes                    ;
; sevenSegment:s6|bits[2]                             ; sevenSegment:s6|Mux7             ; yes                    ;
; sevenSegment:s6|bits[3]                             ; sevenSegment:s6|Mux7             ; yes                    ;
; sevenSegment:s6|bits[4]                             ; sevenSegment:s6|Mux7             ; yes                    ;
; sevenSegment:s6|bits[5]                             ; sevenSegment:s6|Mux7             ; yes                    ;
; sevenSegment:s6|bits[6]                             ; sevenSegment:s6|Mux7             ; yes                    ;
; sevenSegment:s4|bits[0]                             ; sevenSegment:s4|Mux7             ; yes                    ;
; sevenSegment:s4|bits[1]                             ; sevenSegment:s4|Mux7             ; yes                    ;
; sevenSegment:s4|bits[2]                             ; sevenSegment:s4|Mux7             ; yes                    ;
; sevenSegment:s4|bits[3]                             ; sevenSegment:s4|Mux7             ; yes                    ;
; sevenSegment:s4|bits[4]                             ; sevenSegment:s4|Mux7             ; yes                    ;
; sevenSegment:s4|bits[5]                             ; sevenSegment:s4|Mux7             ; yes                    ;
; sevenSegment:s4|bits[6]                             ; sevenSegment:s4|Mux7             ; yes                    ;
; sevenSegment:s8|bits[0]                             ; sevenSegment:s8|Mux7             ; yes                    ;
; sevenSegment:s8|bits[1]                             ; sevenSegment:s8|Mux7             ; yes                    ;
; sevenSegment:s8|bits[2]                             ; sevenSegment:s8|Mux7             ; yes                    ;
; sevenSegment:s8|bits[3]                             ; sevenSegment:s8|Mux7             ; yes                    ;
; sevenSegment:s8|bits[4]                             ; sevenSegment:s8|Mux7             ; yes                    ;
; sevenSegment:s8|bits[5]                             ; sevenSegment:s8|Mux7             ; yes                    ;
; sevenSegment:s8|bits[6]                             ; sevenSegment:s8|Mux7             ; yes                    ;
; instruction_mem:ins_mem|instr_out[1]                ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[2]                ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[3]                ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[4]                ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[5]                ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[7]                ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[8]                ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[9]                ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[10]               ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[11]               ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[12]               ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[13]               ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[14]               ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; instruction_mem:ins_mem|instr_out[15]               ; instruction_mem:ins_mem|WideNor0 ; yes                    ;
; controller:control|alu_com[0]                       ; controller:control|Mux3          ; yes                    ;
; controller:control|alu_com[2]                       ; controller:control|Mux3          ; yes                    ;
; controller:control|alu_com[1]                       ; controller:control|Mux3          ; yes                    ;
; Number of user-specified and inferred latches = 59  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------+----------------------------------------------------+
; Register name                            ; Reason for Removal                                 ;
+------------------------------------------+----------------------------------------------------+
; fetch_id_reg:fe_id_reg|inst_out_reg[0,6] ; Stuck at GND due to stuck port data_in             ;
; fetch_id_reg:fe_id_reg|inst_out_reg[2]   ; Merged with fetch_id_reg:fe_id_reg|inst_out_reg[5] ;
; Total Number of Removed Registers = 3    ;                                                    ;
+------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 220   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 172   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; registerFile:regFile|registers[4][2]   ; 3       ;
; registerFile:regFile|registers[2][1]   ; 3       ;
; registerFile:regFile|registers[3][0]   ; 2       ;
; registerFile:regFile|registers[1][0]   ; 2       ;
; registerFile:regFile|registers[3][1]   ; 2       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Mips|register:id_ex|out[15]     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Mips|register:ex_mem|out[11]    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Mips|register:ex_mem|out[13]    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |Mips|register:ex_mem|out[7]     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |Mips|register:ex_mem|out[17]    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |Mips|register:ex_mem|out[18]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Mips|registerFile:regFile|Mux0  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Mips|registerFile:regFile|Mux28 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Mips|registerFile:regFile|Mux45 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:pc_mux ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:id_ex ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 39    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:ex_mem ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 20    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:mem_wb ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 20    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegment:s6"                                                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegment:s3"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "number[3..3]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegment:s2"                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; number ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "number[3..3]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:regFile"                                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; monitor_data[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc:p1"                                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; load     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; load[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:add1"                                                                                                                                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a[15..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; a[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Oct 29 07:19:45 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file sevenSegment.v
    Info (12023): Found entity 1: sevenSegment
Info (12021): Found 1 design units, including 1 entities, in source file clockDivider.v
    Info (12023): Found entity 1: clockDivider
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.v
    Info (12023): Found entity 1: instruction_mem
Info (12021): Found 1 design units, including 1 entities, in source file Mips.v
    Info (12023): Found entity 1: Mips
Info (12021): Found 1 design units, including 1 entities, in source file registerFile.v
    Info (12023): Found entity 1: registerFile
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file fetch_id_reg.v
    Info (12023): Found entity 1: fetch_id_reg
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Warning (12090): Entity "MUX" obtained from "MUX.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file MUX.v
    Info (12023): Found entity 1: MUX
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: sign_extend
Info (12021): Found 1 design units, including 1 entities, in source file convertor_two_digit.v
    Info (12023): Found entity 1: convertor_two_digit
Warning (10236): Verilog HDL Implicit Net warning at Mips.v(23): created implicit net for "clk"
Critical Warning (10846): Verilog HDL Instantiation warning at Mips.v(18): instance has no name
Info (12127): Elaborating entity "Mips" for the top level hierarchy
Warning (10034): Output port "LEDR[1]" at Mips.v(9) has no driver
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:comb_3"
Info (12128): Elaborating entity "adder" for hierarchy "adder:add_offset"
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:pc_mux"
Info (12128): Elaborating entity "pc" for hierarchy "pc:p1"
Info (12128): Elaborating entity "instruction_mem" for hierarchy "instruction_mem:ins_mem"
Warning (10270): Verilog HDL Case Statement warning at instruction_mem.v(6): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at instruction_mem.v(5): inferring latch(es) for variable "instr_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "instr_out[0]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[1]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[2]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[3]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[4]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[5]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[6]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[7]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[8]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[9]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[10]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[11]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[12]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[13]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[14]" at instruction_mem.v(5)
Info (10041): Inferred latch for "instr_out[15]" at instruction_mem.v(5)
Info (12128): Elaborating entity "fetch_id_reg" for hierarchy "fetch_id_reg:fe_id_reg"
Info (12128): Elaborating entity "controller" for hierarchy "controller:control"
Warning (10230): Verilog HDL assignment warning at controller.v(7): truncated value with size 32 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at controller.v(9): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at controller.v(8): inferring latch(es) for variable "alu_com", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "alu_com[0]" at controller.v(8)
Info (10041): Inferred latch for "alu_com[1]" at controller.v(8)
Info (10041): Inferred latch for "alu_com[2]" at controller.v(8)
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:regFile"
Info (12128): Elaborating entity "register" for hierarchy "register:id_ex"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu"
Info (10041): Inferred latch for "res[0]" at ALU.v(5)
Info (10041): Inferred latch for "res[1]" at ALU.v(5)
Info (10041): Inferred latch for "res[2]" at ALU.v(5)
Info (10041): Inferred latch for "res[3]" at ALU.v(5)
Info (10041): Inferred latch for "res[4]" at ALU.v(5)
Info (10041): Inferred latch for "res[5]" at ALU.v(5)
Info (10041): Inferred latch for "res[6]" at ALU.v(5)
Info (10041): Inferred latch for "res[7]" at ALU.v(5)
Info (10041): Inferred latch for "res[8]" at ALU.v(5)
Info (10041): Inferred latch for "res[9]" at ALU.v(5)
Info (10041): Inferred latch for "res[10]" at ALU.v(5)
Info (10041): Inferred latch for "res[11]" at ALU.v(5)
Info (10041): Inferred latch for "res[12]" at ALU.v(5)
Info (10041): Inferred latch for "res[13]" at ALU.v(5)
Info (10041): Inferred latch for "res[14]" at ALU.v(5)
Info (10041): Inferred latch for "res[15]" at ALU.v(5)
Info (12128): Elaborating entity "register" for hierarchy "register:ex_mem"
Info (12128): Elaborating entity "sevenSegment" for hierarchy "sevenSegment:s1"
Warning (10270): Verilog HDL Case Statement warning at sevenSegment.v(5): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at sevenSegment.v(4): inferring latch(es) for variable "bits", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "bits[0]" at sevenSegment.v(4)
Info (10041): Inferred latch for "bits[1]" at sevenSegment.v(4)
Info (10041): Inferred latch for "bits[2]" at sevenSegment.v(4)
Info (10041): Inferred latch for "bits[3]" at sevenSegment.v(4)
Info (10041): Inferred latch for "bits[4]" at sevenSegment.v(4)
Info (10041): Inferred latch for "bits[5]" at sevenSegment.v(4)
Info (10041): Inferred latch for "bits[6]" at sevenSegment.v(4)
Warning (14026): LATCH primitive "sevenSegment:s3|bits[0]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[1]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[2]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[3]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[4]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[5]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[6]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[0]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[1]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[2]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[3]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[4]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[5]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[6]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[0]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[1]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[2]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[3]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[4]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[5]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s3|bits[6]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[3]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[2]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[1]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[0]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[15]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[14]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[13]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[12]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[11]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[10]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[9]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[8]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[7]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[6]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[5]" is permanently enabled
Warning (14026): LATCH primitive "ALU:alu|res[4]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[0]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[1]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[2]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[3]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[4]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[5]" is permanently enabled
Warning (14026): LATCH primitive "sevenSegment:s2|bits[6]" is permanently enabled
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "instruction_mem:ins_mem|instr_out[5]" merged with LATCH primitive "instruction_mem:ins_mem|instr_out[2]"
Warning (13012): Latch sevenSegment:s1|bits[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[1]
Warning (13012): Latch sevenSegment:s1|bits[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[2]
Warning (13012): Latch sevenSegment:s1|bits[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[2]
Warning (13012): Latch sevenSegment:s1|bits[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[1]
Warning (13012): Latch sevenSegment:s1|bits[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[2]
Warning (13012): Latch sevenSegment:s1|bits[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[1]
Warning (13012): Latch sevenSegment:s1|bits[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[1]
Warning (13012): Latch sevenSegment:s7|bits[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[8]
Warning (13012): Latch sevenSegment:s7|bits[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[8]
Warning (13012): Latch sevenSegment:s7|bits[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[8]
Warning (13012): Latch sevenSegment:s7|bits[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[8]
Warning (13012): Latch sevenSegment:s7|bits[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[8]
Warning (13012): Latch sevenSegment:s7|bits[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[8]
Warning (13012): Latch sevenSegment:s7|bits[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[8]
Warning (13012): Latch sevenSegment:s5|bits[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux30
Warning (13012): Latch sevenSegment:s5|bits[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux29
Warning (13012): Latch sevenSegment:s5|bits[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux30
Warning (13012): Latch sevenSegment:s5|bits[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux30
Warning (13012): Latch sevenSegment:s5|bits[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux30
Warning (13012): Latch sevenSegment:s5|bits[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux30
Warning (13012): Latch sevenSegment:s5|bits[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux30
Warning (13012): Latch sevenSegment:s6|bits[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:mem_wb|out[5]
Warning (13012): Latch sevenSegment:s6|bits[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:mem_wb|out[6]
Warning (13012): Latch sevenSegment:s6|bits[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:mem_wb|out[6]
Warning (13012): Latch sevenSegment:s6|bits[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:mem_wb|out[5]
Warning (13012): Latch sevenSegment:s6|bits[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:mem_wb|out[6]
Warning (13012): Latch sevenSegment:s6|bits[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:mem_wb|out[5]
Warning (13012): Latch sevenSegment:s6|bits[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal register:mem_wb|out[5]
Warning (13012): Latch sevenSegment:s4|bits[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux46
Warning (13012): Latch sevenSegment:s4|bits[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux45
Warning (13012): Latch sevenSegment:s4|bits[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux45
Warning (13012): Latch sevenSegment:s4|bits[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux46
Warning (13012): Latch sevenSegment:s4|bits[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux45
Warning (13012): Latch sevenSegment:s4|bits[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux46
Warning (13012): Latch sevenSegment:s4|bits[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal registerFile:regFile|Mux46
Warning (13012): Latch sevenSegment:s8|bits[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal adder:add_offset|result[1]~synth
Warning (13012): Latch sevenSegment:s8|bits[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal adder:add_offset|result[2]~synth
Warning (13012): Latch sevenSegment:s8|bits[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal adder:add_offset|result[1]~synth
Warning (13012): Latch sevenSegment:s8|bits[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal adder:add_offset|result[1]~synth
Warning (13012): Latch sevenSegment:s8|bits[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal adder:add_offset|result[1]~synth
Warning (13012): Latch sevenSegment:s8|bits[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal adder:add_offset|result[1]~synth
Warning (13012): Latch sevenSegment:s8|bits[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal adder:add_offset|result[1]~synth
Warning (13012): Latch instruction_mem:ins_mem|instr_out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch instruction_mem:ins_mem|instr_out[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:p1|counter[0]
Warning (13012): Latch controller:control|alu_com[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[12]
Warning (13012): Latch controller:control|alu_com[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[14]
Warning (13012): Latch controller:control|alu_com[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg|inst_out_reg[13]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[2]"
Info (21057): Implemented 865 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 74 output pins
    Info (21061): Implemented 768 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 195 warnings
    Info: Peak virtual memory: 623 megabytes
    Info: Processing ended: Thu Oct 29 07:19:48 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


