# Multicycle RISC-V CPU
This is an implementation of multicycle RISC-V CPU. It supports RV32I_Zicsr and interrupts. Tested with [RISCOF](https://riscof.readthedocs.io/en/latest/intro.html).