WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500152 heartbeat IPC: 3.99976 cumulative IPC: 3.99976 (Simulation time: 0 hr 2 min 59 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500153 cumulative IPC: 3.99976 (Simulation time: 0 hr 2 min 59 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500153 (Simulation time: 0 hr 2 min 59 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5690838 heartbeat IPC: 3.13413 cumulative IPC: 3.13413 (Simulation time: 0 hr 6 min 43 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8894093 heartbeat IPC: 3.12183 cumulative IPC: 3.12797 (Simulation time: 0 hr 10 min 25 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 12058371 heartbeat IPC: 3.16028 cumulative IPC: 3.13867 (Simulation time: 0 hr 14 min 7 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 15247013 heartbeat IPC: 3.13614 cumulative IPC: 3.13803 (Simulation time: 0 hr 17 min 43 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 18394822 heartbeat IPC: 3.17682 cumulative IPC: 3.14571 (Simulation time: 0 hr 21 min 8 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 15894670 cumulative IPC: 3.14571 (Simulation time: 0 hr 21 min 8 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 15894670 (Simulation time: 0 hr 21 min 8 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.14571 instructions: 50000000 cycles: 15894670
CPU 0 Branch Prediction Accuracy: 97.8893% MPKI: 3.01731 Average ROB Occupancy at Mispredict: 87.0928
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.275941
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.74137
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:      34775  HIT:      25531  MISS:       9244
LLC LOAD         ACCESS:      20326  HIT:      18690  MISS:       1636
LLC RFO          ACCESS:       7614  HIT:         40  MISS:       7574
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       6712  HIT:       6712  MISS:          0
LLC TRANSLATION  ACCESS:        123  HIT:         89  MISS:         34
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 95.3403 cycles
cpu0_DTLB TOTAL       ACCESS:   10028938  HIT:   10003038  MISS:      25900
cpu0_DTLB LOAD         ACCESS:   10028938  HIT:   10003038  MISS:      25900
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.8978 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   12496426  HIT:   11917132  MISS:     579294
cpu0_L1D LOAD         ACCESS:    7489769  HIT:    7050644  MISS:     439125
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5006517  HIT:    4866477  MISS:     140040
cpu0_L1D TRANSLATION  ACCESS:        140  HIT:         11  MISS:        129
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.90369 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     325900  HIT:     297830  MISS:      28070
cpu0_L2C LOAD         ACCESS:     291544  HIT:     271218  MISS:      20326
cpu0_L2C RFO          ACCESS:      16873  HIT:       9259  MISS:       7614
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      17354  HIT:      17347  MISS:          7
cpu0_L2C TRANSLATION  ACCESS:        129  HIT:          6  MISS:        123
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 51.7242 cycles
cpu0_STLB TOTAL       ACCESS:      11016  HIT:      10876  MISS:        140
cpu0_STLB LOAD         ACCESS:      11016  HIT:      10876  MISS:        140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 275.293 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       7769
  ROW_BUFFER_MISS:       1475
 AVG DBUS CONGESTED CYCLE:    3.82771
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

