part=xcvc1902-vsva2197-2MP-e-S

[hls]
flow_target=vitis
syn.output.format=xo
syn.file=./outBuffer.cpp
syn.top=outBuffer_wrapper
clock=8ns
clock_uncertainty=10%
syn.rtl.cosim_trace_generation=1
syn.rtl.reset=control
syn.csimflags=--define DEBUG
csim.clean=true
csim.argv=f
tb.file=./tb_wrapper.cpp
tb.file=./data/tile0Output.txt
tb.file=./data/tile1Output.txt
tb.file=./data/tile2Output.txt
tb.file=./data/tile3Output.txt
tb.file=./data/tile4Output.txt
tb.file=./data/tile5Output.txt
tb.file=./data/tile6Output.txt
tb.file=./data/tile7Output.txt
tb.file=./data/tile8Output.txt
tb.file=./data/tile9Output.txt
tb.file=./data/tile10Output.txt
tb.file=./data/tile11Output.txt
tb.file=./data/tile12Output.txt
tb.file=./data/tile13Output.txt
tb.file=./data/tile14Output.txt
tb.file=./data/tile15Output.txt
tb.file=./data/sigGoldC.txt
tb.file=./data/FftInput.txt
cosim.trace_level=port
cosim.wave_debug=true
cosim.argv=f
tb.cflags=--define DEBUG -DALLOW_EMPTY_HLS_STREAM_READS
