#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 16 15:22:12 2021
# Process ID: 8376
# Current directory: D:/Facultad/Arqui/LAB/TP2/Procesador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13888 D:\Facultad\Arqui\LAB\TP2\Procesador\project_1.xpr
# Log file: D:/Facultad/Arqui/LAB/TP2/Procesador/vivado.log
# Journal file: D:/Facultad/Arqui/LAB/TP2/Procesador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Facultad/Arqui/LAB/TP2/Procesador/project_1.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
launch_simulation
source processor_tb.tcl
run all
relaunch_sim
run 1000 ns
current_wave_config {Untitled 1}
add_wave {{/processor_tb/UUT}} 
current_wave_config {Untitled 1}
add_wave {{/processor_tb/UUT/Registers1}} 
relaunch_sim
run 1000 ns
close_sim
launch_simulation
source processor_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/processor_tb/UUT/Registers1/regs}} 
run 1000 ns
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_for_procesador [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source processor_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/processor_tb/UUT/Registers1}} 
run 1000 ns
relaunch_sim
close_sim
launch_simulation
source processor_tb.tcl
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
launch_simulation
source processor_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/processor_tb/UUT/Registers1/regs}} 
run 1000 ns
run 1000 ns
close_sim
launch_simulation
source processor_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/processor_tb/UUT/Registers1/regs}} 
run 1000 ns
close_sim
launch_simulation
source processor_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/processor_tb/UUT/IF_ID_PC_4}} 
current_wave_config {Untitled 7}
add_wave {{/processor_tb/UUT/IF_ID_inst}} 
run 1000 ns
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/processor_tb/UUT/Registers1/data_wr}} 
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/processor_tb/Instruction_Mem_inst/memo}} 
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/processor_tb/Instruction_Mem_inst/Addr}} 
relaunch_sim
current_wave_config {Untitled 7}
add_wave {{/processor_tb/Instruction_Mem_inst/DataOut}} 
relaunch_sim
run 500 ns
current_wave_config {Untitled 7}
add_wave {{/processor_tb/Instruction_Mem_inst/DataIn}} 
relaunch_sim
close_sim
launch_simulation
source processor_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/processor_tb/D_DataIn}} 
relaunch_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
source processor_tb.tcl
close_sim
launch_simulation
source processor_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/processor_tb/Instruction_Mem_inst/Addr}} 
run 500 ns
run 500 ns
run 500 ns
close_sim
