<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DMA - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DMA - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab39b8948b1c8f2a4800b7ef5bb28f81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td></tr>
<tr class="separator:gab39b8948b1c8f2a4800b7ef5bb28f81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2c269003e3359dc2bcfc7a4ba22d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ES)</td></tr>
<tr class="separator:ga8b2c269003e3359dc2bcfc7a4ba22d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764faa6d381a740294254d9804cf1f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERQ)</td></tr>
<tr class="separator:ga764faa6d381a740294254d9804cf1f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155bdfb51279d49a987de39ea701ced9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;EEI)</td></tr>
<tr class="separator:ga155bdfb51279d49a987de39ea701ced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e8546f3029a90bf8302c18d99c81b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CEEI)</td></tr>
<tr class="separator:ga86e8546f3029a90bf8302c18d99c81b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ae65cbaf7542019478d2dac850c80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SEEI)</td></tr>
<tr class="separator:gab6ae65cbaf7542019478d2dac850c80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0fa9a151fe2565c07004b02c597ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERQ)</td></tr>
<tr class="separator:ga1f0fa9a151fe2565c07004b02c597ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64fff33e3c8a6b9117d4e420820ff72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SERQ)</td></tr>
<tr class="separator:ga64fff33e3c8a6b9117d4e420820ff72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c42e04f81a5dde13a21ba5a29e7768a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CDNE)</td></tr>
<tr class="separator:ga6c42e04f81a5dde13a21ba5a29e7768a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9589776b5120c824fe7e4e91887583cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SSRT)</td></tr>
<tr class="separator:ga9589776b5120c824fe7e4e91887583cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287b6a85d5d7e1c596cc752bc91effba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERR)</td></tr>
<tr class="separator:ga287b6a85d5d7e1c596cc752bc91effba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a25bacc9e5b0bee2b54320962dcd922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CINT)</td></tr>
<tr class="separator:ga7a25bacc9e5b0bee2b54320962dcd922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea04c1128a280d8ec12d38433e989f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>)</td></tr>
<tr class="separator:ga6ea04c1128a280d8ec12d38433e989f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152d6742e7c77d4ef62822bd283d3d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERR)</td></tr>
<tr class="separator:ga152d6742e7c77d4ef62822bd283d3d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f169a5241ae368b33d95d1191e0bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;HRS)</td></tr>
<tr class="separator:ga96f169a5241ae368b33d95d1191e0bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf8a4f6d4a9e3754e4f86278536d8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI3)</td></tr>
<tr class="separator:ga2bf8a4f6d4a9e3754e4f86278536d8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b4c758a6fbb34e7eac26ce130107c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI2)</td></tr>
<tr class="separator:gae1b4c758a6fbb34e7eac26ce130107c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9918ca0b50c6a964c0f4228c84cf477a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI1)</td></tr>
<tr class="separator:ga9918ca0b50c6a964c0f4228c84cf477a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17996564e21436bae440bb781b62fc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI0)</td></tr>
<tr class="separator:ga17996564e21436bae440bb781b62fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540cf71e563a3d9d3dc0970180446af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI7)</td></tr>
<tr class="separator:ga540cf71e563a3d9d3dc0970180446af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0f16c0482d6d150b387594d51bf4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI6)</td></tr>
<tr class="separator:gadf0f16c0482d6d150b387594d51bf4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373d6ba11904a8d56852f1f8364eb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI5)</td></tr>
<tr class="separator:ga3373d6ba11904a8d56852f1f8364eb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ab8bc143d570cabf1b6ae2b572c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI4)</td></tr>
<tr class="separator:ga21ab8bc143d570cabf1b6ae2b572c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5261c483b946c45d7ed9fdf47b1a34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI11)</td></tr>
<tr class="separator:gaa5261c483b946c45d7ed9fdf47b1a34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537f4bcd1dd1f0779a7b264fa10f7de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI10)</td></tr>
<tr class="separator:ga537f4bcd1dd1f0779a7b264fa10f7de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d17995d1458386ea07705da175de86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI9)</td></tr>
<tr class="separator:ga3d17995d1458386ea07705da175de86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f8017add177a2fbaea0369add2fa14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI8)</td></tr>
<tr class="separator:ga41f8017add177a2fbaea0369add2fa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c8c0dbaea753e278296288a71c23ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI15)</td></tr>
<tr class="separator:ga18c8c0dbaea753e278296288a71c23ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e2dd873969a5ff7b815f0953aac1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI14)</td></tr>
<tr class="separator:ga47e2dd873969a5ff7b815f0953aac1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f3ecabededad6f1746d4037c8b69dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI13)</td></tr>
<tr class="separator:ga06f3ecabededad6f1746d4037c8b69dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc753dbf48306f87b47a395801d548d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI12)</td></tr>
<tr class="separator:gafc753dbf48306f87b47a395801d548d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab407776ade2423789a87e00dcd45d481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SADDR)</td></tr>
<tr class="separator:gab407776ade2423789a87e00dcd45d481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9d9a137240bea3c222bdbdb6811311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SOFF)</td></tr>
<tr class="separator:gacd9d9a137240bea3c222bdbdb6811311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6892f2d2baef551540d1763d734ae7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].ATTR)</td></tr>
<tr class="separator:ga6892f2d2baef551540d1763d734ae7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c67b54d914f10dff1edc833f7947859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLNO)</td></tr>
<tr class="separator:ga1c67b54d914f10dff1edc833f7947859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab232116ded8bac724f9bf9798256e399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFNO)</td></tr>
<tr class="separator:gab232116ded8bac724f9bf9798256e399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5fa2373c445db5628dc17b599fea75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFYES)</td></tr>
<tr class="separator:gaea5fa2373c445db5628dc17b599fea75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012ee210e5fe3243cf0d5090d59f9b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SLAST)</td></tr>
<tr class="separator:ga012ee210e5fe3243cf0d5090d59f9b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a12a88db406b5faadfcb8ae108ad53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DADDR)</td></tr>
<tr class="separator:gae2a12a88db406b5faadfcb8ae108ad53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2ec5d178da38a609670b33ca2b4ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DOFF)</td></tr>
<tr class="separator:ga6d2ec5d178da38a609670b33ca2b4ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2b334ee966aaed7d97a12b2f21e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKNO)</td></tr>
<tr class="separator:ga6f2b334ee966aaed7d97a12b2f21e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf014ca6b4a7bf454a74811b30aae01e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKYES)</td></tr>
<tr class="separator:gaf014ca6b4a7bf454a74811b30aae01e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefaeb95e9b7a2fb1199c2f181ac634d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DLAST_SGA)</td></tr>
<tr class="separator:gaaefaeb95e9b7a2fb1199c2f181ac634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194fd4b02627791836763868c2b84261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CSR)</td></tr>
<tr class="separator:ga194fd4b02627791836763868c2b84261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef38b025993510e86935a83451644087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKNO)</td></tr>
<tr class="separator:gaef38b025993510e86935a83451644087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fd4f8696355df5a5562f1a9ab75d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKYES)</td></tr>
<tr class="separator:ga06fd4f8696355df5a5562f1a9ab75d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc38bcb982272f5eaf2b00932f9a68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacfc38bcb982272f5eaf2b00932f9a68e">DMA_CR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gacfc38bcb982272f5eaf2b00932f9a68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c45f5cf45e7046a88e8d2d8d495bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20c45f5cf45e7046a88e8d2d8d495bd1">DMA_ES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga20c45f5cf45e7046a88e8d2d8d495bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd6dd657e5b4c8454d1b5caa49a99d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabcd6dd657e5b4c8454d1b5caa49a99d6">DMA_ERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gabcd6dd657e5b4c8454d1b5caa49a99d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3adc57a31ceb8782a86a5cc60176411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac3adc57a31ceb8782a86a5cc60176411">DMA_EEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gac3adc57a31ceb8782a86a5cc60176411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde1a16e8169bd2f794f09b35eda35ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gadde1a16e8169bd2f794f09b35eda35ce">DMA_CEEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gadde1a16e8169bd2f794f09b35eda35ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2f2f14616794b02c4790d48584ff8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaee2f2f14616794b02c4790d48584ff8f">DMA_SEEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaee2f2f14616794b02c4790d48584ff8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607c90ad4fb4b0b66d1be715779cb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga607c90ad4fb4b0b66d1be715779cb203">DMA_CERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga607c90ad4fb4b0b66d1be715779cb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7e6d6e1af2f8812b0dcea5515f17c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1e7e6d6e1af2f8812b0dcea5515f17c2">DMA_SERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1e7e6d6e1af2f8812b0dcea5515f17c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cb3741abe78ef798505349e81506ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga10cb3741abe78ef798505349e81506ae">DMA_CDNE</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga10cb3741abe78ef798505349e81506ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bd6e16118c7da94ca9ef15ee4ab8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga85bd6e16118c7da94ca9ef15ee4ab8a6">DMA_SSRT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga85bd6e16118c7da94ca9ef15ee4ab8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a112bffb4149f62fb89c8c347489eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga36a112bffb4149f62fb89c8c347489eb">DMA_CERR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga36a112bffb4149f62fb89c8c347489eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3f99f6321eb4a15d39f86d4b769f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a3f99f6321eb4a15d39f86d4b769f25">DMA_CINT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1a3f99f6321eb4a15d39f86d4b769f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b70381292eb5e6c81ed94f35740d50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b70381292eb5e6c81ed94f35740d50e">DMA_INT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga2b70381292eb5e6c81ed94f35740d50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f8a584f53a2dd1e20b96c901e3713c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15f8a584f53a2dd1e20b96c901e3713c">DMA_ERR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga15f8a584f53a2dd1e20b96c901e3713c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa4785c7d286d1dd6323668a2ea0a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9fa4785c7d286d1dd6323668a2ea0a71">DMA_HRS</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga9fa4785c7d286d1dd6323668a2ea0a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaeec02168539d318e5fb4712c7e67ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaaeec02168539d318e5fb4712c7e67ce">DMA_DCHPRI3</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaaaeec02168539d318e5fb4712c7e67ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df073f07070e567ee787d00c16301be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1df073f07070e567ee787d00c16301be">DMA_DCHPRI2</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1df073f07070e567ee787d00c16301be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e7c295d5ca56bc399faf19a37ef42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga76e7c295d5ca56bc399faf19a37ef42c">DMA_DCHPRI1</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga76e7c295d5ca56bc399faf19a37ef42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67249d64c9ef3a81228f2ec44d7ca36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga67249d64c9ef3a81228f2ec44d7ca36d">DMA_DCHPRI0</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga67249d64c9ef3a81228f2ec44d7ca36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0">DMA_DCHPRI7</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f7ee25334f66d5cea20016aa7e0821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf1f7ee25334f66d5cea20016aa7e0821">DMA_DCHPRI6</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaf1f7ee25334f66d5cea20016aa7e0821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885f69c4e9d8b54baf8f61ff7f23160c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga885f69c4e9d8b54baf8f61ff7f23160c">DMA_DCHPRI5</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga885f69c4e9d8b54baf8f61ff7f23160c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fdd276e7c0e2b8443e4400285f5005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae9fdd276e7c0e2b8443e4400285f5005">DMA_DCHPRI4</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gae9fdd276e7c0e2b8443e4400285f5005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8f37ab777e5f4420b8b51d41ed3e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace8f37ab777e5f4420b8b51d41ed3e7e">DMA_DCHPRI11</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gace8f37ab777e5f4420b8b51d41ed3e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92129b5f079accaa56edcb1d3c8a2e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga92129b5f079accaa56edcb1d3c8a2e54">DMA_DCHPRI10</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga92129b5f079accaa56edcb1d3c8a2e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c067a6f739866ed74edc186a33bacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1c067a6f739866ed74edc186a33bacd">DMA_DCHPRI9</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gab1c067a6f739866ed74edc186a33bacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e838b2979d030aeeb199c6c7a524ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9e838b2979d030aeeb199c6c7a524ef6">DMA_DCHPRI8</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga9e838b2979d030aeeb199c6c7a524ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d303eee0513e2aad25dbc591e122aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad2d303eee0513e2aad25dbc591e122aa">DMA_DCHPRI15</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gad2d303eee0513e2aad25dbc591e122aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1faac5078cb919161bb17ef0c43fdf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1faac5078cb919161bb17ef0c43fdf43">DMA_DCHPRI14</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1faac5078cb919161bb17ef0c43fdf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4d800d93634c0a81ab21774ee91c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7e4d800d93634c0a81ab21774ee91c2c">DMA_DCHPRI13</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga7e4d800d93634c0a81ab21774ee91c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a98fb6668d60e5876c27ed2073e114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga30a98fb6668d60e5876c27ed2073e114">DMA_DCHPRI12</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga30a98fb6668d60e5876c27ed2073e114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c95bf7de504481d8a778c6210c2dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga84c95bf7de504481d8a778c6210c2dff">DMA_TCD0_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga84c95bf7de504481d8a778c6210c2dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd045ae026df1eef839ebe090004da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6cd045ae026df1eef839ebe090004da8">DMA_TCD0_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga6cd045ae026df1eef839ebe090004da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0b2fdf139a36d75c53d4865c9110ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacd0b2fdf139a36d75c53d4865c9110ab">DMA_TCD0_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gacd0b2fdf139a36d75c53d4865c9110ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df3a3da857eb88f77c73070f6724e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6df3a3da857eb88f77c73070f6724e5b">DMA_TCD0_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga6df3a3da857eb88f77c73070f6724e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442f8530b6e3de8a52be316ad67f398a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga442f8530b6e3de8a52be316ad67f398a">DMA_TCD0_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga442f8530b6e3de8a52be316ad67f398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d4550b098b51609522217ce553a037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac8d4550b098b51609522217ce553a037">DMA_TCD0_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gac8d4550b098b51609522217ce553a037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e23f24daf65d1eb0e6839272544261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5e23f24daf65d1eb0e6839272544261a">DMA_TCD0_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga5e23f24daf65d1eb0e6839272544261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3f8d47687e097095364c5ecccf58c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaa3f8d47687e097095364c5ecccf58c9">DMA_TCD0_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaaa3f8d47687e097095364c5ecccf58c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660879131747c3bd7f21daa0a826b016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga660879131747c3bd7f21daa0a826b016">DMA_TCD0_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga660879131747c3bd7f21daa0a826b016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf189723f0b4d98fffdf6860fcb74177d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf189723f0b4d98fffdf6860fcb74177d">DMA_TCD0_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaf189723f0b4d98fffdf6860fcb74177d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9402d88f1a2681a38ed38bfdb2a94969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9402d88f1a2681a38ed38bfdb2a94969">DMA_TCD0_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga9402d88f1a2681a38ed38bfdb2a94969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ffe01080735f9e83554fde2f73148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaca4ffe01080735f9e83554fde2f73148">DMA_TCD0_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaca4ffe01080735f9e83554fde2f73148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6031712fe92a2e0866b5cdaedbc09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac6c6031712fe92a2e0866b5cdaedbc09">DMA_TCD0_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gac6c6031712fe92a2e0866b5cdaedbc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96730875a7b5ef4cc612fca19996a011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96730875a7b5ef4cc612fca19996a011">DMA_TCD0_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga96730875a7b5ef4cc612fca19996a011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2521a084ea42e98eeceb804e5f7ecb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2521a084ea42e98eeceb804e5f7ecb76">DMA_TCD0_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga2521a084ea42e98eeceb804e5f7ecb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94212bd95654bfd40e69abc92d60ba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga94212bd95654bfd40e69abc92d60ba81">DMA_TCD1_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga94212bd95654bfd40e69abc92d60ba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef23070556cc663eb4b1189fb07e121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2ef23070556cc663eb4b1189fb07e121">DMA_TCD1_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga2ef23070556cc663eb4b1189fb07e121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a0c29d2a82a8e6bd8f88bb52ab5210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga39a0c29d2a82a8e6bd8f88bb52ab5210">DMA_TCD1_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga39a0c29d2a82a8e6bd8f88bb52ab5210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815c5f40d67ad04ac54fdb097ba16f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga815c5f40d67ad04ac54fdb097ba16f7f">DMA_TCD1_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga815c5f40d67ad04ac54fdb097ba16f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f0e77e436a6181f1de8a5c76f852e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad6f0e77e436a6181f1de8a5c76f852e4">DMA_TCD1_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gad6f0e77e436a6181f1de8a5c76f852e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca874a7a0dda11149a7ffbc59fd4f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabca874a7a0dda11149a7ffbc59fd4f67">DMA_TCD1_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gabca874a7a0dda11149a7ffbc59fd4f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac992fd61ac9973b0084946fe63e7ace5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac992fd61ac9973b0084946fe63e7ace5">DMA_TCD1_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gac992fd61ac9973b0084946fe63e7ace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de728ad39398928b18756cb20c98d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9de728ad39398928b18756cb20c98d18">DMA_TCD1_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga9de728ad39398928b18756cb20c98d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5357bc3c3f4f2ed192af2623a8599918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5357bc3c3f4f2ed192af2623a8599918">DMA_TCD1_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga5357bc3c3f4f2ed192af2623a8599918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0483f14cbe1f3dbacf9b8047cf810d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9e0483f14cbe1f3dbacf9b8047cf810d">DMA_TCD1_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga9e0483f14cbe1f3dbacf9b8047cf810d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fe722e1649c6b4bc4c6bccecdda99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga93fe722e1649c6b4bc4c6bccecdda99f">DMA_TCD1_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga93fe722e1649c6b4bc4c6bccecdda99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7ae95d1847471177772eff5d38b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8e7ae95d1847471177772eff5d38b78b">DMA_TCD1_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga8e7ae95d1847471177772eff5d38b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad240efa4ab3711d61d1b82c5eedae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacad240efa4ab3711d61d1b82c5eedae2">DMA_TCD1_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gacad240efa4ab3711d61d1b82c5eedae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898031f3c7ec06acd31e0daee2d983d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga898031f3c7ec06acd31e0daee2d983d3">DMA_TCD1_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga898031f3c7ec06acd31e0daee2d983d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0484b8606e5656a358ba3a3a1e7f7623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0484b8606e5656a358ba3a3a1e7f7623">DMA_TCD1_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga0484b8606e5656a358ba3a3a1e7f7623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ffbc1cb0292663f36900d4e1c25580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad1ffbc1cb0292663f36900d4e1c25580">DMA_TCD2_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gad1ffbc1cb0292663f36900d4e1c25580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778e50197a65e123a80815d1870b42b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga778e50197a65e123a80815d1870b42b0">DMA_TCD2_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga778e50197a65e123a80815d1870b42b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a70afba86453e8b5e9c89f22a11412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18a70afba86453e8b5e9c89f22a11412">DMA_TCD2_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga18a70afba86453e8b5e9c89f22a11412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7eefc1531e30e8f88f39e91f8468244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa7eefc1531e30e8f88f39e91f8468244">DMA_TCD2_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa7eefc1531e30e8f88f39e91f8468244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a66b7923ef33c03d078edaf888dbe50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9a66b7923ef33c03d078edaf888dbe50">DMA_TCD2_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga9a66b7923ef33c03d078edaf888dbe50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2118daf31ada0b80777846e3a4392d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2118daf31ada0b80777846e3a4392d4">DMA_TCD2_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gae2118daf31ada0b80777846e3a4392d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05cc6cdf9d615cc8fdcaae8878e71c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa05cc6cdf9d615cc8fdcaae8878e71c2">DMA_TCD2_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa05cc6cdf9d615cc8fdcaae8878e71c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9b29c3d17e214a72000e9c5920978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c9b29c3d17e214a72000e9c5920978f">DMA_TCD2_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga2c9b29c3d17e214a72000e9c5920978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e">DMA_TCD2_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7002957f90bec11cfb5acbdafd3c3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa7002957f90bec11cfb5acbdafd3c3b2">DMA_TCD2_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa7002957f90bec11cfb5acbdafd3c3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cb3dda75d3169276a55872ec2ac0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga63cb3dda75d3169276a55872ec2ac0a3">DMA_TCD2_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga63cb3dda75d3169276a55872ec2ac0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03556e18fbd384f9629fc80815c370ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga03556e18fbd384f9629fc80815c370ac">DMA_TCD2_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga03556e18fbd384f9629fc80815c370ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868475048617575cf190c20189c586ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga868475048617575cf190c20189c586ee">DMA_TCD2_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga868475048617575cf190c20189c586ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27b02c8585b159ffc7b78f32c3d7b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa27b02c8585b159ffc7b78f32c3d7b2d">DMA_TCD2_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa27b02c8585b159ffc7b78f32c3d7b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7105375c432e810701dc580bbe2c97f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7105375c432e810701dc580bbe2c97f7">DMA_TCD2_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga7105375c432e810701dc580bbe2c97f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae015b1c8ea3e04489c82a43512f27ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae015b1c8ea3e04489c82a43512f27ab1">DMA_TCD3_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gae015b1c8ea3e04489c82a43512f27ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15058eb1943489c3a2f36308d61fd628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15058eb1943489c3a2f36308d61fd628">DMA_TCD3_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga15058eb1943489c3a2f36308d61fd628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2782d5194fea9642ce17125a8c1b8e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2782d5194fea9642ce17125a8c1b8e67">DMA_TCD3_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga2782d5194fea9642ce17125a8c1b8e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19846e750847e4f60b1e73fed4224075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga19846e750847e4f60b1e73fed4224075">DMA_TCD3_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga19846e750847e4f60b1e73fed4224075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bc0c9aad4d4aad6febd15eb31cc834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15bc0c9aad4d4aad6febd15eb31cc834">DMA_TCD3_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga15bc0c9aad4d4aad6febd15eb31cc834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dd0db34f893d8115cc7bf6f0bd5a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab3dd0db34f893d8115cc7bf6f0bd5a07">DMA_TCD3_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gab3dd0db34f893d8115cc7bf6f0bd5a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a5b45233b7f24c770759413cbbb8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae3a5b45233b7f24c770759413cbbb8bd">DMA_TCD3_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gae3a5b45233b7f24c770759413cbbb8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0aa21f0dc3f9be0643931ee4af148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga00d0aa21f0dc3f9be0643931ee4af148">DMA_TCD3_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga00d0aa21f0dc3f9be0643931ee4af148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dd71cc6246dba8d54263a5244d8462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20dd71cc6246dba8d54263a5244d8462">DMA_TCD3_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga20dd71cc6246dba8d54263a5244d8462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f6258ced19b6d5b2589bb46ab8014d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac7f6258ced19b6d5b2589bb46ab8014d">DMA_TCD3_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gac7f6258ced19b6d5b2589bb46ab8014d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8907e1cd9237bc52b3f58c16389781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4a8907e1cd9237bc52b3f58c16389781">DMA_TCD3_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga4a8907e1cd9237bc52b3f58c16389781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4b16e69f639dffe7081c7e8b083cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5a4b16e69f639dffe7081c7e8b083cbe">DMA_TCD3_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga5a4b16e69f639dffe7081c7e8b083cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd4b37d23c6c4cd59c8e75abc49a620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4cd4b37d23c6c4cd59c8e75abc49a620">DMA_TCD3_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga4cd4b37d23c6c4cd59c8e75abc49a620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8e5cd5463badcff9d9de63e01ba131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3b8e5cd5463badcff9d9de63e01ba131">DMA_TCD3_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga3b8e5cd5463badcff9d9de63e01ba131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fb2452c2df35600818d0dc072bb308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga78fb2452c2df35600818d0dc072bb308">DMA_TCD3_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga78fb2452c2df35600818d0dc072bb308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc7248c1aac9b222666d2527404eb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6cc7248c1aac9b222666d2527404eb72">DMA_TCD4_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga6cc7248c1aac9b222666d2527404eb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5daecfc1646478ddba0208c44bd95de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5daecfc1646478ddba0208c44bd95de">DMA_TCD4_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac5daecfc1646478ddba0208c44bd95de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8951a9fcbce81a5a61e455663f75b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafd8951a9fcbce81a5a61e455663f75b6">DMA_TCD4_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gafd8951a9fcbce81a5a61e455663f75b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f1f1198c82e029336d290baffd758a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15f1f1198c82e029336d290baffd758a">DMA_TCD4_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga15f1f1198c82e029336d290baffd758a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6366797b418a1074278f15243b4ef66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6366797b418a1074278f15243b4ef66c">DMA_TCD4_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga6366797b418a1074278f15243b4ef66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf819508a4a70a0d564efc5f86e92ce3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf819508a4a70a0d564efc5f86e92ce3e">DMA_TCD4_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gaf819508a4a70a0d564efc5f86e92ce3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9552b10b44987816c32f2122c2f6dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac9552b10b44987816c32f2122c2f6dc7">DMA_TCD4_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac9552b10b44987816c32f2122c2f6dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad344471a51f038a6669dbb0d31f8406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad344471a51f038a6669dbb0d31f8406c">DMA_TCD4_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gad344471a51f038a6669dbb0d31f8406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace552f45c71998efe2fe0ae26939f548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace552f45c71998efe2fe0ae26939f548">DMA_TCD4_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gace552f45c71998efe2fe0ae26939f548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11418abcfba691b0c95b6996829e4398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga11418abcfba691b0c95b6996829e4398">DMA_TCD4_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga11418abcfba691b0c95b6996829e4398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ae40aad0685169fe662966b2093e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5f9ae40aad0685169fe662966b2093e7">DMA_TCD4_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga5f9ae40aad0685169fe662966b2093e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087e361e7331f84abef82e41a3c6961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga087e361e7331f84abef82e41a3c6961f">DMA_TCD4_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga087e361e7331f84abef82e41a3c6961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4c75adfdd4fccd9a457a92aab5ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2a4c75adfdd4fccd9a457a92aab5ebb3">DMA_TCD4_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga2a4c75adfdd4fccd9a457a92aab5ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026a693d34bf8ae3c371c5f4ce25e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga026a693d34bf8ae3c371c5f4ce25e073">DMA_TCD4_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga026a693d34bf8ae3c371c5f4ce25e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e84c3dc53946dfd4bcd461b1620963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac0e84c3dc53946dfd4bcd461b1620963">DMA_TCD4_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac0e84c3dc53946dfd4bcd461b1620963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c1585febc1f3f13c83d52b7a48d57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga32c1585febc1f3f13c83d52b7a48d57e">DMA_TCD5_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga32c1585febc1f3f13c83d52b7a48d57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299ca77e3ea01fa9a38285be053705e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga299ca77e3ea01fa9a38285be053705e0">DMA_TCD5_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga299ca77e3ea01fa9a38285be053705e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731feb22fa7733ad23173ed440d37836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga731feb22fa7733ad23173ed440d37836">DMA_TCD5_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga731feb22fa7733ad23173ed440d37836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b5c66904988988e6cadca4fb8428f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5b5c66904988988e6cadca4fb8428f2">DMA_TCD5_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gac5b5c66904988988e6cadca4fb8428f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8751f24b9f2e3d213a219e5b42f9e642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8751f24b9f2e3d213a219e5b42f9e642">DMA_TCD5_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga8751f24b9f2e3d213a219e5b42f9e642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2dc1bbc567fb9b81593ca3e926089b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c2dc1bbc567fb9b81593ca3e926089b">DMA_TCD5_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga2c2dc1bbc567fb9b81593ca3e926089b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6300280a7a20a56a96584820c6942421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6300280a7a20a56a96584820c6942421">DMA_TCD5_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga6300280a7a20a56a96584820c6942421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9396476f6de4566cf2caef66b2e6b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf9396476f6de4566cf2caef66b2e6b56">DMA_TCD5_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gaf9396476f6de4566cf2caef66b2e6b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed65b973d5ac8e9dbb0bf825058f6b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaed65b973d5ac8e9dbb0bf825058f6b80">DMA_TCD5_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gaed65b973d5ac8e9dbb0bf825058f6b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9">DMA_TCD5_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893ee9571766a4deef0040cc52f0f353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga893ee9571766a4deef0040cc52f0f353">DMA_TCD5_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga893ee9571766a4deef0040cc52f0f353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b181f26b13735d9b3d366f746b0995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48b181f26b13735d9b3d366f746b0995">DMA_TCD5_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga48b181f26b13735d9b3d366f746b0995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f0f7acf8241ec5707391950832b8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga21f0f7acf8241ec5707391950832b8bf">DMA_TCD5_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga21f0f7acf8241ec5707391950832b8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a45975974259d9c0822a80fc4235b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16a45975974259d9c0822a80fc4235b5">DMA_TCD5_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga16a45975974259d9c0822a80fc4235b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c9d47975d63acab5c79b21b8fa0631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga07c9d47975d63acab5c79b21b8fa0631">DMA_TCD5_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga07c9d47975d63acab5c79b21b8fa0631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f41c78fcfe67fb12a25ecf7df8f9127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0f41c78fcfe67fb12a25ecf7df8f9127">DMA_TCD6_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga0f41c78fcfe67fb12a25ecf7df8f9127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85de51a9a8986d8268f7f1f27bfb00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac85de51a9a8986d8268f7f1f27bfb00f">DMA_TCD6_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gac85de51a9a8986d8268f7f1f27bfb00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bce2367a1fe49658e389384bede7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0bce2367a1fe49658e389384bede7937">DMA_TCD6_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga0bce2367a1fe49658e389384bede7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df3e27b1d307f3799a0518af5e77b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5df3e27b1d307f3799a0518af5e77b5d">DMA_TCD6_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga5df3e27b1d307f3799a0518af5e77b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665fe503506ca6d695a7b3520579678f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga665fe503506ca6d695a7b3520579678f">DMA_TCD6_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga665fe503506ca6d695a7b3520579678f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f055c822e10a2c8cfdcddd8bdc61bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18f055c822e10a2c8cfdcddd8bdc61bc">DMA_TCD6_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga18f055c822e10a2c8cfdcddd8bdc61bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672ec28af0a73ea4d68fd67e1c00c2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga672ec28af0a73ea4d68fd67e1c00c2cf">DMA_TCD6_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga672ec28af0a73ea4d68fd67e1c00c2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48867e3ab689be488624b105f0096275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48867e3ab689be488624b105f0096275">DMA_TCD6_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga48867e3ab689be488624b105f0096275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5f76022fb322b6ad46f22afc87d44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4e5f76022fb322b6ad46f22afc87d44c">DMA_TCD6_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga4e5f76022fb322b6ad46f22afc87d44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ec616b075a507b1d33d7783bd9e5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae0ec616b075a507b1d33d7783bd9e5a1">DMA_TCD6_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gae0ec616b075a507b1d33d7783bd9e5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e433ef28a7aafd62a976c1537b586a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3e433ef28a7aafd62a976c1537b586a1">DMA_TCD6_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga3e433ef28a7aafd62a976c1537b586a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462831fecef10ad2b3be07101cc4a0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga462831fecef10ad2b3be07101cc4a0cb">DMA_TCD6_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga462831fecef10ad2b3be07101cc4a0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd4e9ae86d78c4a625a97dbf5871935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaafd4e9ae86d78c4a625a97dbf5871935">DMA_TCD6_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gaafd4e9ae86d78c4a625a97dbf5871935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48649fc22420475f667d80c10c46ed68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48649fc22420475f667d80c10c46ed68">DMA_TCD6_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga48649fc22420475f667d80c10c46ed68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb4f9b6a33d34236f2d0dbaabbe44b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6fb4f9b6a33d34236f2d0dbaabbe44b1">DMA_TCD6_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga6fb4f9b6a33d34236f2d0dbaabbe44b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c17a6742312a4098c6492219ff8807e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c17a6742312a4098c6492219ff8807e">DMA_TCD7_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga2c17a6742312a4098c6492219ff8807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae369bbdf8d7426f5285a701adc541862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae369bbdf8d7426f5285a701adc541862">DMA_TCD7_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:gae369bbdf8d7426f5285a701adc541862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948cb5ad1adb59b3c6b0560f2529efbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga948cb5ad1adb59b3c6b0560f2529efbe">DMA_TCD7_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga948cb5ad1adb59b3c6b0560f2529efbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b7288144f75de7dc00a04c099653f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga110b7288144f75de7dc00a04c099653f">DMA_TCD7_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga110b7288144f75de7dc00a04c099653f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dea6a9aae6fc4c980f6f7a3809c93db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6dea6a9aae6fc4c980f6f7a3809c93db">DMA_TCD7_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga6dea6a9aae6fc4c980f6f7a3809c93db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081d406e1d570ce8c4a6c977e00d0201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga081d406e1d570ce8c4a6c977e00d0201">DMA_TCD7_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga081d406e1d570ce8c4a6c977e00d0201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c071968c6d2421889098ea4f55c68e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5c071968c6d2421889098ea4f55c68e0">DMA_TCD7_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga5c071968c6d2421889098ea4f55c68e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a521a7dfdbf6626ffcaaccaca1eed27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a521a7dfdbf6626ffcaaccaca1eed27">DMA_TCD7_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga1a521a7dfdbf6626ffcaaccaca1eed27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51be79805d416f10b5705f324a660b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga51be79805d416f10b5705f324a660b5c">DMA_TCD7_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga51be79805d416f10b5705f324a660b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031018c1c2650eee7cf7606861bf9fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga031018c1c2650eee7cf7606861bf9fba">DMA_TCD7_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga031018c1c2650eee7cf7606861bf9fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7595d3fc88edbc275e9f21568d55e382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7595d3fc88edbc275e9f21568d55e382">DMA_TCD7_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga7595d3fc88edbc275e9f21568d55e382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e818dc306809fc9a3a2b7e46a69ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga23e818dc306809fc9a3a2b7e46a69ef0">DMA_TCD7_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga23e818dc306809fc9a3a2b7e46a69ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5e4f7009e022d05759c2c0fe27f647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3e5e4f7009e022d05759c2c0fe27f647">DMA_TCD7_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga3e5e4f7009e022d05759c2c0fe27f647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ee5bb622bffc9bb99342293afbd4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga52ee5bb622bffc9bb99342293afbd4ba">DMA_TCD7_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga52ee5bb622bffc9bb99342293afbd4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ea45ae3f261c96d302fc05caf8c74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga93ea45ae3f261c96d302fc05caf8c74f">DMA_TCD7_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga93ea45ae3f261c96d302fc05caf8c74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20929e81a1414d68284332fe54c3394e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20929e81a1414d68284332fe54c3394e">DMA_TCD8_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga20929e81a1414d68284332fe54c3394e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1105a5f653de713708697e108fa31fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1105a5f653de713708697e108fa31fd">DMA_TCD8_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gab1105a5f653de713708697e108fa31fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13699886fa956fad85a58d6e9caa8692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga13699886fa956fad85a58d6e9caa8692">DMA_TCD8_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga13699886fa956fad85a58d6e9caa8692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf790a6c71e0fbfc98f7c7edea11862e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf790a6c71e0fbfc98f7c7edea11862e7">DMA_TCD8_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gaf790a6c71e0fbfc98f7c7edea11862e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ff09bfa732b7e37ba88433b2a69e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2ff09bfa732b7e37ba88433b2a69e39">DMA_TCD8_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gae2ff09bfa732b7e37ba88433b2a69e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16dfd53221d052e7931b716d37783ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16dfd53221d052e7931b716d37783ecc">DMA_TCD8_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga16dfd53221d052e7931b716d37783ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c48604678432613c2255a9ccf1ee23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3c48604678432613c2255a9ccf1ee23c">DMA_TCD8_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga3c48604678432613c2255a9ccf1ee23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6585193ba70d793fa96c368446847218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6585193ba70d793fa96c368446847218">DMA_TCD8_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga6585193ba70d793fa96c368446847218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87de01c15f745a0d3fb02b2b0b13764c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga87de01c15f745a0d3fb02b2b0b13764c">DMA_TCD8_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga87de01c15f745a0d3fb02b2b0b13764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da76173da694902dd5e5974ed7f9efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6da76173da694902dd5e5974ed7f9efd">DMA_TCD8_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga6da76173da694902dd5e5974ed7f9efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a4aaa8869815edf82c900a92bdfe92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae6a4aaa8869815edf82c900a92bdfe92">DMA_TCD8_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gae6a4aaa8869815edf82c900a92bdfe92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1337c2ad5e7240758afd7abec5e06af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1337c2ad5e7240758afd7abec5e06af4">DMA_TCD8_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga1337c2ad5e7240758afd7abec5e06af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803ebab170f7e3a1979cb7e9a58d3f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga803ebab170f7e3a1979cb7e9a58d3f1c">DMA_TCD8_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga803ebab170f7e3a1979cb7e9a58d3f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d20f91416d78e491c9f030b53cc7bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4d20f91416d78e491c9f030b53cc7bcf">DMA_TCD8_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga4d20f91416d78e491c9f030b53cc7bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad040442b5582baa8e415dd881c0ad939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad040442b5582baa8e415dd881c0ad939">DMA_TCD8_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gad040442b5582baa8e415dd881c0ad939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfaa87b6ce7fcca896ef0bea621484b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabfaa87b6ce7fcca896ef0bea621484b0">DMA_TCD9_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gabfaa87b6ce7fcca896ef0bea621484b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa3ee648910ce0b3f958f9fba8109bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9fa3ee648910ce0b3f958f9fba8109bd">DMA_TCD9_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga9fa3ee648910ce0b3f958f9fba8109bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bfe174e41a010fa81140945c342ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab5bfe174e41a010fa81140945c342ef9">DMA_TCD9_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gab5bfe174e41a010fa81140945c342ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2580532266e2bfb8626521ed50bf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2e2580532266e2bfb8626521ed50bf5d">DMA_TCD9_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga2e2580532266e2bfb8626521ed50bf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab692893ea10469e543391d042aad45e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab692893ea10469e543391d042aad45e1">DMA_TCD9_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gab692893ea10469e543391d042aad45e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9eab72523f41a399f2f7201429d28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a9eab72523f41a399f2f7201429d28d">DMA_TCD9_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga1a9eab72523f41a399f2f7201429d28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4d11e5b7029e3466399882977542f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabce4d11e5b7029e3466399882977542f">DMA_TCD9_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gabce4d11e5b7029e3466399882977542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acd2cbb405259e09039ecddb5a0b278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9acd2cbb405259e09039ecddb5a0b278">DMA_TCD9_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga9acd2cbb405259e09039ecddb5a0b278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a52f2942d7c84c64a15aaa7d8d989ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a52f2942d7c84c64a15aaa7d8d989ec">DMA_TCD9_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga1a52f2942d7c84c64a15aaa7d8d989ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058c1b0e7625a041c6fff963a6de5af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga058c1b0e7625a041c6fff963a6de5af9">DMA_TCD9_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga058c1b0e7625a041c6fff963a6de5af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2e7773109a62951a808fab4a29515f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0d2e7773109a62951a808fab4a29515f">DMA_TCD9_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga0d2e7773109a62951a808fab4a29515f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec6976994ee346eac1875e848eb5468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0ec6976994ee346eac1875e848eb5468">DMA_TCD9_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga0ec6976994ee346eac1875e848eb5468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749263dc7d3a0d1a02d6446098555380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga749263dc7d3a0d1a02d6446098555380">DMA_TCD9_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga749263dc7d3a0d1a02d6446098555380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23dc537bb2e195e067b8e949e20f7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad23dc537bb2e195e067b8e949e20f7ed">DMA_TCD9_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gad23dc537bb2e195e067b8e949e20f7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256aa9d7f919cfb32f87d4e828ed7771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga256aa9d7f919cfb32f87d4e828ed7771">DMA_TCD9_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga256aa9d7f919cfb32f87d4e828ed7771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43def64208954cf8918f00a5c2e8a5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga43def64208954cf8918f00a5c2e8a5c3">DMA_TCD10_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga43def64208954cf8918f00a5c2e8a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1785c39374b58b8f0fb1fee6557b8c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1785c39374b58b8f0fb1fee6557b8c9e">DMA_TCD10_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga1785c39374b58b8f0fb1fee6557b8c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce82c87fd6f3680ce6c8deceb6653e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4ce82c87fd6f3680ce6c8deceb6653e7">DMA_TCD10_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4ce82c87fd6f3680ce6c8deceb6653e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4485cacfcff76d14742c66de54736970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4485cacfcff76d14742c66de54736970">DMA_TCD10_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4485cacfcff76d14742c66de54736970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9e594844e687369d3029dc568e2892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4d9e594844e687369d3029dc568e2892">DMA_TCD10_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4d9e594844e687369d3029dc568e2892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f9361236c52b090f87c26ef140b940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga90f9361236c52b090f87c26ef140b940">DMA_TCD10_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga90f9361236c52b090f87c26ef140b940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb4717fe169f84271e8975cc5903950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8cb4717fe169f84271e8975cc5903950">DMA_TCD10_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga8cb4717fe169f84271e8975cc5903950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659dd82f494760eb11d0dcb7abe58624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga659dd82f494760eb11d0dcb7abe58624">DMA_TCD10_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga659dd82f494760eb11d0dcb7abe58624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4889efa76dd652b839b05370678f1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad4889efa76dd652b839b05370678f1c9">DMA_TCD10_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gad4889efa76dd652b839b05370678f1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb96c7d83ed3e4a7d09e164668dbfb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacb96c7d83ed3e4a7d09e164668dbfb40">DMA_TCD10_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gacb96c7d83ed3e4a7d09e164668dbfb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9afa879af2aa3200e1f24dd95c92de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4a9afa879af2aa3200e1f24dd95c92de">DMA_TCD10_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4a9afa879af2aa3200e1f24dd95c92de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1953e0548e3e985d1132f7c5751734b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf1953e0548e3e985d1132f7c5751734b">DMA_TCD10_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gaf1953e0548e3e985d1132f7c5751734b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f12de22dcf7bd42da746bf250ed09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga105f12de22dcf7bd42da746bf250ed09">DMA_TCD10_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga105f12de22dcf7bd42da746bf250ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c8aa9c1103e0a6d92468dcb8cd26f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga72c8aa9c1103e0a6d92468dcb8cd26f7">DMA_TCD10_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga72c8aa9c1103e0a6d92468dcb8cd26f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79afca17304b865c762c118811ecf7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga79afca17304b865c762c118811ecf7be">DMA_TCD10_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga79afca17304b865c762c118811ecf7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcf60dc4fafbaba4ef0aa8078c16b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafdcf60dc4fafbaba4ef0aa8078c16b83">DMA_TCD11_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gafdcf60dc4fafbaba4ef0aa8078c16b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ede423859738cb80ae588f482043bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga75ede423859738cb80ae588f482043bb">DMA_TCD11_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga75ede423859738cb80ae588f482043bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4350d724768dbdc84d993c564d3e0c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4350d724768dbdc84d993c564d3e0c4d">DMA_TCD11_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga4350d724768dbdc84d993c564d3e0c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e90b84c561b0753b53a9c503e41757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga31e90b84c561b0753b53a9c503e41757">DMA_TCD11_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga31e90b84c561b0753b53a9c503e41757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7eeff6c1ac1ce7329ce41ed9094618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1e7eeff6c1ac1ce7329ce41ed9094618">DMA_TCD11_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga1e7eeff6c1ac1ce7329ce41ed9094618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb040bb89b2c7e0e133670971a228ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5eb040bb89b2c7e0e133670971a228ef">DMA_TCD11_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga5eb040bb89b2c7e0e133670971a228ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcae252b374277bc2405a856023d0393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabcae252b374277bc2405a856023d0393">DMA_TCD11_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gabcae252b374277bc2405a856023d0393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85eb84f9db603a9914f8083f55c8091c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga85eb84f9db603a9914f8083f55c8091c">DMA_TCD11_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga85eb84f9db603a9914f8083f55c8091c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5dd3f7a538782a6fd6c61bd364a60b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5dd3f7a538782a6fd6c61bd364a60b6">DMA_TCD11_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gac5dd3f7a538782a6fd6c61bd364a60b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6d29f6217fa5d8123a5ee867cd228f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8f6d29f6217fa5d8123a5ee867cd228f">DMA_TCD11_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga8f6d29f6217fa5d8123a5ee867cd228f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1d5152d02587612df16a045070a150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a1d5152d02587612df16a045070a150">DMA_TCD11_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga7a1d5152d02587612df16a045070a150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0232d39a5ab4dc292b79d1980ebdce51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0232d39a5ab4dc292b79d1980ebdce51">DMA_TCD11_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga0232d39a5ab4dc292b79d1980ebdce51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9870d440cbc2d16186f84221454768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2d9870d440cbc2d16186f84221454768">DMA_TCD11_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga2d9870d440cbc2d16186f84221454768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3663df77de1b0291986ce936d00049e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3663df77de1b0291986ce936d00049e4">DMA_TCD11_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga3663df77de1b0291986ce936d00049e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42aed10d8bc9213b5bc04050566cb6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga42aed10d8bc9213b5bc04050566cb6dc">DMA_TCD11_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga42aed10d8bc9213b5bc04050566cb6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd8efb3586fceb233373ef3d8ed7eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4dd8efb3586fceb233373ef3d8ed7eed">DMA_TCD12_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga4dd8efb3586fceb233373ef3d8ed7eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011e8c68fffc17fe021a2642a0576241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga011e8c68fffc17fe021a2642a0576241">DMA_TCD12_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga011e8c68fffc17fe021a2642a0576241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a74898e8e99ad24eb0d62aa541d809b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2a74898e8e99ad24eb0d62aa541d809b">DMA_TCD12_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga2a74898e8e99ad24eb0d62aa541d809b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693b26ec7160da096f6632d935bbeb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga693b26ec7160da096f6632d935bbeb63">DMA_TCD12_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga693b26ec7160da096f6632d935bbeb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a3b0c41ce17352024cb6352bbca988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1a3b0c41ce17352024cb6352bbca988">DMA_TCD12_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gab1a3b0c41ce17352024cb6352bbca988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26b659783dba451d178c3834746ebab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae26b659783dba451d178c3834746ebab">DMA_TCD12_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gae26b659783dba451d178c3834746ebab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b08111761d48e8fcbd24b77c8bbec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga37b08111761d48e8fcbd24b77c8bbec9">DMA_TCD12_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga37b08111761d48e8fcbd24b77c8bbec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f1085c61194e55a2a6367d7d03ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga90f1085c61194e55a2a6367d7d03ff29">DMA_TCD12_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga90f1085c61194e55a2a6367d7d03ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80b977b0e363070cc25f99053dd7a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad80b977b0e363070cc25f99053dd7a77">DMA_TCD12_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gad80b977b0e363070cc25f99053dd7a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbff5cf590769e3d1046d61c9374be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4fbff5cf590769e3d1046d61c9374be2">DMA_TCD12_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga4fbff5cf590769e3d1046d61c9374be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290c8f3a36c751db0532836878131db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga290c8f3a36c751db0532836878131db6">DMA_TCD12_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga290c8f3a36c751db0532836878131db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c61d3ecf389551728ac8271b2e53486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c61d3ecf389551728ac8271b2e53486">DMA_TCD12_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga1c61d3ecf389551728ac8271b2e53486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20541e42162680378136b1da043ba15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20541e42162680378136b1da043ba15b">DMA_TCD12_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga20541e42162680378136b1da043ba15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb305fbbbe14b18f2425921555a875b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafbb305fbbbe14b18f2425921555a875b">DMA_TCD12_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gafbb305fbbbe14b18f2425921555a875b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b17649d2bc48a65938316a07ce7424f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b17649d2bc48a65938316a07ce7424f">DMA_TCD12_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga2b17649d2bc48a65938316a07ce7424f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5daa84539093d0893fdc44fe66a428b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5daa84539093d0893fdc44fe66a428b6">DMA_TCD13_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga5daa84539093d0893fdc44fe66a428b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16316fcc7464927e4acc256cc841b340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16316fcc7464927e4acc256cc841b340">DMA_TCD13_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga16316fcc7464927e4acc256cc841b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f938b232c24344f2cc299689aeb089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga28f938b232c24344f2cc299689aeb089">DMA_TCD13_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga28f938b232c24344f2cc299689aeb089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab87071d26a96462642ee41f335a33b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaab87071d26a96462642ee41f335a33b6">DMA_TCD13_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaab87071d26a96462642ee41f335a33b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e012974c139fa90448d13ffab5eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga993e012974c139fa90448d13ffab5eb7">DMA_TCD13_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga993e012974c139fa90448d13ffab5eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1389c6de1ab258aa1fde43bc72b591f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1389c6de1ab258aa1fde43bc72b591f0">DMA_TCD13_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga1389c6de1ab258aa1fde43bc72b591f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441804340780ca409f6bfe9fbf95d79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga441804340780ca409f6bfe9fbf95d79f">DMA_TCD13_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga441804340780ca409f6bfe9fbf95d79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1245031f8c78e442dc8fc199e90fd4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1245031f8c78e442dc8fc199e90fd4ef">DMA_TCD13_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga1245031f8c78e442dc8fc199e90fd4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cd40b8ffba8b31eed59271d92c8411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga08cd40b8ffba8b31eed59271d92c8411">DMA_TCD13_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga08cd40b8ffba8b31eed59271d92c8411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c">DMA_TCD13_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6749c180a5157609bfdb279a46ca1a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6749c180a5157609bfdb279a46ca1a53">DMA_TCD13_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga6749c180a5157609bfdb279a46ca1a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a2172bba17c20b89978635f9cad33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga53a2172bba17c20b89978635f9cad33c">DMA_TCD13_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga53a2172bba17c20b89978635f9cad33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57278ea64ab9f974531a4ee3c57797c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga57278ea64ab9f974531a4ee3c57797c6">DMA_TCD13_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga57278ea64ab9f974531a4ee3c57797c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d3d5de90640cb72376b1a659fa622b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf8d3d5de90640cb72376b1a659fa622b">DMA_TCD13_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaf8d3d5de90640cb72376b1a659fa622b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91e49de86dc4e5b073510648adce3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac91e49de86dc4e5b073510648adce3b3">DMA_TCD13_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gac91e49de86dc4e5b073510648adce3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef5e2430d4e4dab34edc5e8767d0e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3ef5e2430d4e4dab34edc5e8767d0e46">DMA_TCD14_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga3ef5e2430d4e4dab34edc5e8767d0e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb2f2f5de001a3b004aa70b37435628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaddb2f2f5de001a3b004aa70b37435628">DMA_TCD14_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gaddb2f2f5de001a3b004aa70b37435628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f6a5c3e58f81c56650128d0d384d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga28f6a5c3e58f81c56650128d0d384d17">DMA_TCD14_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga28f6a5c3e58f81c56650128d0d384d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad159ef0686c8df4b74a7ec03a33daa2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad159ef0686c8df4b74a7ec03a33daa2f">DMA_TCD14_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gad159ef0686c8df4b74a7ec03a33daa2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc9c29bae31d5e07932ea7271bd3d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6fc9c29bae31d5e07932ea7271bd3d02">DMA_TCD14_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga6fc9c29bae31d5e07932ea7271bd3d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cbe5e87621d4d2b323561413ac05b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47cbe5e87621d4d2b323561413ac05b5">DMA_TCD14_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga47cbe5e87621d4d2b323561413ac05b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0b581267dc9a83559b9f89655b6919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacf0b581267dc9a83559b9f89655b6919">DMA_TCD14_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gacf0b581267dc9a83559b9f89655b6919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b405904b78f29167e9ca3ec3f67c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad1b405904b78f29167e9ca3ec3f67c05">DMA_TCD14_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gad1b405904b78f29167e9ca3ec3f67c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c1a27d4fcad9497503d722426ea346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga65c1a27d4fcad9497503d722426ea346">DMA_TCD14_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga65c1a27d4fcad9497503d722426ea346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a7687794a55a2cdfbbf2601b9775a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15a7687794a55a2cdfbbf2601b9775a5">DMA_TCD14_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga15a7687794a55a2cdfbbf2601b9775a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6dadb79352c6af3a1e860d6a010a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabb6dadb79352c6af3a1e860d6a010a15">DMA_TCD14_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gabb6dadb79352c6af3a1e860d6a010a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9291c9148fe72fcaa6daf2a8fdd83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a9291c9148fe72fcaa6daf2a8fdd83e">DMA_TCD14_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga7a9291c9148fe72fcaa6daf2a8fdd83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1607d5f48957b2d42b1c77f4ffe1ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac1607d5f48957b2d42b1c77f4ffe1ed9">DMA_TCD14_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gac1607d5f48957b2d42b1c77f4ffe1ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9798a8bd49bf56c6247968ec1847ba56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9798a8bd49bf56c6247968ec1847ba56">DMA_TCD14_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga9798a8bd49bf56c6247968ec1847ba56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d94f14acca967633fbc56dac680274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga37d94f14acca967633fbc56dac680274">DMA_TCD14_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga37d94f14acca967633fbc56dac680274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb79f13370be67b54b5ed1fe461adc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6eb79f13370be67b54b5ed1fe461adc6">DMA_TCD15_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga6eb79f13370be67b54b5ed1fe461adc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9109e0dee0d1aa8b467ef00c70f2971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa9109e0dee0d1aa8b467ef00c70f2971">DMA_TCD15_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaa9109e0dee0d1aa8b467ef00c70f2971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5b5ee407c0a940461edc68f69bea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga51d5b5ee407c0a940461edc68f69bea3">DMA_TCD15_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga51d5b5ee407c0a940461edc68f69bea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b7235ecd3b35d9a897ff174187fc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga88b7235ecd3b35d9a897ff174187fc8a">DMA_TCD15_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga88b7235ecd3b35d9a897ff174187fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e6538f7c7033e20c33a8a09b5748fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga60e6538f7c7033e20c33a8a09b5748fe">DMA_TCD15_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga60e6538f7c7033e20c33a8a09b5748fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fb2cb3eb8f170bf832c7b018a96ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga95fb2cb3eb8f170bf832c7b018a96ec5">DMA_TCD15_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga95fb2cb3eb8f170bf832c7b018a96ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67f5b3eb4380c25b5017ac231f273b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab67f5b3eb4380c25b5017ac231f273b8">DMA_TCD15_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab67f5b3eb4380c25b5017ac231f273b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96883b08084e57c2324a7a945fcc7107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96883b08084e57c2324a7a945fcc7107">DMA_TCD15_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga96883b08084e57c2324a7a945fcc7107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f5f71e56f4d63ef32d03ec031b3b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab3f5f71e56f4d63ef32d03ec031b3b45">DMA_TCD15_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab3f5f71e56f4d63ef32d03ec031b3b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ed6e0682627b986b2ed3b7a7ccd157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa8ed6e0682627b986b2ed3b7a7ccd157">DMA_TCD15_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaa8ed6e0682627b986b2ed3b7a7ccd157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6c6be7d544c5d50b83c331307017f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9b6c6be7d544c5d50b83c331307017f4">DMA_TCD15_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga9b6c6be7d544c5d50b83c331307017f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490c3331e921f78f70ba0faba15987f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga490c3331e921f78f70ba0faba15987f1">DMA_TCD15_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga490c3331e921f78f70ba0faba15987f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab094c103d137f49a7195ff869b5cade1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab094c103d137f49a7195ff869b5cade1">DMA_TCD15_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab094c103d137f49a7195ff869b5cade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dff77e7ddaad31d2a84ccd50a0714b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf8dff77e7ddaad31d2a84ccd50a0714b">DMA_TCD15_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaf8dff77e7ddaad31d2a84ccd50a0714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55c6f49386c76dc2d5705da3b7efb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac55c6f49386c76dc2d5705da3b7efb7e">DMA_TCD15_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gac55c6f49386c76dc2d5705da3b7efb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79de6ef4790e670b262d808b0851c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac79de6ef4790e670b262d808b0851c33">DMA_SADDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gac79de6ef4790e670b262d808b0851c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf550e7107851b8d89ba562c92147a7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf550e7107851b8d89ba562c92147a7d8">DMA_SOFF</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaf550e7107851b8d89ba562c92147a7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4a8700fcf390a0c91df4a5698550ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9f4a8700fcf390a0c91df4a5698550ba">DMA_ATTR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga9f4a8700fcf390a0c91df4a5698550ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7691b3856b237a914bf0f8c7cd28804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad7691b3856b237a914bf0f8c7cd28804">DMA_NBYTES_MLNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gad7691b3856b237a914bf0f8c7cd28804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a6deae65a6ba78099a77b1d700b0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47a6deae65a6ba78099a77b1d700b0a4">DMA_NBYTES_MLOFFNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga47a6deae65a6ba78099a77b1d700b0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5c965156acab64292450aab3e4e813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b5c965156acab64292450aab3e4e813">DMA_NBYTES_MLOFFYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga2b5c965156acab64292450aab3e4e813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe14777337c386e625ae3a66162832c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafe14777337c386e625ae3a66162832c9">DMA_SLAST</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gafe14777337c386e625ae3a66162832c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac891509293585f659dec043eb18e381f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac891509293585f659dec043eb18e381f">DMA_DADDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gac891509293585f659dec043eb18e381f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab285e557469e7f2e4501337a5817fe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab285e557469e7f2e4501337a5817fe19">DMA_DOFF</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gab285e557469e7f2e4501337a5817fe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43fe51df00c21f4267edeedbbb6e68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa43fe51df00c21f4267edeedbbb6e68e">DMA_CITER_ELINKNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaa43fe51df00c21f4267edeedbbb6e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554e01071bdc2ac1279190af717f19d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga554e01071bdc2ac1279190af717f19d6">DMA_CITER_ELINKYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga554e01071bdc2ac1279190af717f19d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4dc3fb97989651bf0f8f4bd9ff4df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace4dc3fb97989651bf0f8f4bd9ff4df9">DMA_DLAST_SGA</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gace4dc3fb97989651bf0f8f4bd9ff4df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb40df597acc18705ae2b222e2dcfb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafb40df597acc18705ae2b222e2dcfb6b">DMA_CSR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gafb40df597acc18705ae2b222e2dcfb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecaa21525c6216080d34aee5345f6a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaecaa21525c6216080d34aee5345f6a79">DMA_BITER_ELINKNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaecaa21525c6216080d34aee5345f6a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff1ce654846e1e435a07ad784055a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaff1ce654846e1e435a07ad784055a98">DMA_BITER_ELINKYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaaff1ce654846e1e435a07ad784055a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39b8948b1c8f2a4800b7ef5bb28f81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td></tr>
<tr class="separator:gab39b8948b1c8f2a4800b7ef5bb28f81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2c269003e3359dc2bcfc7a4ba22d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ES)</td></tr>
<tr class="separator:ga8b2c269003e3359dc2bcfc7a4ba22d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764faa6d381a740294254d9804cf1f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERQ)</td></tr>
<tr class="separator:ga764faa6d381a740294254d9804cf1f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155bdfb51279d49a987de39ea701ced9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;EEI)</td></tr>
<tr class="separator:ga155bdfb51279d49a987de39ea701ced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e8546f3029a90bf8302c18d99c81b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CEEI)</td></tr>
<tr class="separator:ga86e8546f3029a90bf8302c18d99c81b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ae65cbaf7542019478d2dac850c80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SEEI)</td></tr>
<tr class="separator:gab6ae65cbaf7542019478d2dac850c80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0fa9a151fe2565c07004b02c597ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERQ)</td></tr>
<tr class="separator:ga1f0fa9a151fe2565c07004b02c597ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64fff33e3c8a6b9117d4e420820ff72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SERQ)</td></tr>
<tr class="separator:ga64fff33e3c8a6b9117d4e420820ff72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c42e04f81a5dde13a21ba5a29e7768a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CDNE)</td></tr>
<tr class="separator:ga6c42e04f81a5dde13a21ba5a29e7768a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9589776b5120c824fe7e4e91887583cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SSRT)</td></tr>
<tr class="separator:ga9589776b5120c824fe7e4e91887583cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287b6a85d5d7e1c596cc752bc91effba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERR)</td></tr>
<tr class="separator:ga287b6a85d5d7e1c596cc752bc91effba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a25bacc9e5b0bee2b54320962dcd922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CINT)</td></tr>
<tr class="separator:ga7a25bacc9e5b0bee2b54320962dcd922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea04c1128a280d8ec12d38433e989f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>)</td></tr>
<tr class="separator:ga6ea04c1128a280d8ec12d38433e989f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152d6742e7c77d4ef62822bd283d3d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERR)</td></tr>
<tr class="separator:ga152d6742e7c77d4ef62822bd283d3d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f169a5241ae368b33d95d1191e0bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;HRS)</td></tr>
<tr class="separator:ga96f169a5241ae368b33d95d1191e0bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf8a4f6d4a9e3754e4f86278536d8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI3)</td></tr>
<tr class="separator:ga2bf8a4f6d4a9e3754e4f86278536d8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b4c758a6fbb34e7eac26ce130107c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI2)</td></tr>
<tr class="separator:gae1b4c758a6fbb34e7eac26ce130107c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9918ca0b50c6a964c0f4228c84cf477a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI1)</td></tr>
<tr class="separator:ga9918ca0b50c6a964c0f4228c84cf477a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17996564e21436bae440bb781b62fc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI0)</td></tr>
<tr class="separator:ga17996564e21436bae440bb781b62fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540cf71e563a3d9d3dc0970180446af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI7)</td></tr>
<tr class="separator:ga540cf71e563a3d9d3dc0970180446af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0f16c0482d6d150b387594d51bf4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI6)</td></tr>
<tr class="separator:gadf0f16c0482d6d150b387594d51bf4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373d6ba11904a8d56852f1f8364eb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI5)</td></tr>
<tr class="separator:ga3373d6ba11904a8d56852f1f8364eb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ab8bc143d570cabf1b6ae2b572c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI4)</td></tr>
<tr class="separator:ga21ab8bc143d570cabf1b6ae2b572c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5261c483b946c45d7ed9fdf47b1a34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI11)</td></tr>
<tr class="separator:gaa5261c483b946c45d7ed9fdf47b1a34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537f4bcd1dd1f0779a7b264fa10f7de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI10)</td></tr>
<tr class="separator:ga537f4bcd1dd1f0779a7b264fa10f7de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d17995d1458386ea07705da175de86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI9)</td></tr>
<tr class="separator:ga3d17995d1458386ea07705da175de86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f8017add177a2fbaea0369add2fa14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI8)</td></tr>
<tr class="separator:ga41f8017add177a2fbaea0369add2fa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c8c0dbaea753e278296288a71c23ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI15)</td></tr>
<tr class="separator:ga18c8c0dbaea753e278296288a71c23ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e2dd873969a5ff7b815f0953aac1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI14)</td></tr>
<tr class="separator:ga47e2dd873969a5ff7b815f0953aac1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f3ecabededad6f1746d4037c8b69dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI13)</td></tr>
<tr class="separator:ga06f3ecabededad6f1746d4037c8b69dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc753dbf48306f87b47a395801d548d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI12)</td></tr>
<tr class="separator:gafc753dbf48306f87b47a395801d548d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab407776ade2423789a87e00dcd45d481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SADDR)</td></tr>
<tr class="separator:gab407776ade2423789a87e00dcd45d481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9d9a137240bea3c222bdbdb6811311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SOFF)</td></tr>
<tr class="separator:gacd9d9a137240bea3c222bdbdb6811311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6892f2d2baef551540d1763d734ae7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].ATTR)</td></tr>
<tr class="separator:ga6892f2d2baef551540d1763d734ae7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c67b54d914f10dff1edc833f7947859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLNO)</td></tr>
<tr class="separator:ga1c67b54d914f10dff1edc833f7947859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab232116ded8bac724f9bf9798256e399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFNO)</td></tr>
<tr class="separator:gab232116ded8bac724f9bf9798256e399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5fa2373c445db5628dc17b599fea75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFYES)</td></tr>
<tr class="separator:gaea5fa2373c445db5628dc17b599fea75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012ee210e5fe3243cf0d5090d59f9b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SLAST)</td></tr>
<tr class="separator:ga012ee210e5fe3243cf0d5090d59f9b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a12a88db406b5faadfcb8ae108ad53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DADDR)</td></tr>
<tr class="separator:gae2a12a88db406b5faadfcb8ae108ad53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2ec5d178da38a609670b33ca2b4ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DOFF)</td></tr>
<tr class="separator:ga6d2ec5d178da38a609670b33ca2b4ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2b334ee966aaed7d97a12b2f21e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKNO)</td></tr>
<tr class="separator:ga6f2b334ee966aaed7d97a12b2f21e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf014ca6b4a7bf454a74811b30aae01e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKYES)</td></tr>
<tr class="separator:gaf014ca6b4a7bf454a74811b30aae01e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefaeb95e9b7a2fb1199c2f181ac634d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DLAST_SGA)</td></tr>
<tr class="separator:gaaefaeb95e9b7a2fb1199c2f181ac634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194fd4b02627791836763868c2b84261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CSR)</td></tr>
<tr class="separator:ga194fd4b02627791836763868c2b84261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef38b025993510e86935a83451644087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKNO)</td></tr>
<tr class="separator:gaef38b025993510e86935a83451644087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fd4f8696355df5a5562f1a9ab75d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKYES)</td></tr>
<tr class="separator:ga06fd4f8696355df5a5562f1a9ab75d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc38bcb982272f5eaf2b00932f9a68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacfc38bcb982272f5eaf2b00932f9a68e">DMA_CR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gacfc38bcb982272f5eaf2b00932f9a68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c45f5cf45e7046a88e8d2d8d495bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20c45f5cf45e7046a88e8d2d8d495bd1">DMA_ES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga20c45f5cf45e7046a88e8d2d8d495bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd6dd657e5b4c8454d1b5caa49a99d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabcd6dd657e5b4c8454d1b5caa49a99d6">DMA_ERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gabcd6dd657e5b4c8454d1b5caa49a99d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3adc57a31ceb8782a86a5cc60176411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac3adc57a31ceb8782a86a5cc60176411">DMA_EEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gac3adc57a31ceb8782a86a5cc60176411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde1a16e8169bd2f794f09b35eda35ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gadde1a16e8169bd2f794f09b35eda35ce">DMA_CEEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gadde1a16e8169bd2f794f09b35eda35ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2f2f14616794b02c4790d48584ff8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaee2f2f14616794b02c4790d48584ff8f">DMA_SEEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaee2f2f14616794b02c4790d48584ff8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607c90ad4fb4b0b66d1be715779cb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga607c90ad4fb4b0b66d1be715779cb203">DMA_CERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga607c90ad4fb4b0b66d1be715779cb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7e6d6e1af2f8812b0dcea5515f17c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1e7e6d6e1af2f8812b0dcea5515f17c2">DMA_SERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1e7e6d6e1af2f8812b0dcea5515f17c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cb3741abe78ef798505349e81506ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga10cb3741abe78ef798505349e81506ae">DMA_CDNE</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga10cb3741abe78ef798505349e81506ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bd6e16118c7da94ca9ef15ee4ab8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga85bd6e16118c7da94ca9ef15ee4ab8a6">DMA_SSRT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga85bd6e16118c7da94ca9ef15ee4ab8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a112bffb4149f62fb89c8c347489eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga36a112bffb4149f62fb89c8c347489eb">DMA_CERR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga36a112bffb4149f62fb89c8c347489eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3f99f6321eb4a15d39f86d4b769f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a3f99f6321eb4a15d39f86d4b769f25">DMA_CINT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1a3f99f6321eb4a15d39f86d4b769f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b70381292eb5e6c81ed94f35740d50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b70381292eb5e6c81ed94f35740d50e">DMA_INT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga2b70381292eb5e6c81ed94f35740d50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f8a584f53a2dd1e20b96c901e3713c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15f8a584f53a2dd1e20b96c901e3713c">DMA_ERR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga15f8a584f53a2dd1e20b96c901e3713c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa4785c7d286d1dd6323668a2ea0a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9fa4785c7d286d1dd6323668a2ea0a71">DMA_HRS</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga9fa4785c7d286d1dd6323668a2ea0a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaeec02168539d318e5fb4712c7e67ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaaeec02168539d318e5fb4712c7e67ce">DMA_DCHPRI3</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaaaeec02168539d318e5fb4712c7e67ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df073f07070e567ee787d00c16301be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1df073f07070e567ee787d00c16301be">DMA_DCHPRI2</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1df073f07070e567ee787d00c16301be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e7c295d5ca56bc399faf19a37ef42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga76e7c295d5ca56bc399faf19a37ef42c">DMA_DCHPRI1</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga76e7c295d5ca56bc399faf19a37ef42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67249d64c9ef3a81228f2ec44d7ca36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga67249d64c9ef3a81228f2ec44d7ca36d">DMA_DCHPRI0</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga67249d64c9ef3a81228f2ec44d7ca36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0">DMA_DCHPRI7</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f7ee25334f66d5cea20016aa7e0821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf1f7ee25334f66d5cea20016aa7e0821">DMA_DCHPRI6</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaf1f7ee25334f66d5cea20016aa7e0821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885f69c4e9d8b54baf8f61ff7f23160c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga885f69c4e9d8b54baf8f61ff7f23160c">DMA_DCHPRI5</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga885f69c4e9d8b54baf8f61ff7f23160c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fdd276e7c0e2b8443e4400285f5005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae9fdd276e7c0e2b8443e4400285f5005">DMA_DCHPRI4</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gae9fdd276e7c0e2b8443e4400285f5005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8f37ab777e5f4420b8b51d41ed3e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace8f37ab777e5f4420b8b51d41ed3e7e">DMA_DCHPRI11</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gace8f37ab777e5f4420b8b51d41ed3e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92129b5f079accaa56edcb1d3c8a2e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga92129b5f079accaa56edcb1d3c8a2e54">DMA_DCHPRI10</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga92129b5f079accaa56edcb1d3c8a2e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c067a6f739866ed74edc186a33bacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1c067a6f739866ed74edc186a33bacd">DMA_DCHPRI9</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gab1c067a6f739866ed74edc186a33bacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e838b2979d030aeeb199c6c7a524ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9e838b2979d030aeeb199c6c7a524ef6">DMA_DCHPRI8</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga9e838b2979d030aeeb199c6c7a524ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d303eee0513e2aad25dbc591e122aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad2d303eee0513e2aad25dbc591e122aa">DMA_DCHPRI15</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gad2d303eee0513e2aad25dbc591e122aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1faac5078cb919161bb17ef0c43fdf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1faac5078cb919161bb17ef0c43fdf43">DMA_DCHPRI14</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1faac5078cb919161bb17ef0c43fdf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4d800d93634c0a81ab21774ee91c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7e4d800d93634c0a81ab21774ee91c2c">DMA_DCHPRI13</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga7e4d800d93634c0a81ab21774ee91c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a98fb6668d60e5876c27ed2073e114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga30a98fb6668d60e5876c27ed2073e114">DMA_DCHPRI12</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga30a98fb6668d60e5876c27ed2073e114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c95bf7de504481d8a778c6210c2dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga84c95bf7de504481d8a778c6210c2dff">DMA_TCD0_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga84c95bf7de504481d8a778c6210c2dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd045ae026df1eef839ebe090004da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6cd045ae026df1eef839ebe090004da8">DMA_TCD0_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga6cd045ae026df1eef839ebe090004da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0b2fdf139a36d75c53d4865c9110ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacd0b2fdf139a36d75c53d4865c9110ab">DMA_TCD0_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gacd0b2fdf139a36d75c53d4865c9110ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df3a3da857eb88f77c73070f6724e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6df3a3da857eb88f77c73070f6724e5b">DMA_TCD0_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga6df3a3da857eb88f77c73070f6724e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442f8530b6e3de8a52be316ad67f398a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga442f8530b6e3de8a52be316ad67f398a">DMA_TCD0_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga442f8530b6e3de8a52be316ad67f398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d4550b098b51609522217ce553a037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac8d4550b098b51609522217ce553a037">DMA_TCD0_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gac8d4550b098b51609522217ce553a037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e23f24daf65d1eb0e6839272544261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5e23f24daf65d1eb0e6839272544261a">DMA_TCD0_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga5e23f24daf65d1eb0e6839272544261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3f8d47687e097095364c5ecccf58c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaa3f8d47687e097095364c5ecccf58c9">DMA_TCD0_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaaa3f8d47687e097095364c5ecccf58c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660879131747c3bd7f21daa0a826b016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga660879131747c3bd7f21daa0a826b016">DMA_TCD0_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga660879131747c3bd7f21daa0a826b016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf189723f0b4d98fffdf6860fcb74177d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf189723f0b4d98fffdf6860fcb74177d">DMA_TCD0_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaf189723f0b4d98fffdf6860fcb74177d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9402d88f1a2681a38ed38bfdb2a94969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9402d88f1a2681a38ed38bfdb2a94969">DMA_TCD0_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga9402d88f1a2681a38ed38bfdb2a94969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ffe01080735f9e83554fde2f73148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaca4ffe01080735f9e83554fde2f73148">DMA_TCD0_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaca4ffe01080735f9e83554fde2f73148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6031712fe92a2e0866b5cdaedbc09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac6c6031712fe92a2e0866b5cdaedbc09">DMA_TCD0_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gac6c6031712fe92a2e0866b5cdaedbc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96730875a7b5ef4cc612fca19996a011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96730875a7b5ef4cc612fca19996a011">DMA_TCD0_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga96730875a7b5ef4cc612fca19996a011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2521a084ea42e98eeceb804e5f7ecb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2521a084ea42e98eeceb804e5f7ecb76">DMA_TCD0_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga2521a084ea42e98eeceb804e5f7ecb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94212bd95654bfd40e69abc92d60ba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga94212bd95654bfd40e69abc92d60ba81">DMA_TCD1_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga94212bd95654bfd40e69abc92d60ba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef23070556cc663eb4b1189fb07e121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2ef23070556cc663eb4b1189fb07e121">DMA_TCD1_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga2ef23070556cc663eb4b1189fb07e121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a0c29d2a82a8e6bd8f88bb52ab5210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga39a0c29d2a82a8e6bd8f88bb52ab5210">DMA_TCD1_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga39a0c29d2a82a8e6bd8f88bb52ab5210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815c5f40d67ad04ac54fdb097ba16f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga815c5f40d67ad04ac54fdb097ba16f7f">DMA_TCD1_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga815c5f40d67ad04ac54fdb097ba16f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f0e77e436a6181f1de8a5c76f852e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad6f0e77e436a6181f1de8a5c76f852e4">DMA_TCD1_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gad6f0e77e436a6181f1de8a5c76f852e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca874a7a0dda11149a7ffbc59fd4f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabca874a7a0dda11149a7ffbc59fd4f67">DMA_TCD1_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gabca874a7a0dda11149a7ffbc59fd4f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac992fd61ac9973b0084946fe63e7ace5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac992fd61ac9973b0084946fe63e7ace5">DMA_TCD1_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gac992fd61ac9973b0084946fe63e7ace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de728ad39398928b18756cb20c98d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9de728ad39398928b18756cb20c98d18">DMA_TCD1_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga9de728ad39398928b18756cb20c98d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5357bc3c3f4f2ed192af2623a8599918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5357bc3c3f4f2ed192af2623a8599918">DMA_TCD1_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga5357bc3c3f4f2ed192af2623a8599918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0483f14cbe1f3dbacf9b8047cf810d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9e0483f14cbe1f3dbacf9b8047cf810d">DMA_TCD1_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga9e0483f14cbe1f3dbacf9b8047cf810d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fe722e1649c6b4bc4c6bccecdda99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga93fe722e1649c6b4bc4c6bccecdda99f">DMA_TCD1_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga93fe722e1649c6b4bc4c6bccecdda99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7ae95d1847471177772eff5d38b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8e7ae95d1847471177772eff5d38b78b">DMA_TCD1_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga8e7ae95d1847471177772eff5d38b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad240efa4ab3711d61d1b82c5eedae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacad240efa4ab3711d61d1b82c5eedae2">DMA_TCD1_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gacad240efa4ab3711d61d1b82c5eedae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898031f3c7ec06acd31e0daee2d983d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga898031f3c7ec06acd31e0daee2d983d3">DMA_TCD1_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga898031f3c7ec06acd31e0daee2d983d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0484b8606e5656a358ba3a3a1e7f7623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0484b8606e5656a358ba3a3a1e7f7623">DMA_TCD1_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga0484b8606e5656a358ba3a3a1e7f7623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ffbc1cb0292663f36900d4e1c25580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad1ffbc1cb0292663f36900d4e1c25580">DMA_TCD2_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gad1ffbc1cb0292663f36900d4e1c25580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778e50197a65e123a80815d1870b42b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga778e50197a65e123a80815d1870b42b0">DMA_TCD2_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga778e50197a65e123a80815d1870b42b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a70afba86453e8b5e9c89f22a11412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18a70afba86453e8b5e9c89f22a11412">DMA_TCD2_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga18a70afba86453e8b5e9c89f22a11412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7eefc1531e30e8f88f39e91f8468244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa7eefc1531e30e8f88f39e91f8468244">DMA_TCD2_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa7eefc1531e30e8f88f39e91f8468244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a66b7923ef33c03d078edaf888dbe50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9a66b7923ef33c03d078edaf888dbe50">DMA_TCD2_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga9a66b7923ef33c03d078edaf888dbe50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2118daf31ada0b80777846e3a4392d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2118daf31ada0b80777846e3a4392d4">DMA_TCD2_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gae2118daf31ada0b80777846e3a4392d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05cc6cdf9d615cc8fdcaae8878e71c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa05cc6cdf9d615cc8fdcaae8878e71c2">DMA_TCD2_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa05cc6cdf9d615cc8fdcaae8878e71c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9b29c3d17e214a72000e9c5920978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c9b29c3d17e214a72000e9c5920978f">DMA_TCD2_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga2c9b29c3d17e214a72000e9c5920978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e">DMA_TCD2_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7002957f90bec11cfb5acbdafd3c3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa7002957f90bec11cfb5acbdafd3c3b2">DMA_TCD2_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa7002957f90bec11cfb5acbdafd3c3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cb3dda75d3169276a55872ec2ac0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga63cb3dda75d3169276a55872ec2ac0a3">DMA_TCD2_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga63cb3dda75d3169276a55872ec2ac0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03556e18fbd384f9629fc80815c370ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga03556e18fbd384f9629fc80815c370ac">DMA_TCD2_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga03556e18fbd384f9629fc80815c370ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868475048617575cf190c20189c586ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga868475048617575cf190c20189c586ee">DMA_TCD2_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga868475048617575cf190c20189c586ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27b02c8585b159ffc7b78f32c3d7b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa27b02c8585b159ffc7b78f32c3d7b2d">DMA_TCD2_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa27b02c8585b159ffc7b78f32c3d7b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7105375c432e810701dc580bbe2c97f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7105375c432e810701dc580bbe2c97f7">DMA_TCD2_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga7105375c432e810701dc580bbe2c97f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae015b1c8ea3e04489c82a43512f27ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae015b1c8ea3e04489c82a43512f27ab1">DMA_TCD3_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gae015b1c8ea3e04489c82a43512f27ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15058eb1943489c3a2f36308d61fd628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15058eb1943489c3a2f36308d61fd628">DMA_TCD3_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga15058eb1943489c3a2f36308d61fd628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2782d5194fea9642ce17125a8c1b8e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2782d5194fea9642ce17125a8c1b8e67">DMA_TCD3_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga2782d5194fea9642ce17125a8c1b8e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19846e750847e4f60b1e73fed4224075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga19846e750847e4f60b1e73fed4224075">DMA_TCD3_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga19846e750847e4f60b1e73fed4224075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bc0c9aad4d4aad6febd15eb31cc834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15bc0c9aad4d4aad6febd15eb31cc834">DMA_TCD3_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga15bc0c9aad4d4aad6febd15eb31cc834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dd0db34f893d8115cc7bf6f0bd5a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab3dd0db34f893d8115cc7bf6f0bd5a07">DMA_TCD3_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gab3dd0db34f893d8115cc7bf6f0bd5a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a5b45233b7f24c770759413cbbb8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae3a5b45233b7f24c770759413cbbb8bd">DMA_TCD3_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gae3a5b45233b7f24c770759413cbbb8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0aa21f0dc3f9be0643931ee4af148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga00d0aa21f0dc3f9be0643931ee4af148">DMA_TCD3_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga00d0aa21f0dc3f9be0643931ee4af148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dd71cc6246dba8d54263a5244d8462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20dd71cc6246dba8d54263a5244d8462">DMA_TCD3_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga20dd71cc6246dba8d54263a5244d8462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f6258ced19b6d5b2589bb46ab8014d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac7f6258ced19b6d5b2589bb46ab8014d">DMA_TCD3_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gac7f6258ced19b6d5b2589bb46ab8014d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8907e1cd9237bc52b3f58c16389781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4a8907e1cd9237bc52b3f58c16389781">DMA_TCD3_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga4a8907e1cd9237bc52b3f58c16389781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4b16e69f639dffe7081c7e8b083cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5a4b16e69f639dffe7081c7e8b083cbe">DMA_TCD3_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga5a4b16e69f639dffe7081c7e8b083cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd4b37d23c6c4cd59c8e75abc49a620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4cd4b37d23c6c4cd59c8e75abc49a620">DMA_TCD3_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga4cd4b37d23c6c4cd59c8e75abc49a620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8e5cd5463badcff9d9de63e01ba131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3b8e5cd5463badcff9d9de63e01ba131">DMA_TCD3_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga3b8e5cd5463badcff9d9de63e01ba131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fb2452c2df35600818d0dc072bb308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga78fb2452c2df35600818d0dc072bb308">DMA_TCD3_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga78fb2452c2df35600818d0dc072bb308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc7248c1aac9b222666d2527404eb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6cc7248c1aac9b222666d2527404eb72">DMA_TCD4_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga6cc7248c1aac9b222666d2527404eb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5daecfc1646478ddba0208c44bd95de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5daecfc1646478ddba0208c44bd95de">DMA_TCD4_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac5daecfc1646478ddba0208c44bd95de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8951a9fcbce81a5a61e455663f75b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafd8951a9fcbce81a5a61e455663f75b6">DMA_TCD4_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gafd8951a9fcbce81a5a61e455663f75b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f1f1198c82e029336d290baffd758a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15f1f1198c82e029336d290baffd758a">DMA_TCD4_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga15f1f1198c82e029336d290baffd758a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6366797b418a1074278f15243b4ef66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6366797b418a1074278f15243b4ef66c">DMA_TCD4_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga6366797b418a1074278f15243b4ef66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf819508a4a70a0d564efc5f86e92ce3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf819508a4a70a0d564efc5f86e92ce3e">DMA_TCD4_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gaf819508a4a70a0d564efc5f86e92ce3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9552b10b44987816c32f2122c2f6dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac9552b10b44987816c32f2122c2f6dc7">DMA_TCD4_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac9552b10b44987816c32f2122c2f6dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad344471a51f038a6669dbb0d31f8406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad344471a51f038a6669dbb0d31f8406c">DMA_TCD4_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gad344471a51f038a6669dbb0d31f8406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace552f45c71998efe2fe0ae26939f548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace552f45c71998efe2fe0ae26939f548">DMA_TCD4_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gace552f45c71998efe2fe0ae26939f548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11418abcfba691b0c95b6996829e4398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga11418abcfba691b0c95b6996829e4398">DMA_TCD4_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga11418abcfba691b0c95b6996829e4398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ae40aad0685169fe662966b2093e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5f9ae40aad0685169fe662966b2093e7">DMA_TCD4_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga5f9ae40aad0685169fe662966b2093e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087e361e7331f84abef82e41a3c6961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga087e361e7331f84abef82e41a3c6961f">DMA_TCD4_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga087e361e7331f84abef82e41a3c6961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4c75adfdd4fccd9a457a92aab5ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2a4c75adfdd4fccd9a457a92aab5ebb3">DMA_TCD4_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga2a4c75adfdd4fccd9a457a92aab5ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026a693d34bf8ae3c371c5f4ce25e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga026a693d34bf8ae3c371c5f4ce25e073">DMA_TCD4_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga026a693d34bf8ae3c371c5f4ce25e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e84c3dc53946dfd4bcd461b1620963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac0e84c3dc53946dfd4bcd461b1620963">DMA_TCD4_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac0e84c3dc53946dfd4bcd461b1620963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c1585febc1f3f13c83d52b7a48d57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga32c1585febc1f3f13c83d52b7a48d57e">DMA_TCD5_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga32c1585febc1f3f13c83d52b7a48d57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299ca77e3ea01fa9a38285be053705e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga299ca77e3ea01fa9a38285be053705e0">DMA_TCD5_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga299ca77e3ea01fa9a38285be053705e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731feb22fa7733ad23173ed440d37836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga731feb22fa7733ad23173ed440d37836">DMA_TCD5_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga731feb22fa7733ad23173ed440d37836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b5c66904988988e6cadca4fb8428f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5b5c66904988988e6cadca4fb8428f2">DMA_TCD5_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gac5b5c66904988988e6cadca4fb8428f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8751f24b9f2e3d213a219e5b42f9e642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8751f24b9f2e3d213a219e5b42f9e642">DMA_TCD5_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga8751f24b9f2e3d213a219e5b42f9e642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2dc1bbc567fb9b81593ca3e926089b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c2dc1bbc567fb9b81593ca3e926089b">DMA_TCD5_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga2c2dc1bbc567fb9b81593ca3e926089b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6300280a7a20a56a96584820c6942421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6300280a7a20a56a96584820c6942421">DMA_TCD5_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga6300280a7a20a56a96584820c6942421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9396476f6de4566cf2caef66b2e6b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf9396476f6de4566cf2caef66b2e6b56">DMA_TCD5_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gaf9396476f6de4566cf2caef66b2e6b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed65b973d5ac8e9dbb0bf825058f6b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaed65b973d5ac8e9dbb0bf825058f6b80">DMA_TCD5_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gaed65b973d5ac8e9dbb0bf825058f6b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9">DMA_TCD5_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893ee9571766a4deef0040cc52f0f353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga893ee9571766a4deef0040cc52f0f353">DMA_TCD5_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga893ee9571766a4deef0040cc52f0f353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b181f26b13735d9b3d366f746b0995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48b181f26b13735d9b3d366f746b0995">DMA_TCD5_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga48b181f26b13735d9b3d366f746b0995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f0f7acf8241ec5707391950832b8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga21f0f7acf8241ec5707391950832b8bf">DMA_TCD5_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga21f0f7acf8241ec5707391950832b8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a45975974259d9c0822a80fc4235b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16a45975974259d9c0822a80fc4235b5">DMA_TCD5_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga16a45975974259d9c0822a80fc4235b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c9d47975d63acab5c79b21b8fa0631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga07c9d47975d63acab5c79b21b8fa0631">DMA_TCD5_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga07c9d47975d63acab5c79b21b8fa0631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f41c78fcfe67fb12a25ecf7df8f9127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0f41c78fcfe67fb12a25ecf7df8f9127">DMA_TCD6_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga0f41c78fcfe67fb12a25ecf7df8f9127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85de51a9a8986d8268f7f1f27bfb00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac85de51a9a8986d8268f7f1f27bfb00f">DMA_TCD6_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gac85de51a9a8986d8268f7f1f27bfb00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bce2367a1fe49658e389384bede7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0bce2367a1fe49658e389384bede7937">DMA_TCD6_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga0bce2367a1fe49658e389384bede7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df3e27b1d307f3799a0518af5e77b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5df3e27b1d307f3799a0518af5e77b5d">DMA_TCD6_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga5df3e27b1d307f3799a0518af5e77b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665fe503506ca6d695a7b3520579678f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga665fe503506ca6d695a7b3520579678f">DMA_TCD6_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga665fe503506ca6d695a7b3520579678f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f055c822e10a2c8cfdcddd8bdc61bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18f055c822e10a2c8cfdcddd8bdc61bc">DMA_TCD6_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga18f055c822e10a2c8cfdcddd8bdc61bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672ec28af0a73ea4d68fd67e1c00c2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga672ec28af0a73ea4d68fd67e1c00c2cf">DMA_TCD6_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga672ec28af0a73ea4d68fd67e1c00c2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48867e3ab689be488624b105f0096275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48867e3ab689be488624b105f0096275">DMA_TCD6_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga48867e3ab689be488624b105f0096275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5f76022fb322b6ad46f22afc87d44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4e5f76022fb322b6ad46f22afc87d44c">DMA_TCD6_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga4e5f76022fb322b6ad46f22afc87d44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ec616b075a507b1d33d7783bd9e5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae0ec616b075a507b1d33d7783bd9e5a1">DMA_TCD6_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gae0ec616b075a507b1d33d7783bd9e5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e433ef28a7aafd62a976c1537b586a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3e433ef28a7aafd62a976c1537b586a1">DMA_TCD6_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga3e433ef28a7aafd62a976c1537b586a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462831fecef10ad2b3be07101cc4a0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga462831fecef10ad2b3be07101cc4a0cb">DMA_TCD6_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga462831fecef10ad2b3be07101cc4a0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd4e9ae86d78c4a625a97dbf5871935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaafd4e9ae86d78c4a625a97dbf5871935">DMA_TCD6_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gaafd4e9ae86d78c4a625a97dbf5871935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48649fc22420475f667d80c10c46ed68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48649fc22420475f667d80c10c46ed68">DMA_TCD6_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga48649fc22420475f667d80c10c46ed68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb4f9b6a33d34236f2d0dbaabbe44b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6fb4f9b6a33d34236f2d0dbaabbe44b1">DMA_TCD6_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga6fb4f9b6a33d34236f2d0dbaabbe44b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c17a6742312a4098c6492219ff8807e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c17a6742312a4098c6492219ff8807e">DMA_TCD7_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga2c17a6742312a4098c6492219ff8807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae369bbdf8d7426f5285a701adc541862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae369bbdf8d7426f5285a701adc541862">DMA_TCD7_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:gae369bbdf8d7426f5285a701adc541862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948cb5ad1adb59b3c6b0560f2529efbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga948cb5ad1adb59b3c6b0560f2529efbe">DMA_TCD7_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga948cb5ad1adb59b3c6b0560f2529efbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b7288144f75de7dc00a04c099653f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga110b7288144f75de7dc00a04c099653f">DMA_TCD7_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga110b7288144f75de7dc00a04c099653f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dea6a9aae6fc4c980f6f7a3809c93db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6dea6a9aae6fc4c980f6f7a3809c93db">DMA_TCD7_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga6dea6a9aae6fc4c980f6f7a3809c93db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081d406e1d570ce8c4a6c977e00d0201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga081d406e1d570ce8c4a6c977e00d0201">DMA_TCD7_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga081d406e1d570ce8c4a6c977e00d0201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c071968c6d2421889098ea4f55c68e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5c071968c6d2421889098ea4f55c68e0">DMA_TCD7_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga5c071968c6d2421889098ea4f55c68e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a521a7dfdbf6626ffcaaccaca1eed27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a521a7dfdbf6626ffcaaccaca1eed27">DMA_TCD7_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga1a521a7dfdbf6626ffcaaccaca1eed27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51be79805d416f10b5705f324a660b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga51be79805d416f10b5705f324a660b5c">DMA_TCD7_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga51be79805d416f10b5705f324a660b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031018c1c2650eee7cf7606861bf9fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga031018c1c2650eee7cf7606861bf9fba">DMA_TCD7_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga031018c1c2650eee7cf7606861bf9fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7595d3fc88edbc275e9f21568d55e382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7595d3fc88edbc275e9f21568d55e382">DMA_TCD7_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga7595d3fc88edbc275e9f21568d55e382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e818dc306809fc9a3a2b7e46a69ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga23e818dc306809fc9a3a2b7e46a69ef0">DMA_TCD7_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga23e818dc306809fc9a3a2b7e46a69ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5e4f7009e022d05759c2c0fe27f647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3e5e4f7009e022d05759c2c0fe27f647">DMA_TCD7_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga3e5e4f7009e022d05759c2c0fe27f647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ee5bb622bffc9bb99342293afbd4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga52ee5bb622bffc9bb99342293afbd4ba">DMA_TCD7_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga52ee5bb622bffc9bb99342293afbd4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ea45ae3f261c96d302fc05caf8c74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga93ea45ae3f261c96d302fc05caf8c74f">DMA_TCD7_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga93ea45ae3f261c96d302fc05caf8c74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20929e81a1414d68284332fe54c3394e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20929e81a1414d68284332fe54c3394e">DMA_TCD8_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga20929e81a1414d68284332fe54c3394e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1105a5f653de713708697e108fa31fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1105a5f653de713708697e108fa31fd">DMA_TCD8_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gab1105a5f653de713708697e108fa31fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13699886fa956fad85a58d6e9caa8692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga13699886fa956fad85a58d6e9caa8692">DMA_TCD8_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga13699886fa956fad85a58d6e9caa8692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf790a6c71e0fbfc98f7c7edea11862e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf790a6c71e0fbfc98f7c7edea11862e7">DMA_TCD8_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gaf790a6c71e0fbfc98f7c7edea11862e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ff09bfa732b7e37ba88433b2a69e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2ff09bfa732b7e37ba88433b2a69e39">DMA_TCD8_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gae2ff09bfa732b7e37ba88433b2a69e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16dfd53221d052e7931b716d37783ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16dfd53221d052e7931b716d37783ecc">DMA_TCD8_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga16dfd53221d052e7931b716d37783ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c48604678432613c2255a9ccf1ee23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3c48604678432613c2255a9ccf1ee23c">DMA_TCD8_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga3c48604678432613c2255a9ccf1ee23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6585193ba70d793fa96c368446847218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6585193ba70d793fa96c368446847218">DMA_TCD8_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga6585193ba70d793fa96c368446847218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87de01c15f745a0d3fb02b2b0b13764c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga87de01c15f745a0d3fb02b2b0b13764c">DMA_TCD8_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga87de01c15f745a0d3fb02b2b0b13764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da76173da694902dd5e5974ed7f9efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6da76173da694902dd5e5974ed7f9efd">DMA_TCD8_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga6da76173da694902dd5e5974ed7f9efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a4aaa8869815edf82c900a92bdfe92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae6a4aaa8869815edf82c900a92bdfe92">DMA_TCD8_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gae6a4aaa8869815edf82c900a92bdfe92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1337c2ad5e7240758afd7abec5e06af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1337c2ad5e7240758afd7abec5e06af4">DMA_TCD8_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga1337c2ad5e7240758afd7abec5e06af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803ebab170f7e3a1979cb7e9a58d3f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga803ebab170f7e3a1979cb7e9a58d3f1c">DMA_TCD8_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga803ebab170f7e3a1979cb7e9a58d3f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d20f91416d78e491c9f030b53cc7bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4d20f91416d78e491c9f030b53cc7bcf">DMA_TCD8_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga4d20f91416d78e491c9f030b53cc7bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad040442b5582baa8e415dd881c0ad939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad040442b5582baa8e415dd881c0ad939">DMA_TCD8_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gad040442b5582baa8e415dd881c0ad939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfaa87b6ce7fcca896ef0bea621484b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabfaa87b6ce7fcca896ef0bea621484b0">DMA_TCD9_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gabfaa87b6ce7fcca896ef0bea621484b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa3ee648910ce0b3f958f9fba8109bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9fa3ee648910ce0b3f958f9fba8109bd">DMA_TCD9_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga9fa3ee648910ce0b3f958f9fba8109bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bfe174e41a010fa81140945c342ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab5bfe174e41a010fa81140945c342ef9">DMA_TCD9_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gab5bfe174e41a010fa81140945c342ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2580532266e2bfb8626521ed50bf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2e2580532266e2bfb8626521ed50bf5d">DMA_TCD9_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga2e2580532266e2bfb8626521ed50bf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab692893ea10469e543391d042aad45e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab692893ea10469e543391d042aad45e1">DMA_TCD9_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gab692893ea10469e543391d042aad45e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9eab72523f41a399f2f7201429d28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a9eab72523f41a399f2f7201429d28d">DMA_TCD9_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga1a9eab72523f41a399f2f7201429d28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4d11e5b7029e3466399882977542f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabce4d11e5b7029e3466399882977542f">DMA_TCD9_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gabce4d11e5b7029e3466399882977542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acd2cbb405259e09039ecddb5a0b278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9acd2cbb405259e09039ecddb5a0b278">DMA_TCD9_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga9acd2cbb405259e09039ecddb5a0b278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a52f2942d7c84c64a15aaa7d8d989ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a52f2942d7c84c64a15aaa7d8d989ec">DMA_TCD9_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga1a52f2942d7c84c64a15aaa7d8d989ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058c1b0e7625a041c6fff963a6de5af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga058c1b0e7625a041c6fff963a6de5af9">DMA_TCD9_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga058c1b0e7625a041c6fff963a6de5af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2e7773109a62951a808fab4a29515f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0d2e7773109a62951a808fab4a29515f">DMA_TCD9_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga0d2e7773109a62951a808fab4a29515f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec6976994ee346eac1875e848eb5468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0ec6976994ee346eac1875e848eb5468">DMA_TCD9_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga0ec6976994ee346eac1875e848eb5468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749263dc7d3a0d1a02d6446098555380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga749263dc7d3a0d1a02d6446098555380">DMA_TCD9_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga749263dc7d3a0d1a02d6446098555380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23dc537bb2e195e067b8e949e20f7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad23dc537bb2e195e067b8e949e20f7ed">DMA_TCD9_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gad23dc537bb2e195e067b8e949e20f7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256aa9d7f919cfb32f87d4e828ed7771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga256aa9d7f919cfb32f87d4e828ed7771">DMA_TCD9_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga256aa9d7f919cfb32f87d4e828ed7771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43def64208954cf8918f00a5c2e8a5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga43def64208954cf8918f00a5c2e8a5c3">DMA_TCD10_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga43def64208954cf8918f00a5c2e8a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1785c39374b58b8f0fb1fee6557b8c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1785c39374b58b8f0fb1fee6557b8c9e">DMA_TCD10_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga1785c39374b58b8f0fb1fee6557b8c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce82c87fd6f3680ce6c8deceb6653e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4ce82c87fd6f3680ce6c8deceb6653e7">DMA_TCD10_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4ce82c87fd6f3680ce6c8deceb6653e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4485cacfcff76d14742c66de54736970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4485cacfcff76d14742c66de54736970">DMA_TCD10_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4485cacfcff76d14742c66de54736970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9e594844e687369d3029dc568e2892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4d9e594844e687369d3029dc568e2892">DMA_TCD10_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4d9e594844e687369d3029dc568e2892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f9361236c52b090f87c26ef140b940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga90f9361236c52b090f87c26ef140b940">DMA_TCD10_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga90f9361236c52b090f87c26ef140b940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb4717fe169f84271e8975cc5903950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8cb4717fe169f84271e8975cc5903950">DMA_TCD10_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga8cb4717fe169f84271e8975cc5903950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659dd82f494760eb11d0dcb7abe58624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga659dd82f494760eb11d0dcb7abe58624">DMA_TCD10_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga659dd82f494760eb11d0dcb7abe58624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4889efa76dd652b839b05370678f1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad4889efa76dd652b839b05370678f1c9">DMA_TCD10_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gad4889efa76dd652b839b05370678f1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb96c7d83ed3e4a7d09e164668dbfb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacb96c7d83ed3e4a7d09e164668dbfb40">DMA_TCD10_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gacb96c7d83ed3e4a7d09e164668dbfb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9afa879af2aa3200e1f24dd95c92de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4a9afa879af2aa3200e1f24dd95c92de">DMA_TCD10_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4a9afa879af2aa3200e1f24dd95c92de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1953e0548e3e985d1132f7c5751734b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf1953e0548e3e985d1132f7c5751734b">DMA_TCD10_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gaf1953e0548e3e985d1132f7c5751734b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f12de22dcf7bd42da746bf250ed09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga105f12de22dcf7bd42da746bf250ed09">DMA_TCD10_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga105f12de22dcf7bd42da746bf250ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c8aa9c1103e0a6d92468dcb8cd26f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga72c8aa9c1103e0a6d92468dcb8cd26f7">DMA_TCD10_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga72c8aa9c1103e0a6d92468dcb8cd26f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79afca17304b865c762c118811ecf7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga79afca17304b865c762c118811ecf7be">DMA_TCD10_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga79afca17304b865c762c118811ecf7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcf60dc4fafbaba4ef0aa8078c16b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafdcf60dc4fafbaba4ef0aa8078c16b83">DMA_TCD11_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gafdcf60dc4fafbaba4ef0aa8078c16b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ede423859738cb80ae588f482043bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga75ede423859738cb80ae588f482043bb">DMA_TCD11_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga75ede423859738cb80ae588f482043bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4350d724768dbdc84d993c564d3e0c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4350d724768dbdc84d993c564d3e0c4d">DMA_TCD11_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga4350d724768dbdc84d993c564d3e0c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e90b84c561b0753b53a9c503e41757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga31e90b84c561b0753b53a9c503e41757">DMA_TCD11_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga31e90b84c561b0753b53a9c503e41757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7eeff6c1ac1ce7329ce41ed9094618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1e7eeff6c1ac1ce7329ce41ed9094618">DMA_TCD11_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga1e7eeff6c1ac1ce7329ce41ed9094618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb040bb89b2c7e0e133670971a228ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5eb040bb89b2c7e0e133670971a228ef">DMA_TCD11_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga5eb040bb89b2c7e0e133670971a228ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcae252b374277bc2405a856023d0393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabcae252b374277bc2405a856023d0393">DMA_TCD11_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gabcae252b374277bc2405a856023d0393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85eb84f9db603a9914f8083f55c8091c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga85eb84f9db603a9914f8083f55c8091c">DMA_TCD11_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga85eb84f9db603a9914f8083f55c8091c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5dd3f7a538782a6fd6c61bd364a60b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5dd3f7a538782a6fd6c61bd364a60b6">DMA_TCD11_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gac5dd3f7a538782a6fd6c61bd364a60b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6d29f6217fa5d8123a5ee867cd228f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8f6d29f6217fa5d8123a5ee867cd228f">DMA_TCD11_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga8f6d29f6217fa5d8123a5ee867cd228f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1d5152d02587612df16a045070a150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a1d5152d02587612df16a045070a150">DMA_TCD11_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga7a1d5152d02587612df16a045070a150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0232d39a5ab4dc292b79d1980ebdce51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0232d39a5ab4dc292b79d1980ebdce51">DMA_TCD11_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga0232d39a5ab4dc292b79d1980ebdce51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9870d440cbc2d16186f84221454768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2d9870d440cbc2d16186f84221454768">DMA_TCD11_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga2d9870d440cbc2d16186f84221454768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3663df77de1b0291986ce936d00049e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3663df77de1b0291986ce936d00049e4">DMA_TCD11_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga3663df77de1b0291986ce936d00049e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42aed10d8bc9213b5bc04050566cb6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga42aed10d8bc9213b5bc04050566cb6dc">DMA_TCD11_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga42aed10d8bc9213b5bc04050566cb6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd8efb3586fceb233373ef3d8ed7eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4dd8efb3586fceb233373ef3d8ed7eed">DMA_TCD12_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga4dd8efb3586fceb233373ef3d8ed7eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011e8c68fffc17fe021a2642a0576241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga011e8c68fffc17fe021a2642a0576241">DMA_TCD12_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga011e8c68fffc17fe021a2642a0576241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a74898e8e99ad24eb0d62aa541d809b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2a74898e8e99ad24eb0d62aa541d809b">DMA_TCD12_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga2a74898e8e99ad24eb0d62aa541d809b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693b26ec7160da096f6632d935bbeb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga693b26ec7160da096f6632d935bbeb63">DMA_TCD12_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga693b26ec7160da096f6632d935bbeb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a3b0c41ce17352024cb6352bbca988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1a3b0c41ce17352024cb6352bbca988">DMA_TCD12_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gab1a3b0c41ce17352024cb6352bbca988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26b659783dba451d178c3834746ebab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae26b659783dba451d178c3834746ebab">DMA_TCD12_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gae26b659783dba451d178c3834746ebab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b08111761d48e8fcbd24b77c8bbec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga37b08111761d48e8fcbd24b77c8bbec9">DMA_TCD12_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga37b08111761d48e8fcbd24b77c8bbec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f1085c61194e55a2a6367d7d03ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga90f1085c61194e55a2a6367d7d03ff29">DMA_TCD12_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga90f1085c61194e55a2a6367d7d03ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80b977b0e363070cc25f99053dd7a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad80b977b0e363070cc25f99053dd7a77">DMA_TCD12_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gad80b977b0e363070cc25f99053dd7a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbff5cf590769e3d1046d61c9374be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4fbff5cf590769e3d1046d61c9374be2">DMA_TCD12_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga4fbff5cf590769e3d1046d61c9374be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290c8f3a36c751db0532836878131db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga290c8f3a36c751db0532836878131db6">DMA_TCD12_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga290c8f3a36c751db0532836878131db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c61d3ecf389551728ac8271b2e53486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c61d3ecf389551728ac8271b2e53486">DMA_TCD12_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga1c61d3ecf389551728ac8271b2e53486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20541e42162680378136b1da043ba15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20541e42162680378136b1da043ba15b">DMA_TCD12_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga20541e42162680378136b1da043ba15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb305fbbbe14b18f2425921555a875b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafbb305fbbbe14b18f2425921555a875b">DMA_TCD12_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gafbb305fbbbe14b18f2425921555a875b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b17649d2bc48a65938316a07ce7424f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b17649d2bc48a65938316a07ce7424f">DMA_TCD12_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga2b17649d2bc48a65938316a07ce7424f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5daa84539093d0893fdc44fe66a428b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5daa84539093d0893fdc44fe66a428b6">DMA_TCD13_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga5daa84539093d0893fdc44fe66a428b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16316fcc7464927e4acc256cc841b340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16316fcc7464927e4acc256cc841b340">DMA_TCD13_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga16316fcc7464927e4acc256cc841b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f938b232c24344f2cc299689aeb089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga28f938b232c24344f2cc299689aeb089">DMA_TCD13_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga28f938b232c24344f2cc299689aeb089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab87071d26a96462642ee41f335a33b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaab87071d26a96462642ee41f335a33b6">DMA_TCD13_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaab87071d26a96462642ee41f335a33b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e012974c139fa90448d13ffab5eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga993e012974c139fa90448d13ffab5eb7">DMA_TCD13_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga993e012974c139fa90448d13ffab5eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1389c6de1ab258aa1fde43bc72b591f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1389c6de1ab258aa1fde43bc72b591f0">DMA_TCD13_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga1389c6de1ab258aa1fde43bc72b591f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441804340780ca409f6bfe9fbf95d79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga441804340780ca409f6bfe9fbf95d79f">DMA_TCD13_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga441804340780ca409f6bfe9fbf95d79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1245031f8c78e442dc8fc199e90fd4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1245031f8c78e442dc8fc199e90fd4ef">DMA_TCD13_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga1245031f8c78e442dc8fc199e90fd4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cd40b8ffba8b31eed59271d92c8411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga08cd40b8ffba8b31eed59271d92c8411">DMA_TCD13_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga08cd40b8ffba8b31eed59271d92c8411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c">DMA_TCD13_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6749c180a5157609bfdb279a46ca1a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6749c180a5157609bfdb279a46ca1a53">DMA_TCD13_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga6749c180a5157609bfdb279a46ca1a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a2172bba17c20b89978635f9cad33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga53a2172bba17c20b89978635f9cad33c">DMA_TCD13_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga53a2172bba17c20b89978635f9cad33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57278ea64ab9f974531a4ee3c57797c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga57278ea64ab9f974531a4ee3c57797c6">DMA_TCD13_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga57278ea64ab9f974531a4ee3c57797c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d3d5de90640cb72376b1a659fa622b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf8d3d5de90640cb72376b1a659fa622b">DMA_TCD13_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaf8d3d5de90640cb72376b1a659fa622b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91e49de86dc4e5b073510648adce3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac91e49de86dc4e5b073510648adce3b3">DMA_TCD13_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gac91e49de86dc4e5b073510648adce3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef5e2430d4e4dab34edc5e8767d0e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3ef5e2430d4e4dab34edc5e8767d0e46">DMA_TCD14_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga3ef5e2430d4e4dab34edc5e8767d0e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb2f2f5de001a3b004aa70b37435628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaddb2f2f5de001a3b004aa70b37435628">DMA_TCD14_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gaddb2f2f5de001a3b004aa70b37435628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f6a5c3e58f81c56650128d0d384d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga28f6a5c3e58f81c56650128d0d384d17">DMA_TCD14_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga28f6a5c3e58f81c56650128d0d384d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad159ef0686c8df4b74a7ec03a33daa2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad159ef0686c8df4b74a7ec03a33daa2f">DMA_TCD14_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gad159ef0686c8df4b74a7ec03a33daa2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc9c29bae31d5e07932ea7271bd3d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6fc9c29bae31d5e07932ea7271bd3d02">DMA_TCD14_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga6fc9c29bae31d5e07932ea7271bd3d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cbe5e87621d4d2b323561413ac05b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47cbe5e87621d4d2b323561413ac05b5">DMA_TCD14_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga47cbe5e87621d4d2b323561413ac05b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0b581267dc9a83559b9f89655b6919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacf0b581267dc9a83559b9f89655b6919">DMA_TCD14_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gacf0b581267dc9a83559b9f89655b6919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b405904b78f29167e9ca3ec3f67c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad1b405904b78f29167e9ca3ec3f67c05">DMA_TCD14_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gad1b405904b78f29167e9ca3ec3f67c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c1a27d4fcad9497503d722426ea346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga65c1a27d4fcad9497503d722426ea346">DMA_TCD14_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga65c1a27d4fcad9497503d722426ea346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a7687794a55a2cdfbbf2601b9775a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15a7687794a55a2cdfbbf2601b9775a5">DMA_TCD14_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga15a7687794a55a2cdfbbf2601b9775a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6dadb79352c6af3a1e860d6a010a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabb6dadb79352c6af3a1e860d6a010a15">DMA_TCD14_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gabb6dadb79352c6af3a1e860d6a010a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9291c9148fe72fcaa6daf2a8fdd83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a9291c9148fe72fcaa6daf2a8fdd83e">DMA_TCD14_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga7a9291c9148fe72fcaa6daf2a8fdd83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1607d5f48957b2d42b1c77f4ffe1ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac1607d5f48957b2d42b1c77f4ffe1ed9">DMA_TCD14_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gac1607d5f48957b2d42b1c77f4ffe1ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9798a8bd49bf56c6247968ec1847ba56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9798a8bd49bf56c6247968ec1847ba56">DMA_TCD14_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga9798a8bd49bf56c6247968ec1847ba56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d94f14acca967633fbc56dac680274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga37d94f14acca967633fbc56dac680274">DMA_TCD14_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga37d94f14acca967633fbc56dac680274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb79f13370be67b54b5ed1fe461adc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6eb79f13370be67b54b5ed1fe461adc6">DMA_TCD15_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga6eb79f13370be67b54b5ed1fe461adc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9109e0dee0d1aa8b467ef00c70f2971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa9109e0dee0d1aa8b467ef00c70f2971">DMA_TCD15_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaa9109e0dee0d1aa8b467ef00c70f2971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5b5ee407c0a940461edc68f69bea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga51d5b5ee407c0a940461edc68f69bea3">DMA_TCD15_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga51d5b5ee407c0a940461edc68f69bea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b7235ecd3b35d9a897ff174187fc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga88b7235ecd3b35d9a897ff174187fc8a">DMA_TCD15_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga88b7235ecd3b35d9a897ff174187fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e6538f7c7033e20c33a8a09b5748fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga60e6538f7c7033e20c33a8a09b5748fe">DMA_TCD15_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga60e6538f7c7033e20c33a8a09b5748fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fb2cb3eb8f170bf832c7b018a96ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga95fb2cb3eb8f170bf832c7b018a96ec5">DMA_TCD15_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga95fb2cb3eb8f170bf832c7b018a96ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67f5b3eb4380c25b5017ac231f273b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab67f5b3eb4380c25b5017ac231f273b8">DMA_TCD15_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab67f5b3eb4380c25b5017ac231f273b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96883b08084e57c2324a7a945fcc7107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96883b08084e57c2324a7a945fcc7107">DMA_TCD15_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga96883b08084e57c2324a7a945fcc7107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f5f71e56f4d63ef32d03ec031b3b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab3f5f71e56f4d63ef32d03ec031b3b45">DMA_TCD15_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab3f5f71e56f4d63ef32d03ec031b3b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ed6e0682627b986b2ed3b7a7ccd157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa8ed6e0682627b986b2ed3b7a7ccd157">DMA_TCD15_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaa8ed6e0682627b986b2ed3b7a7ccd157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6c6be7d544c5d50b83c331307017f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9b6c6be7d544c5d50b83c331307017f4">DMA_TCD15_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga9b6c6be7d544c5d50b83c331307017f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490c3331e921f78f70ba0faba15987f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga490c3331e921f78f70ba0faba15987f1">DMA_TCD15_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga490c3331e921f78f70ba0faba15987f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab094c103d137f49a7195ff869b5cade1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab094c103d137f49a7195ff869b5cade1">DMA_TCD15_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab094c103d137f49a7195ff869b5cade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dff77e7ddaad31d2a84ccd50a0714b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf8dff77e7ddaad31d2a84ccd50a0714b">DMA_TCD15_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaf8dff77e7ddaad31d2a84ccd50a0714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55c6f49386c76dc2d5705da3b7efb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac55c6f49386c76dc2d5705da3b7efb7e">DMA_TCD15_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gac55c6f49386c76dc2d5705da3b7efb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79de6ef4790e670b262d808b0851c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac79de6ef4790e670b262d808b0851c33">DMA_SADDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gac79de6ef4790e670b262d808b0851c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf550e7107851b8d89ba562c92147a7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf550e7107851b8d89ba562c92147a7d8">DMA_SOFF</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaf550e7107851b8d89ba562c92147a7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4a8700fcf390a0c91df4a5698550ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9f4a8700fcf390a0c91df4a5698550ba">DMA_ATTR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga9f4a8700fcf390a0c91df4a5698550ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7691b3856b237a914bf0f8c7cd28804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad7691b3856b237a914bf0f8c7cd28804">DMA_NBYTES_MLNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gad7691b3856b237a914bf0f8c7cd28804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a6deae65a6ba78099a77b1d700b0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47a6deae65a6ba78099a77b1d700b0a4">DMA_NBYTES_MLOFFNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga47a6deae65a6ba78099a77b1d700b0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5c965156acab64292450aab3e4e813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b5c965156acab64292450aab3e4e813">DMA_NBYTES_MLOFFYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga2b5c965156acab64292450aab3e4e813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe14777337c386e625ae3a66162832c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafe14777337c386e625ae3a66162832c9">DMA_SLAST</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gafe14777337c386e625ae3a66162832c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac891509293585f659dec043eb18e381f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac891509293585f659dec043eb18e381f">DMA_DADDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gac891509293585f659dec043eb18e381f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab285e557469e7f2e4501337a5817fe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab285e557469e7f2e4501337a5817fe19">DMA_DOFF</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gab285e557469e7f2e4501337a5817fe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43fe51df00c21f4267edeedbbb6e68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa43fe51df00c21f4267edeedbbb6e68e">DMA_CITER_ELINKNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaa43fe51df00c21f4267edeedbbb6e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554e01071bdc2ac1279190af717f19d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga554e01071bdc2ac1279190af717f19d6">DMA_CITER_ELINKYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga554e01071bdc2ac1279190af717f19d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4dc3fb97989651bf0f8f4bd9ff4df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace4dc3fb97989651bf0f8f4bd9ff4df9">DMA_DLAST_SGA</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gace4dc3fb97989651bf0f8f4bd9ff4df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb40df597acc18705ae2b222e2dcfb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafb40df597acc18705ae2b222e2dcfb6b">DMA_CSR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gafb40df597acc18705ae2b222e2dcfb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecaa21525c6216080d34aee5345f6a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaecaa21525c6216080d34aee5345f6a79">DMA_BITER_ELINKNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaecaa21525c6216080d34aee5345f6a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff1ce654846e1e435a07ad784055a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaff1ce654846e1e435a07ad784055a98">DMA_BITER_ELINKYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaaff1ce654846e1e435a07ad784055a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39b8948b1c8f2a4800b7ef5bb28f81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td></tr>
<tr class="separator:gab39b8948b1c8f2a4800b7ef5bb28f81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2c269003e3359dc2bcfc7a4ba22d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ES)</td></tr>
<tr class="separator:ga8b2c269003e3359dc2bcfc7a4ba22d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764faa6d381a740294254d9804cf1f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERQ)</td></tr>
<tr class="separator:ga764faa6d381a740294254d9804cf1f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155bdfb51279d49a987de39ea701ced9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;EEI)</td></tr>
<tr class="separator:ga155bdfb51279d49a987de39ea701ced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e8546f3029a90bf8302c18d99c81b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CEEI)</td></tr>
<tr class="separator:ga86e8546f3029a90bf8302c18d99c81b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ae65cbaf7542019478d2dac850c80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SEEI)</td></tr>
<tr class="separator:gab6ae65cbaf7542019478d2dac850c80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0fa9a151fe2565c07004b02c597ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERQ)</td></tr>
<tr class="separator:ga1f0fa9a151fe2565c07004b02c597ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64fff33e3c8a6b9117d4e420820ff72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SERQ)</td></tr>
<tr class="separator:ga64fff33e3c8a6b9117d4e420820ff72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c42e04f81a5dde13a21ba5a29e7768a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CDNE)</td></tr>
<tr class="separator:ga6c42e04f81a5dde13a21ba5a29e7768a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9589776b5120c824fe7e4e91887583cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SSRT)</td></tr>
<tr class="separator:ga9589776b5120c824fe7e4e91887583cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287b6a85d5d7e1c596cc752bc91effba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERR)</td></tr>
<tr class="separator:ga287b6a85d5d7e1c596cc752bc91effba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a25bacc9e5b0bee2b54320962dcd922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CINT)</td></tr>
<tr class="separator:ga7a25bacc9e5b0bee2b54320962dcd922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea04c1128a280d8ec12d38433e989f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>)</td></tr>
<tr class="separator:ga6ea04c1128a280d8ec12d38433e989f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152d6742e7c77d4ef62822bd283d3d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERR)</td></tr>
<tr class="separator:ga152d6742e7c77d4ef62822bd283d3d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f169a5241ae368b33d95d1191e0bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;HRS)</td></tr>
<tr class="separator:ga96f169a5241ae368b33d95d1191e0bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf8a4f6d4a9e3754e4f86278536d8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI3)</td></tr>
<tr class="separator:ga2bf8a4f6d4a9e3754e4f86278536d8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b4c758a6fbb34e7eac26ce130107c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI2)</td></tr>
<tr class="separator:gae1b4c758a6fbb34e7eac26ce130107c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9918ca0b50c6a964c0f4228c84cf477a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI1)</td></tr>
<tr class="separator:ga9918ca0b50c6a964c0f4228c84cf477a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17996564e21436bae440bb781b62fc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI0)</td></tr>
<tr class="separator:ga17996564e21436bae440bb781b62fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540cf71e563a3d9d3dc0970180446af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI7)</td></tr>
<tr class="separator:ga540cf71e563a3d9d3dc0970180446af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0f16c0482d6d150b387594d51bf4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI6)</td></tr>
<tr class="separator:gadf0f16c0482d6d150b387594d51bf4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373d6ba11904a8d56852f1f8364eb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI5)</td></tr>
<tr class="separator:ga3373d6ba11904a8d56852f1f8364eb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ab8bc143d570cabf1b6ae2b572c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI4)</td></tr>
<tr class="separator:ga21ab8bc143d570cabf1b6ae2b572c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5261c483b946c45d7ed9fdf47b1a34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI11)</td></tr>
<tr class="separator:gaa5261c483b946c45d7ed9fdf47b1a34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537f4bcd1dd1f0779a7b264fa10f7de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI10)</td></tr>
<tr class="separator:ga537f4bcd1dd1f0779a7b264fa10f7de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d17995d1458386ea07705da175de86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI9)</td></tr>
<tr class="separator:ga3d17995d1458386ea07705da175de86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f8017add177a2fbaea0369add2fa14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI8)</td></tr>
<tr class="separator:ga41f8017add177a2fbaea0369add2fa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c8c0dbaea753e278296288a71c23ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI15)</td></tr>
<tr class="separator:ga18c8c0dbaea753e278296288a71c23ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e2dd873969a5ff7b815f0953aac1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI14)</td></tr>
<tr class="separator:ga47e2dd873969a5ff7b815f0953aac1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f3ecabededad6f1746d4037c8b69dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI13)</td></tr>
<tr class="separator:ga06f3ecabededad6f1746d4037c8b69dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc753dbf48306f87b47a395801d548d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI12)</td></tr>
<tr class="separator:gafc753dbf48306f87b47a395801d548d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab407776ade2423789a87e00dcd45d481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SADDR)</td></tr>
<tr class="separator:gab407776ade2423789a87e00dcd45d481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9d9a137240bea3c222bdbdb6811311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SOFF)</td></tr>
<tr class="separator:gacd9d9a137240bea3c222bdbdb6811311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6892f2d2baef551540d1763d734ae7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].ATTR)</td></tr>
<tr class="separator:ga6892f2d2baef551540d1763d734ae7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c67b54d914f10dff1edc833f7947859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLNO)</td></tr>
<tr class="separator:ga1c67b54d914f10dff1edc833f7947859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab232116ded8bac724f9bf9798256e399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFNO)</td></tr>
<tr class="separator:gab232116ded8bac724f9bf9798256e399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5fa2373c445db5628dc17b599fea75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFYES)</td></tr>
<tr class="separator:gaea5fa2373c445db5628dc17b599fea75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012ee210e5fe3243cf0d5090d59f9b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SLAST)</td></tr>
<tr class="separator:ga012ee210e5fe3243cf0d5090d59f9b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a12a88db406b5faadfcb8ae108ad53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DADDR)</td></tr>
<tr class="separator:gae2a12a88db406b5faadfcb8ae108ad53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2ec5d178da38a609670b33ca2b4ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DOFF)</td></tr>
<tr class="separator:ga6d2ec5d178da38a609670b33ca2b4ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2b334ee966aaed7d97a12b2f21e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKNO)</td></tr>
<tr class="separator:ga6f2b334ee966aaed7d97a12b2f21e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf014ca6b4a7bf454a74811b30aae01e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKYES)</td></tr>
<tr class="separator:gaf014ca6b4a7bf454a74811b30aae01e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefaeb95e9b7a2fb1199c2f181ac634d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DLAST_SGA)</td></tr>
<tr class="separator:gaaefaeb95e9b7a2fb1199c2f181ac634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194fd4b02627791836763868c2b84261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CSR)</td></tr>
<tr class="separator:ga194fd4b02627791836763868c2b84261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef38b025993510e86935a83451644087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKNO)</td></tr>
<tr class="separator:gaef38b025993510e86935a83451644087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fd4f8696355df5a5562f1a9ab75d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKYES)</td></tr>
<tr class="separator:ga06fd4f8696355df5a5562f1a9ab75d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc38bcb982272f5eaf2b00932f9a68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacfc38bcb982272f5eaf2b00932f9a68e">DMA_CR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gacfc38bcb982272f5eaf2b00932f9a68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c45f5cf45e7046a88e8d2d8d495bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20c45f5cf45e7046a88e8d2d8d495bd1">DMA_ES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga20c45f5cf45e7046a88e8d2d8d495bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd6dd657e5b4c8454d1b5caa49a99d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabcd6dd657e5b4c8454d1b5caa49a99d6">DMA_ERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gabcd6dd657e5b4c8454d1b5caa49a99d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3adc57a31ceb8782a86a5cc60176411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac3adc57a31ceb8782a86a5cc60176411">DMA_EEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gac3adc57a31ceb8782a86a5cc60176411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde1a16e8169bd2f794f09b35eda35ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gadde1a16e8169bd2f794f09b35eda35ce">DMA_CEEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gadde1a16e8169bd2f794f09b35eda35ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2f2f14616794b02c4790d48584ff8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaee2f2f14616794b02c4790d48584ff8f">DMA_SEEI</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaee2f2f14616794b02c4790d48584ff8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607c90ad4fb4b0b66d1be715779cb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga607c90ad4fb4b0b66d1be715779cb203">DMA_CERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga607c90ad4fb4b0b66d1be715779cb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7e6d6e1af2f8812b0dcea5515f17c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1e7e6d6e1af2f8812b0dcea5515f17c2">DMA_SERQ</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1e7e6d6e1af2f8812b0dcea5515f17c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cb3741abe78ef798505349e81506ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga10cb3741abe78ef798505349e81506ae">DMA_CDNE</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga10cb3741abe78ef798505349e81506ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bd6e16118c7da94ca9ef15ee4ab8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga85bd6e16118c7da94ca9ef15ee4ab8a6">DMA_SSRT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga85bd6e16118c7da94ca9ef15ee4ab8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a112bffb4149f62fb89c8c347489eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga36a112bffb4149f62fb89c8c347489eb">DMA_CERR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga36a112bffb4149f62fb89c8c347489eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3f99f6321eb4a15d39f86d4b769f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a3f99f6321eb4a15d39f86d4b769f25">DMA_CINT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1a3f99f6321eb4a15d39f86d4b769f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b70381292eb5e6c81ed94f35740d50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b70381292eb5e6c81ed94f35740d50e">DMA_INT</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga2b70381292eb5e6c81ed94f35740d50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f8a584f53a2dd1e20b96c901e3713c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15f8a584f53a2dd1e20b96c901e3713c">DMA_ERR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga15f8a584f53a2dd1e20b96c901e3713c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa4785c7d286d1dd6323668a2ea0a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9fa4785c7d286d1dd6323668a2ea0a71">DMA_HRS</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga9fa4785c7d286d1dd6323668a2ea0a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaeec02168539d318e5fb4712c7e67ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaaeec02168539d318e5fb4712c7e67ce">DMA_DCHPRI3</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaaaeec02168539d318e5fb4712c7e67ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df073f07070e567ee787d00c16301be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1df073f07070e567ee787d00c16301be">DMA_DCHPRI2</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1df073f07070e567ee787d00c16301be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e7c295d5ca56bc399faf19a37ef42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga76e7c295d5ca56bc399faf19a37ef42c">DMA_DCHPRI1</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga76e7c295d5ca56bc399faf19a37ef42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67249d64c9ef3a81228f2ec44d7ca36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga67249d64c9ef3a81228f2ec44d7ca36d">DMA_DCHPRI0</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga67249d64c9ef3a81228f2ec44d7ca36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0">DMA_DCHPRI7</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f7ee25334f66d5cea20016aa7e0821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf1f7ee25334f66d5cea20016aa7e0821">DMA_DCHPRI6</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gaf1f7ee25334f66d5cea20016aa7e0821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885f69c4e9d8b54baf8f61ff7f23160c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga885f69c4e9d8b54baf8f61ff7f23160c">DMA_DCHPRI5</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga885f69c4e9d8b54baf8f61ff7f23160c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fdd276e7c0e2b8443e4400285f5005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae9fdd276e7c0e2b8443e4400285f5005">DMA_DCHPRI4</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gae9fdd276e7c0e2b8443e4400285f5005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8f37ab777e5f4420b8b51d41ed3e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace8f37ab777e5f4420b8b51d41ed3e7e">DMA_DCHPRI11</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gace8f37ab777e5f4420b8b51d41ed3e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92129b5f079accaa56edcb1d3c8a2e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga92129b5f079accaa56edcb1d3c8a2e54">DMA_DCHPRI10</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga92129b5f079accaa56edcb1d3c8a2e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c067a6f739866ed74edc186a33bacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1c067a6f739866ed74edc186a33bacd">DMA_DCHPRI9</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gab1c067a6f739866ed74edc186a33bacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e838b2979d030aeeb199c6c7a524ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9e838b2979d030aeeb199c6c7a524ef6">DMA_DCHPRI8</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga9e838b2979d030aeeb199c6c7a524ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d303eee0513e2aad25dbc591e122aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad2d303eee0513e2aad25dbc591e122aa">DMA_DCHPRI15</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:gad2d303eee0513e2aad25dbc591e122aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1faac5078cb919161bb17ef0c43fdf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1faac5078cb919161bb17ef0c43fdf43">DMA_DCHPRI14</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga1faac5078cb919161bb17ef0c43fdf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4d800d93634c0a81ab21774ee91c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7e4d800d93634c0a81ab21774ee91c2c">DMA_DCHPRI13</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga7e4d800d93634c0a81ab21774ee91c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a98fb6668d60e5876c27ed2073e114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga30a98fb6668d60e5876c27ed2073e114">DMA_DCHPRI12</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td></tr>
<tr class="separator:ga30a98fb6668d60e5876c27ed2073e114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c95bf7de504481d8a778c6210c2dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga84c95bf7de504481d8a778c6210c2dff">DMA_TCD0_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga84c95bf7de504481d8a778c6210c2dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd045ae026df1eef839ebe090004da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6cd045ae026df1eef839ebe090004da8">DMA_TCD0_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga6cd045ae026df1eef839ebe090004da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0b2fdf139a36d75c53d4865c9110ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacd0b2fdf139a36d75c53d4865c9110ab">DMA_TCD0_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gacd0b2fdf139a36d75c53d4865c9110ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df3a3da857eb88f77c73070f6724e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6df3a3da857eb88f77c73070f6724e5b">DMA_TCD0_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga6df3a3da857eb88f77c73070f6724e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442f8530b6e3de8a52be316ad67f398a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga442f8530b6e3de8a52be316ad67f398a">DMA_TCD0_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga442f8530b6e3de8a52be316ad67f398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d4550b098b51609522217ce553a037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac8d4550b098b51609522217ce553a037">DMA_TCD0_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gac8d4550b098b51609522217ce553a037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e23f24daf65d1eb0e6839272544261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5e23f24daf65d1eb0e6839272544261a">DMA_TCD0_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga5e23f24daf65d1eb0e6839272544261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3f8d47687e097095364c5ecccf58c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaa3f8d47687e097095364c5ecccf58c9">DMA_TCD0_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaaa3f8d47687e097095364c5ecccf58c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660879131747c3bd7f21daa0a826b016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga660879131747c3bd7f21daa0a826b016">DMA_TCD0_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga660879131747c3bd7f21daa0a826b016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf189723f0b4d98fffdf6860fcb74177d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf189723f0b4d98fffdf6860fcb74177d">DMA_TCD0_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaf189723f0b4d98fffdf6860fcb74177d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9402d88f1a2681a38ed38bfdb2a94969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9402d88f1a2681a38ed38bfdb2a94969">DMA_TCD0_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga9402d88f1a2681a38ed38bfdb2a94969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ffe01080735f9e83554fde2f73148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaca4ffe01080735f9e83554fde2f73148">DMA_TCD0_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gaca4ffe01080735f9e83554fde2f73148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6031712fe92a2e0866b5cdaedbc09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac6c6031712fe92a2e0866b5cdaedbc09">DMA_TCD0_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:gac6c6031712fe92a2e0866b5cdaedbc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96730875a7b5ef4cc612fca19996a011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96730875a7b5ef4cc612fca19996a011">DMA_TCD0_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga96730875a7b5ef4cc612fca19996a011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2521a084ea42e98eeceb804e5f7ecb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2521a084ea42e98eeceb804e5f7ecb76">DMA_TCD0_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td></tr>
<tr class="separator:ga2521a084ea42e98eeceb804e5f7ecb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94212bd95654bfd40e69abc92d60ba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga94212bd95654bfd40e69abc92d60ba81">DMA_TCD1_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga94212bd95654bfd40e69abc92d60ba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef23070556cc663eb4b1189fb07e121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2ef23070556cc663eb4b1189fb07e121">DMA_TCD1_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga2ef23070556cc663eb4b1189fb07e121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a0c29d2a82a8e6bd8f88bb52ab5210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga39a0c29d2a82a8e6bd8f88bb52ab5210">DMA_TCD1_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga39a0c29d2a82a8e6bd8f88bb52ab5210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815c5f40d67ad04ac54fdb097ba16f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga815c5f40d67ad04ac54fdb097ba16f7f">DMA_TCD1_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga815c5f40d67ad04ac54fdb097ba16f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f0e77e436a6181f1de8a5c76f852e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad6f0e77e436a6181f1de8a5c76f852e4">DMA_TCD1_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gad6f0e77e436a6181f1de8a5c76f852e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca874a7a0dda11149a7ffbc59fd4f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabca874a7a0dda11149a7ffbc59fd4f67">DMA_TCD1_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gabca874a7a0dda11149a7ffbc59fd4f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac992fd61ac9973b0084946fe63e7ace5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac992fd61ac9973b0084946fe63e7ace5">DMA_TCD1_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gac992fd61ac9973b0084946fe63e7ace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de728ad39398928b18756cb20c98d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9de728ad39398928b18756cb20c98d18">DMA_TCD1_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga9de728ad39398928b18756cb20c98d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5357bc3c3f4f2ed192af2623a8599918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5357bc3c3f4f2ed192af2623a8599918">DMA_TCD1_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga5357bc3c3f4f2ed192af2623a8599918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0483f14cbe1f3dbacf9b8047cf810d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9e0483f14cbe1f3dbacf9b8047cf810d">DMA_TCD1_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga9e0483f14cbe1f3dbacf9b8047cf810d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fe722e1649c6b4bc4c6bccecdda99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga93fe722e1649c6b4bc4c6bccecdda99f">DMA_TCD1_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga93fe722e1649c6b4bc4c6bccecdda99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7ae95d1847471177772eff5d38b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8e7ae95d1847471177772eff5d38b78b">DMA_TCD1_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga8e7ae95d1847471177772eff5d38b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad240efa4ab3711d61d1b82c5eedae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacad240efa4ab3711d61d1b82c5eedae2">DMA_TCD1_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:gacad240efa4ab3711d61d1b82c5eedae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898031f3c7ec06acd31e0daee2d983d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga898031f3c7ec06acd31e0daee2d983d3">DMA_TCD1_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga898031f3c7ec06acd31e0daee2d983d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0484b8606e5656a358ba3a3a1e7f7623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0484b8606e5656a358ba3a3a1e7f7623">DMA_TCD1_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td></tr>
<tr class="separator:ga0484b8606e5656a358ba3a3a1e7f7623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ffbc1cb0292663f36900d4e1c25580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad1ffbc1cb0292663f36900d4e1c25580">DMA_TCD2_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gad1ffbc1cb0292663f36900d4e1c25580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778e50197a65e123a80815d1870b42b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga778e50197a65e123a80815d1870b42b0">DMA_TCD2_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga778e50197a65e123a80815d1870b42b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a70afba86453e8b5e9c89f22a11412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18a70afba86453e8b5e9c89f22a11412">DMA_TCD2_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga18a70afba86453e8b5e9c89f22a11412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7eefc1531e30e8f88f39e91f8468244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa7eefc1531e30e8f88f39e91f8468244">DMA_TCD2_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa7eefc1531e30e8f88f39e91f8468244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a66b7923ef33c03d078edaf888dbe50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9a66b7923ef33c03d078edaf888dbe50">DMA_TCD2_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga9a66b7923ef33c03d078edaf888dbe50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2118daf31ada0b80777846e3a4392d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2118daf31ada0b80777846e3a4392d4">DMA_TCD2_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gae2118daf31ada0b80777846e3a4392d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05cc6cdf9d615cc8fdcaae8878e71c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa05cc6cdf9d615cc8fdcaae8878e71c2">DMA_TCD2_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa05cc6cdf9d615cc8fdcaae8878e71c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9b29c3d17e214a72000e9c5920978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c9b29c3d17e214a72000e9c5920978f">DMA_TCD2_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga2c9b29c3d17e214a72000e9c5920978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e">DMA_TCD2_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7002957f90bec11cfb5acbdafd3c3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa7002957f90bec11cfb5acbdafd3c3b2">DMA_TCD2_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa7002957f90bec11cfb5acbdafd3c3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cb3dda75d3169276a55872ec2ac0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga63cb3dda75d3169276a55872ec2ac0a3">DMA_TCD2_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga63cb3dda75d3169276a55872ec2ac0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03556e18fbd384f9629fc80815c370ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga03556e18fbd384f9629fc80815c370ac">DMA_TCD2_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga03556e18fbd384f9629fc80815c370ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868475048617575cf190c20189c586ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga868475048617575cf190c20189c586ee">DMA_TCD2_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga868475048617575cf190c20189c586ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27b02c8585b159ffc7b78f32c3d7b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa27b02c8585b159ffc7b78f32c3d7b2d">DMA_TCD2_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:gaa27b02c8585b159ffc7b78f32c3d7b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7105375c432e810701dc580bbe2c97f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7105375c432e810701dc580bbe2c97f7">DMA_TCD2_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td></tr>
<tr class="separator:ga7105375c432e810701dc580bbe2c97f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae015b1c8ea3e04489c82a43512f27ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae015b1c8ea3e04489c82a43512f27ab1">DMA_TCD3_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gae015b1c8ea3e04489c82a43512f27ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15058eb1943489c3a2f36308d61fd628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15058eb1943489c3a2f36308d61fd628">DMA_TCD3_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga15058eb1943489c3a2f36308d61fd628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2782d5194fea9642ce17125a8c1b8e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2782d5194fea9642ce17125a8c1b8e67">DMA_TCD3_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga2782d5194fea9642ce17125a8c1b8e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19846e750847e4f60b1e73fed4224075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga19846e750847e4f60b1e73fed4224075">DMA_TCD3_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga19846e750847e4f60b1e73fed4224075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bc0c9aad4d4aad6febd15eb31cc834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15bc0c9aad4d4aad6febd15eb31cc834">DMA_TCD3_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga15bc0c9aad4d4aad6febd15eb31cc834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dd0db34f893d8115cc7bf6f0bd5a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab3dd0db34f893d8115cc7bf6f0bd5a07">DMA_TCD3_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gab3dd0db34f893d8115cc7bf6f0bd5a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a5b45233b7f24c770759413cbbb8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae3a5b45233b7f24c770759413cbbb8bd">DMA_TCD3_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gae3a5b45233b7f24c770759413cbbb8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0aa21f0dc3f9be0643931ee4af148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga00d0aa21f0dc3f9be0643931ee4af148">DMA_TCD3_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga00d0aa21f0dc3f9be0643931ee4af148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dd71cc6246dba8d54263a5244d8462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20dd71cc6246dba8d54263a5244d8462">DMA_TCD3_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga20dd71cc6246dba8d54263a5244d8462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7f6258ced19b6d5b2589bb46ab8014d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac7f6258ced19b6d5b2589bb46ab8014d">DMA_TCD3_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:gac7f6258ced19b6d5b2589bb46ab8014d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8907e1cd9237bc52b3f58c16389781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4a8907e1cd9237bc52b3f58c16389781">DMA_TCD3_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga4a8907e1cd9237bc52b3f58c16389781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4b16e69f639dffe7081c7e8b083cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5a4b16e69f639dffe7081c7e8b083cbe">DMA_TCD3_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga5a4b16e69f639dffe7081c7e8b083cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd4b37d23c6c4cd59c8e75abc49a620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4cd4b37d23c6c4cd59c8e75abc49a620">DMA_TCD3_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga4cd4b37d23c6c4cd59c8e75abc49a620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8e5cd5463badcff9d9de63e01ba131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3b8e5cd5463badcff9d9de63e01ba131">DMA_TCD3_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga3b8e5cd5463badcff9d9de63e01ba131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fb2452c2df35600818d0dc072bb308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga78fb2452c2df35600818d0dc072bb308">DMA_TCD3_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td></tr>
<tr class="separator:ga78fb2452c2df35600818d0dc072bb308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc7248c1aac9b222666d2527404eb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6cc7248c1aac9b222666d2527404eb72">DMA_TCD4_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga6cc7248c1aac9b222666d2527404eb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5daecfc1646478ddba0208c44bd95de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5daecfc1646478ddba0208c44bd95de">DMA_TCD4_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac5daecfc1646478ddba0208c44bd95de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8951a9fcbce81a5a61e455663f75b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafd8951a9fcbce81a5a61e455663f75b6">DMA_TCD4_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gafd8951a9fcbce81a5a61e455663f75b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f1f1198c82e029336d290baffd758a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15f1f1198c82e029336d290baffd758a">DMA_TCD4_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga15f1f1198c82e029336d290baffd758a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6366797b418a1074278f15243b4ef66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6366797b418a1074278f15243b4ef66c">DMA_TCD4_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga6366797b418a1074278f15243b4ef66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf819508a4a70a0d564efc5f86e92ce3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf819508a4a70a0d564efc5f86e92ce3e">DMA_TCD4_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gaf819508a4a70a0d564efc5f86e92ce3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9552b10b44987816c32f2122c2f6dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac9552b10b44987816c32f2122c2f6dc7">DMA_TCD4_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac9552b10b44987816c32f2122c2f6dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad344471a51f038a6669dbb0d31f8406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad344471a51f038a6669dbb0d31f8406c">DMA_TCD4_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gad344471a51f038a6669dbb0d31f8406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace552f45c71998efe2fe0ae26939f548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace552f45c71998efe2fe0ae26939f548">DMA_TCD4_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gace552f45c71998efe2fe0ae26939f548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11418abcfba691b0c95b6996829e4398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga11418abcfba691b0c95b6996829e4398">DMA_TCD4_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga11418abcfba691b0c95b6996829e4398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ae40aad0685169fe662966b2093e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5f9ae40aad0685169fe662966b2093e7">DMA_TCD4_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga5f9ae40aad0685169fe662966b2093e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087e361e7331f84abef82e41a3c6961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga087e361e7331f84abef82e41a3c6961f">DMA_TCD4_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga087e361e7331f84abef82e41a3c6961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4c75adfdd4fccd9a457a92aab5ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2a4c75adfdd4fccd9a457a92aab5ebb3">DMA_TCD4_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga2a4c75adfdd4fccd9a457a92aab5ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026a693d34bf8ae3c371c5f4ce25e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga026a693d34bf8ae3c371c5f4ce25e073">DMA_TCD4_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:ga026a693d34bf8ae3c371c5f4ce25e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e84c3dc53946dfd4bcd461b1620963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac0e84c3dc53946dfd4bcd461b1620963">DMA_TCD4_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td></tr>
<tr class="separator:gac0e84c3dc53946dfd4bcd461b1620963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c1585febc1f3f13c83d52b7a48d57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga32c1585febc1f3f13c83d52b7a48d57e">DMA_TCD5_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga32c1585febc1f3f13c83d52b7a48d57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299ca77e3ea01fa9a38285be053705e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga299ca77e3ea01fa9a38285be053705e0">DMA_TCD5_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga299ca77e3ea01fa9a38285be053705e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731feb22fa7733ad23173ed440d37836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga731feb22fa7733ad23173ed440d37836">DMA_TCD5_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga731feb22fa7733ad23173ed440d37836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b5c66904988988e6cadca4fb8428f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5b5c66904988988e6cadca4fb8428f2">DMA_TCD5_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gac5b5c66904988988e6cadca4fb8428f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8751f24b9f2e3d213a219e5b42f9e642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8751f24b9f2e3d213a219e5b42f9e642">DMA_TCD5_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga8751f24b9f2e3d213a219e5b42f9e642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2dc1bbc567fb9b81593ca3e926089b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c2dc1bbc567fb9b81593ca3e926089b">DMA_TCD5_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga2c2dc1bbc567fb9b81593ca3e926089b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6300280a7a20a56a96584820c6942421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6300280a7a20a56a96584820c6942421">DMA_TCD5_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga6300280a7a20a56a96584820c6942421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9396476f6de4566cf2caef66b2e6b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf9396476f6de4566cf2caef66b2e6b56">DMA_TCD5_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gaf9396476f6de4566cf2caef66b2e6b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed65b973d5ac8e9dbb0bf825058f6b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaed65b973d5ac8e9dbb0bf825058f6b80">DMA_TCD5_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:gaed65b973d5ac8e9dbb0bf825058f6b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9">DMA_TCD5_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893ee9571766a4deef0040cc52f0f353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga893ee9571766a4deef0040cc52f0f353">DMA_TCD5_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga893ee9571766a4deef0040cc52f0f353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b181f26b13735d9b3d366f746b0995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48b181f26b13735d9b3d366f746b0995">DMA_TCD5_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga48b181f26b13735d9b3d366f746b0995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f0f7acf8241ec5707391950832b8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga21f0f7acf8241ec5707391950832b8bf">DMA_TCD5_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga21f0f7acf8241ec5707391950832b8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a45975974259d9c0822a80fc4235b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16a45975974259d9c0822a80fc4235b5">DMA_TCD5_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga16a45975974259d9c0822a80fc4235b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c9d47975d63acab5c79b21b8fa0631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga07c9d47975d63acab5c79b21b8fa0631">DMA_TCD5_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td></tr>
<tr class="separator:ga07c9d47975d63acab5c79b21b8fa0631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f41c78fcfe67fb12a25ecf7df8f9127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0f41c78fcfe67fb12a25ecf7df8f9127">DMA_TCD6_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga0f41c78fcfe67fb12a25ecf7df8f9127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85de51a9a8986d8268f7f1f27bfb00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac85de51a9a8986d8268f7f1f27bfb00f">DMA_TCD6_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gac85de51a9a8986d8268f7f1f27bfb00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bce2367a1fe49658e389384bede7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0bce2367a1fe49658e389384bede7937">DMA_TCD6_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga0bce2367a1fe49658e389384bede7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df3e27b1d307f3799a0518af5e77b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5df3e27b1d307f3799a0518af5e77b5d">DMA_TCD6_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga5df3e27b1d307f3799a0518af5e77b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665fe503506ca6d695a7b3520579678f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga665fe503506ca6d695a7b3520579678f">DMA_TCD6_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga665fe503506ca6d695a7b3520579678f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f055c822e10a2c8cfdcddd8bdc61bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga18f055c822e10a2c8cfdcddd8bdc61bc">DMA_TCD6_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga18f055c822e10a2c8cfdcddd8bdc61bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672ec28af0a73ea4d68fd67e1c00c2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga672ec28af0a73ea4d68fd67e1c00c2cf">DMA_TCD6_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga672ec28af0a73ea4d68fd67e1c00c2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48867e3ab689be488624b105f0096275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48867e3ab689be488624b105f0096275">DMA_TCD6_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga48867e3ab689be488624b105f0096275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5f76022fb322b6ad46f22afc87d44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4e5f76022fb322b6ad46f22afc87d44c">DMA_TCD6_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga4e5f76022fb322b6ad46f22afc87d44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ec616b075a507b1d33d7783bd9e5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae0ec616b075a507b1d33d7783bd9e5a1">DMA_TCD6_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gae0ec616b075a507b1d33d7783bd9e5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e433ef28a7aafd62a976c1537b586a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3e433ef28a7aafd62a976c1537b586a1">DMA_TCD6_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga3e433ef28a7aafd62a976c1537b586a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462831fecef10ad2b3be07101cc4a0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga462831fecef10ad2b3be07101cc4a0cb">DMA_TCD6_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga462831fecef10ad2b3be07101cc4a0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd4e9ae86d78c4a625a97dbf5871935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaafd4e9ae86d78c4a625a97dbf5871935">DMA_TCD6_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:gaafd4e9ae86d78c4a625a97dbf5871935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48649fc22420475f667d80c10c46ed68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga48649fc22420475f667d80c10c46ed68">DMA_TCD6_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga48649fc22420475f667d80c10c46ed68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb4f9b6a33d34236f2d0dbaabbe44b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6fb4f9b6a33d34236f2d0dbaabbe44b1">DMA_TCD6_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td></tr>
<tr class="separator:ga6fb4f9b6a33d34236f2d0dbaabbe44b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c17a6742312a4098c6492219ff8807e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2c17a6742312a4098c6492219ff8807e">DMA_TCD7_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga2c17a6742312a4098c6492219ff8807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae369bbdf8d7426f5285a701adc541862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae369bbdf8d7426f5285a701adc541862">DMA_TCD7_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:gae369bbdf8d7426f5285a701adc541862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948cb5ad1adb59b3c6b0560f2529efbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga948cb5ad1adb59b3c6b0560f2529efbe">DMA_TCD7_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga948cb5ad1adb59b3c6b0560f2529efbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b7288144f75de7dc00a04c099653f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga110b7288144f75de7dc00a04c099653f">DMA_TCD7_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga110b7288144f75de7dc00a04c099653f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dea6a9aae6fc4c980f6f7a3809c93db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6dea6a9aae6fc4c980f6f7a3809c93db">DMA_TCD7_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga6dea6a9aae6fc4c980f6f7a3809c93db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081d406e1d570ce8c4a6c977e00d0201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga081d406e1d570ce8c4a6c977e00d0201">DMA_TCD7_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga081d406e1d570ce8c4a6c977e00d0201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c071968c6d2421889098ea4f55c68e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5c071968c6d2421889098ea4f55c68e0">DMA_TCD7_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga5c071968c6d2421889098ea4f55c68e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a521a7dfdbf6626ffcaaccaca1eed27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a521a7dfdbf6626ffcaaccaca1eed27">DMA_TCD7_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga1a521a7dfdbf6626ffcaaccaca1eed27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51be79805d416f10b5705f324a660b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga51be79805d416f10b5705f324a660b5c">DMA_TCD7_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga51be79805d416f10b5705f324a660b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031018c1c2650eee7cf7606861bf9fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga031018c1c2650eee7cf7606861bf9fba">DMA_TCD7_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga031018c1c2650eee7cf7606861bf9fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7595d3fc88edbc275e9f21568d55e382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7595d3fc88edbc275e9f21568d55e382">DMA_TCD7_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga7595d3fc88edbc275e9f21568d55e382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e818dc306809fc9a3a2b7e46a69ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga23e818dc306809fc9a3a2b7e46a69ef0">DMA_TCD7_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga23e818dc306809fc9a3a2b7e46a69ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5e4f7009e022d05759c2c0fe27f647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3e5e4f7009e022d05759c2c0fe27f647">DMA_TCD7_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga3e5e4f7009e022d05759c2c0fe27f647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ee5bb622bffc9bb99342293afbd4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga52ee5bb622bffc9bb99342293afbd4ba">DMA_TCD7_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga52ee5bb622bffc9bb99342293afbd4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ea45ae3f261c96d302fc05caf8c74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga93ea45ae3f261c96d302fc05caf8c74f">DMA_TCD7_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td></tr>
<tr class="separator:ga93ea45ae3f261c96d302fc05caf8c74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20929e81a1414d68284332fe54c3394e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20929e81a1414d68284332fe54c3394e">DMA_TCD8_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga20929e81a1414d68284332fe54c3394e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1105a5f653de713708697e108fa31fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1105a5f653de713708697e108fa31fd">DMA_TCD8_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gab1105a5f653de713708697e108fa31fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13699886fa956fad85a58d6e9caa8692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga13699886fa956fad85a58d6e9caa8692">DMA_TCD8_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga13699886fa956fad85a58d6e9caa8692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf790a6c71e0fbfc98f7c7edea11862e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf790a6c71e0fbfc98f7c7edea11862e7">DMA_TCD8_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gaf790a6c71e0fbfc98f7c7edea11862e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ff09bfa732b7e37ba88433b2a69e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae2ff09bfa732b7e37ba88433b2a69e39">DMA_TCD8_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gae2ff09bfa732b7e37ba88433b2a69e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16dfd53221d052e7931b716d37783ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16dfd53221d052e7931b716d37783ecc">DMA_TCD8_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga16dfd53221d052e7931b716d37783ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c48604678432613c2255a9ccf1ee23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3c48604678432613c2255a9ccf1ee23c">DMA_TCD8_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga3c48604678432613c2255a9ccf1ee23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6585193ba70d793fa96c368446847218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6585193ba70d793fa96c368446847218">DMA_TCD8_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga6585193ba70d793fa96c368446847218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87de01c15f745a0d3fb02b2b0b13764c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga87de01c15f745a0d3fb02b2b0b13764c">DMA_TCD8_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga87de01c15f745a0d3fb02b2b0b13764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da76173da694902dd5e5974ed7f9efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6da76173da694902dd5e5974ed7f9efd">DMA_TCD8_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga6da76173da694902dd5e5974ed7f9efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a4aaa8869815edf82c900a92bdfe92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae6a4aaa8869815edf82c900a92bdfe92">DMA_TCD8_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gae6a4aaa8869815edf82c900a92bdfe92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1337c2ad5e7240758afd7abec5e06af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1337c2ad5e7240758afd7abec5e06af4">DMA_TCD8_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga1337c2ad5e7240758afd7abec5e06af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803ebab170f7e3a1979cb7e9a58d3f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga803ebab170f7e3a1979cb7e9a58d3f1c">DMA_TCD8_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga803ebab170f7e3a1979cb7e9a58d3f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d20f91416d78e491c9f030b53cc7bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4d20f91416d78e491c9f030b53cc7bcf">DMA_TCD8_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:ga4d20f91416d78e491c9f030b53cc7bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad040442b5582baa8e415dd881c0ad939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad040442b5582baa8e415dd881c0ad939">DMA_TCD8_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td></tr>
<tr class="separator:gad040442b5582baa8e415dd881c0ad939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfaa87b6ce7fcca896ef0bea621484b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabfaa87b6ce7fcca896ef0bea621484b0">DMA_TCD9_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gabfaa87b6ce7fcca896ef0bea621484b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa3ee648910ce0b3f958f9fba8109bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9fa3ee648910ce0b3f958f9fba8109bd">DMA_TCD9_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga9fa3ee648910ce0b3f958f9fba8109bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bfe174e41a010fa81140945c342ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab5bfe174e41a010fa81140945c342ef9">DMA_TCD9_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gab5bfe174e41a010fa81140945c342ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2580532266e2bfb8626521ed50bf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2e2580532266e2bfb8626521ed50bf5d">DMA_TCD9_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga2e2580532266e2bfb8626521ed50bf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab692893ea10469e543391d042aad45e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab692893ea10469e543391d042aad45e1">DMA_TCD9_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gab692893ea10469e543391d042aad45e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9eab72523f41a399f2f7201429d28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a9eab72523f41a399f2f7201429d28d">DMA_TCD9_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga1a9eab72523f41a399f2f7201429d28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4d11e5b7029e3466399882977542f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabce4d11e5b7029e3466399882977542f">DMA_TCD9_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gabce4d11e5b7029e3466399882977542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acd2cbb405259e09039ecddb5a0b278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9acd2cbb405259e09039ecddb5a0b278">DMA_TCD9_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga9acd2cbb405259e09039ecddb5a0b278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a52f2942d7c84c64a15aaa7d8d989ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1a52f2942d7c84c64a15aaa7d8d989ec">DMA_TCD9_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga1a52f2942d7c84c64a15aaa7d8d989ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058c1b0e7625a041c6fff963a6de5af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga058c1b0e7625a041c6fff963a6de5af9">DMA_TCD9_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga058c1b0e7625a041c6fff963a6de5af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2e7773109a62951a808fab4a29515f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0d2e7773109a62951a808fab4a29515f">DMA_TCD9_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga0d2e7773109a62951a808fab4a29515f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec6976994ee346eac1875e848eb5468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0ec6976994ee346eac1875e848eb5468">DMA_TCD9_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga0ec6976994ee346eac1875e848eb5468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749263dc7d3a0d1a02d6446098555380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga749263dc7d3a0d1a02d6446098555380">DMA_TCD9_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga749263dc7d3a0d1a02d6446098555380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23dc537bb2e195e067b8e949e20f7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad23dc537bb2e195e067b8e949e20f7ed">DMA_TCD9_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:gad23dc537bb2e195e067b8e949e20f7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256aa9d7f919cfb32f87d4e828ed7771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga256aa9d7f919cfb32f87d4e828ed7771">DMA_TCD9_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td></tr>
<tr class="separator:ga256aa9d7f919cfb32f87d4e828ed7771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43def64208954cf8918f00a5c2e8a5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga43def64208954cf8918f00a5c2e8a5c3">DMA_TCD10_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga43def64208954cf8918f00a5c2e8a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1785c39374b58b8f0fb1fee6557b8c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1785c39374b58b8f0fb1fee6557b8c9e">DMA_TCD10_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga1785c39374b58b8f0fb1fee6557b8c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce82c87fd6f3680ce6c8deceb6653e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4ce82c87fd6f3680ce6c8deceb6653e7">DMA_TCD10_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4ce82c87fd6f3680ce6c8deceb6653e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4485cacfcff76d14742c66de54736970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4485cacfcff76d14742c66de54736970">DMA_TCD10_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4485cacfcff76d14742c66de54736970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9e594844e687369d3029dc568e2892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4d9e594844e687369d3029dc568e2892">DMA_TCD10_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4d9e594844e687369d3029dc568e2892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f9361236c52b090f87c26ef140b940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga90f9361236c52b090f87c26ef140b940">DMA_TCD10_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga90f9361236c52b090f87c26ef140b940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb4717fe169f84271e8975cc5903950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8cb4717fe169f84271e8975cc5903950">DMA_TCD10_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga8cb4717fe169f84271e8975cc5903950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659dd82f494760eb11d0dcb7abe58624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga659dd82f494760eb11d0dcb7abe58624">DMA_TCD10_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga659dd82f494760eb11d0dcb7abe58624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4889efa76dd652b839b05370678f1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad4889efa76dd652b839b05370678f1c9">DMA_TCD10_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gad4889efa76dd652b839b05370678f1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb96c7d83ed3e4a7d09e164668dbfb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacb96c7d83ed3e4a7d09e164668dbfb40">DMA_TCD10_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gacb96c7d83ed3e4a7d09e164668dbfb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9afa879af2aa3200e1f24dd95c92de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4a9afa879af2aa3200e1f24dd95c92de">DMA_TCD10_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga4a9afa879af2aa3200e1f24dd95c92de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1953e0548e3e985d1132f7c5751734b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf1953e0548e3e985d1132f7c5751734b">DMA_TCD10_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:gaf1953e0548e3e985d1132f7c5751734b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f12de22dcf7bd42da746bf250ed09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga105f12de22dcf7bd42da746bf250ed09">DMA_TCD10_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga105f12de22dcf7bd42da746bf250ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c8aa9c1103e0a6d92468dcb8cd26f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga72c8aa9c1103e0a6d92468dcb8cd26f7">DMA_TCD10_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga72c8aa9c1103e0a6d92468dcb8cd26f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79afca17304b865c762c118811ecf7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga79afca17304b865c762c118811ecf7be">DMA_TCD10_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td></tr>
<tr class="separator:ga79afca17304b865c762c118811ecf7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcf60dc4fafbaba4ef0aa8078c16b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafdcf60dc4fafbaba4ef0aa8078c16b83">DMA_TCD11_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gafdcf60dc4fafbaba4ef0aa8078c16b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ede423859738cb80ae588f482043bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga75ede423859738cb80ae588f482043bb">DMA_TCD11_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga75ede423859738cb80ae588f482043bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4350d724768dbdc84d993c564d3e0c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4350d724768dbdc84d993c564d3e0c4d">DMA_TCD11_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga4350d724768dbdc84d993c564d3e0c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e90b84c561b0753b53a9c503e41757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga31e90b84c561b0753b53a9c503e41757">DMA_TCD11_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga31e90b84c561b0753b53a9c503e41757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7eeff6c1ac1ce7329ce41ed9094618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1e7eeff6c1ac1ce7329ce41ed9094618">DMA_TCD11_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga1e7eeff6c1ac1ce7329ce41ed9094618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb040bb89b2c7e0e133670971a228ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5eb040bb89b2c7e0e133670971a228ef">DMA_TCD11_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga5eb040bb89b2c7e0e133670971a228ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcae252b374277bc2405a856023d0393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabcae252b374277bc2405a856023d0393">DMA_TCD11_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gabcae252b374277bc2405a856023d0393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85eb84f9db603a9914f8083f55c8091c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga85eb84f9db603a9914f8083f55c8091c">DMA_TCD11_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga85eb84f9db603a9914f8083f55c8091c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5dd3f7a538782a6fd6c61bd364a60b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac5dd3f7a538782a6fd6c61bd364a60b6">DMA_TCD11_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:gac5dd3f7a538782a6fd6c61bd364a60b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6d29f6217fa5d8123a5ee867cd228f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga8f6d29f6217fa5d8123a5ee867cd228f">DMA_TCD11_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga8f6d29f6217fa5d8123a5ee867cd228f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1d5152d02587612df16a045070a150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a1d5152d02587612df16a045070a150">DMA_TCD11_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga7a1d5152d02587612df16a045070a150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0232d39a5ab4dc292b79d1980ebdce51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga0232d39a5ab4dc292b79d1980ebdce51">DMA_TCD11_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga0232d39a5ab4dc292b79d1980ebdce51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9870d440cbc2d16186f84221454768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2d9870d440cbc2d16186f84221454768">DMA_TCD11_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga2d9870d440cbc2d16186f84221454768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3663df77de1b0291986ce936d00049e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3663df77de1b0291986ce936d00049e4">DMA_TCD11_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga3663df77de1b0291986ce936d00049e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42aed10d8bc9213b5bc04050566cb6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga42aed10d8bc9213b5bc04050566cb6dc">DMA_TCD11_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td></tr>
<tr class="separator:ga42aed10d8bc9213b5bc04050566cb6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd8efb3586fceb233373ef3d8ed7eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4dd8efb3586fceb233373ef3d8ed7eed">DMA_TCD12_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga4dd8efb3586fceb233373ef3d8ed7eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011e8c68fffc17fe021a2642a0576241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga011e8c68fffc17fe021a2642a0576241">DMA_TCD12_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga011e8c68fffc17fe021a2642a0576241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a74898e8e99ad24eb0d62aa541d809b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2a74898e8e99ad24eb0d62aa541d809b">DMA_TCD12_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga2a74898e8e99ad24eb0d62aa541d809b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693b26ec7160da096f6632d935bbeb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga693b26ec7160da096f6632d935bbeb63">DMA_TCD12_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga693b26ec7160da096f6632d935bbeb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a3b0c41ce17352024cb6352bbca988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab1a3b0c41ce17352024cb6352bbca988">DMA_TCD12_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gab1a3b0c41ce17352024cb6352bbca988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26b659783dba451d178c3834746ebab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gae26b659783dba451d178c3834746ebab">DMA_TCD12_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gae26b659783dba451d178c3834746ebab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b08111761d48e8fcbd24b77c8bbec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga37b08111761d48e8fcbd24b77c8bbec9">DMA_TCD12_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga37b08111761d48e8fcbd24b77c8bbec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f1085c61194e55a2a6367d7d03ff29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga90f1085c61194e55a2a6367d7d03ff29">DMA_TCD12_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga90f1085c61194e55a2a6367d7d03ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80b977b0e363070cc25f99053dd7a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad80b977b0e363070cc25f99053dd7a77">DMA_TCD12_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gad80b977b0e363070cc25f99053dd7a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbff5cf590769e3d1046d61c9374be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga4fbff5cf590769e3d1046d61c9374be2">DMA_TCD12_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga4fbff5cf590769e3d1046d61c9374be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290c8f3a36c751db0532836878131db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga290c8f3a36c751db0532836878131db6">DMA_TCD12_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga290c8f3a36c751db0532836878131db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c61d3ecf389551728ac8271b2e53486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c61d3ecf389551728ac8271b2e53486">DMA_TCD12_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga1c61d3ecf389551728ac8271b2e53486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20541e42162680378136b1da043ba15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga20541e42162680378136b1da043ba15b">DMA_TCD12_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga20541e42162680378136b1da043ba15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb305fbbbe14b18f2425921555a875b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafbb305fbbbe14b18f2425921555a875b">DMA_TCD12_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:gafbb305fbbbe14b18f2425921555a875b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b17649d2bc48a65938316a07ce7424f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b17649d2bc48a65938316a07ce7424f">DMA_TCD12_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td></tr>
<tr class="separator:ga2b17649d2bc48a65938316a07ce7424f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5daa84539093d0893fdc44fe66a428b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga5daa84539093d0893fdc44fe66a428b6">DMA_TCD13_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga5daa84539093d0893fdc44fe66a428b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16316fcc7464927e4acc256cc841b340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga16316fcc7464927e4acc256cc841b340">DMA_TCD13_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga16316fcc7464927e4acc256cc841b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f938b232c24344f2cc299689aeb089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga28f938b232c24344f2cc299689aeb089">DMA_TCD13_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga28f938b232c24344f2cc299689aeb089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab87071d26a96462642ee41f335a33b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaab87071d26a96462642ee41f335a33b6">DMA_TCD13_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaab87071d26a96462642ee41f335a33b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e012974c139fa90448d13ffab5eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga993e012974c139fa90448d13ffab5eb7">DMA_TCD13_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga993e012974c139fa90448d13ffab5eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1389c6de1ab258aa1fde43bc72b591f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1389c6de1ab258aa1fde43bc72b591f0">DMA_TCD13_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga1389c6de1ab258aa1fde43bc72b591f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441804340780ca409f6bfe9fbf95d79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga441804340780ca409f6bfe9fbf95d79f">DMA_TCD13_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga441804340780ca409f6bfe9fbf95d79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1245031f8c78e442dc8fc199e90fd4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga1245031f8c78e442dc8fc199e90fd4ef">DMA_TCD13_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga1245031f8c78e442dc8fc199e90fd4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cd40b8ffba8b31eed59271d92c8411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga08cd40b8ffba8b31eed59271d92c8411">DMA_TCD13_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga08cd40b8ffba8b31eed59271d92c8411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c">DMA_TCD13_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6749c180a5157609bfdb279a46ca1a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6749c180a5157609bfdb279a46ca1a53">DMA_TCD13_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga6749c180a5157609bfdb279a46ca1a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a2172bba17c20b89978635f9cad33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga53a2172bba17c20b89978635f9cad33c">DMA_TCD13_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga53a2172bba17c20b89978635f9cad33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57278ea64ab9f974531a4ee3c57797c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga57278ea64ab9f974531a4ee3c57797c6">DMA_TCD13_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:ga57278ea64ab9f974531a4ee3c57797c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d3d5de90640cb72376b1a659fa622b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf8d3d5de90640cb72376b1a659fa622b">DMA_TCD13_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gaf8d3d5de90640cb72376b1a659fa622b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91e49de86dc4e5b073510648adce3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac91e49de86dc4e5b073510648adce3b3">DMA_TCD13_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td></tr>
<tr class="separator:gac91e49de86dc4e5b073510648adce3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef5e2430d4e4dab34edc5e8767d0e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga3ef5e2430d4e4dab34edc5e8767d0e46">DMA_TCD14_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga3ef5e2430d4e4dab34edc5e8767d0e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb2f2f5de001a3b004aa70b37435628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaddb2f2f5de001a3b004aa70b37435628">DMA_TCD14_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gaddb2f2f5de001a3b004aa70b37435628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f6a5c3e58f81c56650128d0d384d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga28f6a5c3e58f81c56650128d0d384d17">DMA_TCD14_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga28f6a5c3e58f81c56650128d0d384d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad159ef0686c8df4b74a7ec03a33daa2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad159ef0686c8df4b74a7ec03a33daa2f">DMA_TCD14_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gad159ef0686c8df4b74a7ec03a33daa2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc9c29bae31d5e07932ea7271bd3d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6fc9c29bae31d5e07932ea7271bd3d02">DMA_TCD14_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga6fc9c29bae31d5e07932ea7271bd3d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cbe5e87621d4d2b323561413ac05b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47cbe5e87621d4d2b323561413ac05b5">DMA_TCD14_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga47cbe5e87621d4d2b323561413ac05b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0b581267dc9a83559b9f89655b6919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gacf0b581267dc9a83559b9f89655b6919">DMA_TCD14_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gacf0b581267dc9a83559b9f89655b6919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b405904b78f29167e9ca3ec3f67c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad1b405904b78f29167e9ca3ec3f67c05">DMA_TCD14_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gad1b405904b78f29167e9ca3ec3f67c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c1a27d4fcad9497503d722426ea346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga65c1a27d4fcad9497503d722426ea346">DMA_TCD14_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga65c1a27d4fcad9497503d722426ea346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a7687794a55a2cdfbbf2601b9775a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga15a7687794a55a2cdfbbf2601b9775a5">DMA_TCD14_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga15a7687794a55a2cdfbbf2601b9775a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6dadb79352c6af3a1e860d6a010a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gabb6dadb79352c6af3a1e860d6a010a15">DMA_TCD14_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gabb6dadb79352c6af3a1e860d6a010a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9291c9148fe72fcaa6daf2a8fdd83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a9291c9148fe72fcaa6daf2a8fdd83e">DMA_TCD14_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga7a9291c9148fe72fcaa6daf2a8fdd83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1607d5f48957b2d42b1c77f4ffe1ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac1607d5f48957b2d42b1c77f4ffe1ed9">DMA_TCD14_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:gac1607d5f48957b2d42b1c77f4ffe1ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9798a8bd49bf56c6247968ec1847ba56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9798a8bd49bf56c6247968ec1847ba56">DMA_TCD14_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga9798a8bd49bf56c6247968ec1847ba56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d94f14acca967633fbc56dac680274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga37d94f14acca967633fbc56dac680274">DMA_TCD14_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td></tr>
<tr class="separator:ga37d94f14acca967633fbc56dac680274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb79f13370be67b54b5ed1fe461adc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga6eb79f13370be67b54b5ed1fe461adc6">DMA_TCD15_SADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga6eb79f13370be67b54b5ed1fe461adc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9109e0dee0d1aa8b467ef00c70f2971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa9109e0dee0d1aa8b467ef00c70f2971">DMA_TCD15_SOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaa9109e0dee0d1aa8b467ef00c70f2971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5b5ee407c0a940461edc68f69bea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga51d5b5ee407c0a940461edc68f69bea3">DMA_TCD15_ATTR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga51d5b5ee407c0a940461edc68f69bea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b7235ecd3b35d9a897ff174187fc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga88b7235ecd3b35d9a897ff174187fc8a">DMA_TCD15_NBYTES_MLNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga88b7235ecd3b35d9a897ff174187fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e6538f7c7033e20c33a8a09b5748fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga60e6538f7c7033e20c33a8a09b5748fe">DMA_TCD15_NBYTES_MLOFFNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga60e6538f7c7033e20c33a8a09b5748fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fb2cb3eb8f170bf832c7b018a96ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga95fb2cb3eb8f170bf832c7b018a96ec5">DMA_TCD15_NBYTES_MLOFFYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga95fb2cb3eb8f170bf832c7b018a96ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67f5b3eb4380c25b5017ac231f273b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab67f5b3eb4380c25b5017ac231f273b8">DMA_TCD15_SLAST</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab67f5b3eb4380c25b5017ac231f273b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96883b08084e57c2324a7a945fcc7107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga96883b08084e57c2324a7a945fcc7107">DMA_TCD15_DADDR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga96883b08084e57c2324a7a945fcc7107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f5f71e56f4d63ef32d03ec031b3b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab3f5f71e56f4d63ef32d03ec031b3b45">DMA_TCD15_DOFF</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab3f5f71e56f4d63ef32d03ec031b3b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ed6e0682627b986b2ed3b7a7ccd157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa8ed6e0682627b986b2ed3b7a7ccd157">DMA_TCD15_CITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaa8ed6e0682627b986b2ed3b7a7ccd157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6c6be7d544c5d50b83c331307017f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9b6c6be7d544c5d50b83c331307017f4">DMA_TCD15_CITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga9b6c6be7d544c5d50b83c331307017f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490c3331e921f78f70ba0faba15987f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga490c3331e921f78f70ba0faba15987f1">DMA_TCD15_DLASTSGA</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:ga490c3331e921f78f70ba0faba15987f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab094c103d137f49a7195ff869b5cade1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab094c103d137f49a7195ff869b5cade1">DMA_TCD15_CSR</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gab094c103d137f49a7195ff869b5cade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dff77e7ddaad31d2a84ccd50a0714b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf8dff77e7ddaad31d2a84ccd50a0714b">DMA_TCD15_BITER_ELINKNO</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gaf8dff77e7ddaad31d2a84ccd50a0714b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55c6f49386c76dc2d5705da3b7efb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac55c6f49386c76dc2d5705da3b7efb7e">DMA_TCD15_BITER_ELINKYES</a>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td></tr>
<tr class="separator:gac55c6f49386c76dc2d5705da3b7efb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79de6ef4790e670b262d808b0851c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac79de6ef4790e670b262d808b0851c33">DMA_SADDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gac79de6ef4790e670b262d808b0851c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf550e7107851b8d89ba562c92147a7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaf550e7107851b8d89ba562c92147a7d8">DMA_SOFF</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaf550e7107851b8d89ba562c92147a7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4a8700fcf390a0c91df4a5698550ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga9f4a8700fcf390a0c91df4a5698550ba">DMA_ATTR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga9f4a8700fcf390a0c91df4a5698550ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7691b3856b237a914bf0f8c7cd28804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gad7691b3856b237a914bf0f8c7cd28804">DMA_NBYTES_MLNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gad7691b3856b237a914bf0f8c7cd28804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a6deae65a6ba78099a77b1d700b0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga47a6deae65a6ba78099a77b1d700b0a4">DMA_NBYTES_MLOFFNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga47a6deae65a6ba78099a77b1d700b0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5c965156acab64292450aab3e4e813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga2b5c965156acab64292450aab3e4e813">DMA_NBYTES_MLOFFYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga2b5c965156acab64292450aab3e4e813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe14777337c386e625ae3a66162832c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafe14777337c386e625ae3a66162832c9">DMA_SLAST</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gafe14777337c386e625ae3a66162832c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac891509293585f659dec043eb18e381f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gac891509293585f659dec043eb18e381f">DMA_DADDR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gac891509293585f659dec043eb18e381f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab285e557469e7f2e4501337a5817fe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gab285e557469e7f2e4501337a5817fe19">DMA_DOFF</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gab285e557469e7f2e4501337a5817fe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43fe51df00c21f4267edeedbbb6e68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaa43fe51df00c21f4267edeedbbb6e68e">DMA_CITER_ELINKNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaa43fe51df00c21f4267edeedbbb6e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554e01071bdc2ac1279190af717f19d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#ga554e01071bdc2ac1279190af717f19d6">DMA_CITER_ELINKYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:ga554e01071bdc2ac1279190af717f19d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4dc3fb97989651bf0f8f4bd9ff4df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gace4dc3fb97989651bf0f8f4bd9ff4df9">DMA_DLAST_SGA</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gace4dc3fb97989651bf0f8f4bd9ff4df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb40df597acc18705ae2b222e2dcfb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gafb40df597acc18705ae2b222e2dcfb6b">DMA_CSR</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gafb40df597acc18705ae2b222e2dcfb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecaa21525c6216080d34aee5345f6a79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaecaa21525c6216080d34aee5345f6a79">DMA_BITER_ELINKNO</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaecaa21525c6216080d34aee5345f6a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff1ce654846e1e435a07ad784055a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___register___accessor___macros.html#gaaff1ce654846e1e435a07ad784055a98">DMA_BITER_ELINKYES</a>(index)&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td></tr>
<tr class="separator:gaaff1ce654846e1e435a07ad784055a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga9f4a8700fcf390a0c91df4a5698550ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f4a8700fcf390a0c91df4a5698550ba">&#9670;&nbsp;</a></span>DMA_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02494">2494</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9f4a8700fcf390a0c91df4a5698550ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f4a8700fcf390a0c91df4a5698550ba">&#9670;&nbsp;</a></span>DMA_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04742">4742</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9f4a8700fcf390a0c91df4a5698550ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f4a8700fcf390a0c91df4a5698550ba">&#9670;&nbsp;</a></span>DMA_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04854">4854</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6892f2d2baef551540d1763d734ae7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6892f2d2baef551540d1763d734ae7d0">&#9670;&nbsp;</a></span>DMA_ATTR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].ATTR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01616">1616</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6892f2d2baef551540d1763d734ae7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6892f2d2baef551540d1763d734ae7d0">&#9670;&nbsp;</a></span>DMA_ATTR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].ATTR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03894">3894</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6892f2d2baef551540d1763d734ae7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6892f2d2baef551540d1763d734ae7d0">&#9670;&nbsp;</a></span>DMA_ATTR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ATTR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].ATTR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04006">4006</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaecaa21525c6216080d34aee5345f6a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecaa21525c6216080d34aee5345f6a79">&#9670;&nbsp;</a></span>DMA_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02505">2505</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaecaa21525c6216080d34aee5345f6a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecaa21525c6216080d34aee5345f6a79">&#9670;&nbsp;</a></span>DMA_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04753">4753</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaecaa21525c6216080d34aee5345f6a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecaa21525c6216080d34aee5345f6a79">&#9670;&nbsp;</a></span>DMA_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04865">4865</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaef38b025993510e86935a83451644087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef38b025993510e86935a83451644087">&#9670;&nbsp;</a></span>DMA_BITER_ELINKNO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01627">1627</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaef38b025993510e86935a83451644087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef38b025993510e86935a83451644087">&#9670;&nbsp;</a></span>DMA_BITER_ELINKNO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03905">3905</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaef38b025993510e86935a83451644087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef38b025993510e86935a83451644087">&#9670;&nbsp;</a></span>DMA_BITER_ELINKNO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04017">4017</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaaff1ce654846e1e435a07ad784055a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaff1ce654846e1e435a07ad784055a98">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02506">2506</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaaff1ce654846e1e435a07ad784055a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaff1ce654846e1e435a07ad784055a98">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04754">4754</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaaff1ce654846e1e435a07ad784055a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaff1ce654846e1e435a07ad784055a98">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04866">4866</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga06fd4f8696355df5a5562f1a9ab75d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06fd4f8696355df5a5562f1a9ab75d7b">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01628">1628</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga06fd4f8696355df5a5562f1a9ab75d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06fd4f8696355df5a5562f1a9ab75d7b">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03906">3906</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga06fd4f8696355df5a5562f1a9ab75d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06fd4f8696355df5a5562f1a9ab75d7b">&#9670;&nbsp;</a></span>DMA_BITER_ELINKYES_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_BITER_ELINKYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].BITER_ELINKYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04018">4018</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga10cb3741abe78ef798505349e81506ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cb3741abe78ef798505349e81506ae">&#9670;&nbsp;</a></span>DMA_CDNE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02227">2227</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga10cb3741abe78ef798505349e81506ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cb3741abe78ef798505349e81506ae">&#9670;&nbsp;</a></span>DMA_CDNE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04475">4475</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga10cb3741abe78ef798505349e81506ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cb3741abe78ef798505349e81506ae">&#9670;&nbsp;</a></span>DMA_CDNE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6c42e04f81a5dde13a21ba5a29e7768a">DMA_CDNE_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04587">4587</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6c42e04f81a5dde13a21ba5a29e7768a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c42e04f81a5dde13a21ba5a29e7768a">&#9670;&nbsp;</a></span>DMA_CDNE_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CDNE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01591">1591</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6c42e04f81a5dde13a21ba5a29e7768a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c42e04f81a5dde13a21ba5a29e7768a">&#9670;&nbsp;</a></span>DMA_CDNE_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CDNE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03869">3869</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6c42e04f81a5dde13a21ba5a29e7768a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c42e04f81a5dde13a21ba5a29e7768a">&#9670;&nbsp;</a></span>DMA_CDNE_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CDNE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CDNE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03981">3981</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadde1a16e8169bd2f794f09b35eda35ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadde1a16e8169bd2f794f09b35eda35ce">&#9670;&nbsp;</a></span>DMA_CEEI <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02223">2223</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gadde1a16e8169bd2f794f09b35eda35ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadde1a16e8169bd2f794f09b35eda35ce">&#9670;&nbsp;</a></span>DMA_CEEI <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04471">4471</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadde1a16e8169bd2f794f09b35eda35ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadde1a16e8169bd2f794f09b35eda35ce">&#9670;&nbsp;</a></span>DMA_CEEI <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga86e8546f3029a90bf8302c18d99c81b2">DMA_CEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04583">4583</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga86e8546f3029a90bf8302c18d99c81b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e8546f3029a90bf8302c18d99c81b2">&#9670;&nbsp;</a></span>DMA_CEEI_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CEEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01587">1587</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga86e8546f3029a90bf8302c18d99c81b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e8546f3029a90bf8302c18d99c81b2">&#9670;&nbsp;</a></span>DMA_CEEI_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CEEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03865">3865</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga86e8546f3029a90bf8302c18d99c81b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e8546f3029a90bf8302c18d99c81b2">&#9670;&nbsp;</a></span>DMA_CEEI_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CEEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CEEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03977">3977</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga607c90ad4fb4b0b66d1be715779cb203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga607c90ad4fb4b0b66d1be715779cb203">&#9670;&nbsp;</a></span>DMA_CERQ <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02225">2225</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga607c90ad4fb4b0b66d1be715779cb203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga607c90ad4fb4b0b66d1be715779cb203">&#9670;&nbsp;</a></span>DMA_CERQ <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04473">4473</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga607c90ad4fb4b0b66d1be715779cb203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga607c90ad4fb4b0b66d1be715779cb203">&#9670;&nbsp;</a></span>DMA_CERQ <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1f0fa9a151fe2565c07004b02c597ce9">DMA_CERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04585">4585</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1f0fa9a151fe2565c07004b02c597ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0fa9a151fe2565c07004b02c597ce9">&#9670;&nbsp;</a></span>DMA_CERQ_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01589">1589</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1f0fa9a151fe2565c07004b02c597ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0fa9a151fe2565c07004b02c597ce9">&#9670;&nbsp;</a></span>DMA_CERQ_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03867">3867</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1f0fa9a151fe2565c07004b02c597ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0fa9a151fe2565c07004b02c597ce9">&#9670;&nbsp;</a></span>DMA_CERQ_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03979">3979</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga36a112bffb4149f62fb89c8c347489eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a112bffb4149f62fb89c8c347489eb">&#9670;&nbsp;</a></span>DMA_CERR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02229">2229</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga36a112bffb4149f62fb89c8c347489eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a112bffb4149f62fb89c8c347489eb">&#9670;&nbsp;</a></span>DMA_CERR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04477">4477</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga36a112bffb4149f62fb89c8c347489eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36a112bffb4149f62fb89c8c347489eb">&#9670;&nbsp;</a></span>DMA_CERR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga287b6a85d5d7e1c596cc752bc91effba">DMA_CERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04589">4589</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga287b6a85d5d7e1c596cc752bc91effba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga287b6a85d5d7e1c596cc752bc91effba">&#9670;&nbsp;</a></span>DMA_CERR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01593">1593</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga287b6a85d5d7e1c596cc752bc91effba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga287b6a85d5d7e1c596cc752bc91effba">&#9670;&nbsp;</a></span>DMA_CERR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03871">3871</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga287b6a85d5d7e1c596cc752bc91effba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga287b6a85d5d7e1c596cc752bc91effba">&#9670;&nbsp;</a></span>DMA_CERR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CERR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CERR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03983">3983</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1a3f99f6321eb4a15d39f86d4b769f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3f99f6321eb4a15d39f86d4b769f25">&#9670;&nbsp;</a></span>DMA_CINT <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02230">2230</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1a3f99f6321eb4a15d39f86d4b769f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3f99f6321eb4a15d39f86d4b769f25">&#9670;&nbsp;</a></span>DMA_CINT <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04478">4478</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1a3f99f6321eb4a15d39f86d4b769f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3f99f6321eb4a15d39f86d4b769f25">&#9670;&nbsp;</a></span>DMA_CINT <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga7a25bacc9e5b0bee2b54320962dcd922">DMA_CINT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04590">4590</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7a25bacc9e5b0bee2b54320962dcd922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a25bacc9e5b0bee2b54320962dcd922">&#9670;&nbsp;</a></span>DMA_CINT_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CINT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01594">1594</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7a25bacc9e5b0bee2b54320962dcd922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a25bacc9e5b0bee2b54320962dcd922">&#9670;&nbsp;</a></span>DMA_CINT_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CINT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03872">3872</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7a25bacc9e5b0bee2b54320962dcd922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a25bacc9e5b0bee2b54320962dcd922">&#9670;&nbsp;</a></span>DMA_CINT_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CINT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CINT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03984">3984</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa43fe51df00c21f4267edeedbbb6e68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa43fe51df00c21f4267edeedbbb6e68e">&#9670;&nbsp;</a></span>DMA_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02501">2501</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa43fe51df00c21f4267edeedbbb6e68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa43fe51df00c21f4267edeedbbb6e68e">&#9670;&nbsp;</a></span>DMA_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04749">4749</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa43fe51df00c21f4267edeedbbb6e68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa43fe51df00c21f4267edeedbbb6e68e">&#9670;&nbsp;</a></span>DMA_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04861">4861</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6f2b334ee966aaed7d97a12b2f21e990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2b334ee966aaed7d97a12b2f21e990">&#9670;&nbsp;</a></span>DMA_CITER_ELINKNO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01623">1623</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6f2b334ee966aaed7d97a12b2f21e990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2b334ee966aaed7d97a12b2f21e990">&#9670;&nbsp;</a></span>DMA_CITER_ELINKNO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03901">3901</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6f2b334ee966aaed7d97a12b2f21e990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2b334ee966aaed7d97a12b2f21e990">&#9670;&nbsp;</a></span>DMA_CITER_ELINKNO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04013">4013</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga554e01071bdc2ac1279190af717f19d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554e01071bdc2ac1279190af717f19d6">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02502">2502</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga554e01071bdc2ac1279190af717f19d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554e01071bdc2ac1279190af717f19d6">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04750">4750</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga554e01071bdc2ac1279190af717f19d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554e01071bdc2ac1279190af717f19d6">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04862">4862</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf014ca6b4a7bf454a74811b30aae01e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf014ca6b4a7bf454a74811b30aae01e6">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01624">1624</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf014ca6b4a7bf454a74811b30aae01e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf014ca6b4a7bf454a74811b30aae01e6">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03902">3902</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf014ca6b4a7bf454a74811b30aae01e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf014ca6b4a7bf454a74811b30aae01e6">&#9670;&nbsp;</a></span>DMA_CITER_ELINKYES_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CITER_ELINKYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CITER_ELINKYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04014">4014</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacfc38bcb982272f5eaf2b00932f9a68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfc38bcb982272f5eaf2b00932f9a68e">&#9670;&nbsp;</a></span>DMA_CR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02219">2219</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacfc38bcb982272f5eaf2b00932f9a68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfc38bcb982272f5eaf2b00932f9a68e">&#9670;&nbsp;</a></span>DMA_CR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04467">4467</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacfc38bcb982272f5eaf2b00932f9a68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfc38bcb982272f5eaf2b00932f9a68e">&#9670;&nbsp;</a></span>DMA_CR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab39b8948b1c8f2a4800b7ef5bb28f81e">DMA_CR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04579">4579</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab39b8948b1c8f2a4800b7ef5bb28f81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab39b8948b1c8f2a4800b7ef5bb28f81e">&#9670;&nbsp;</a></span>DMA_CR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01583">1583</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab39b8948b1c8f2a4800b7ef5bb28f81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab39b8948b1c8f2a4800b7ef5bb28f81e">&#9670;&nbsp;</a></span>DMA_CR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03861">3861</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab39b8948b1c8f2a4800b7ef5bb28f81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab39b8948b1c8f2a4800b7ef5bb28f81e">&#9670;&nbsp;</a></span>DMA_CR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03973">3973</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafb40df597acc18705ae2b222e2dcfb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb40df597acc18705ae2b222e2dcfb6b">&#9670;&nbsp;</a></span>DMA_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02504">2504</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafb40df597acc18705ae2b222e2dcfb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb40df597acc18705ae2b222e2dcfb6b">&#9670;&nbsp;</a></span>DMA_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04752">4752</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafb40df597acc18705ae2b222e2dcfb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb40df597acc18705ae2b222e2dcfb6b">&#9670;&nbsp;</a></span>DMA_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04864">4864</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga194fd4b02627791836763868c2b84261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194fd4b02627791836763868c2b84261">&#9670;&nbsp;</a></span>DMA_CSR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01626">1626</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga194fd4b02627791836763868c2b84261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194fd4b02627791836763868c2b84261">&#9670;&nbsp;</a></span>DMA_CSR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03904">3904</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga194fd4b02627791836763868c2b84261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194fd4b02627791836763868c2b84261">&#9670;&nbsp;</a></span>DMA_CSR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CSR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].CSR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04016">4016</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac891509293585f659dec043eb18e381f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac891509293585f659dec043eb18e381f">&#9670;&nbsp;</a></span>DMA_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02499">2499</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac891509293585f659dec043eb18e381f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac891509293585f659dec043eb18e381f">&#9670;&nbsp;</a></span>DMA_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04747">4747</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac891509293585f659dec043eb18e381f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac891509293585f659dec043eb18e381f">&#9670;&nbsp;</a></span>DMA_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04859">4859</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae2a12a88db406b5faadfcb8ae108ad53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2a12a88db406b5faadfcb8ae108ad53">&#9670;&nbsp;</a></span>DMA_DADDR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DADDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DADDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01621">1621</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae2a12a88db406b5faadfcb8ae108ad53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2a12a88db406b5faadfcb8ae108ad53">&#9670;&nbsp;</a></span>DMA_DADDR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DADDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DADDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03899">3899</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae2a12a88db406b5faadfcb8ae108ad53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2a12a88db406b5faadfcb8ae108ad53">&#9670;&nbsp;</a></span>DMA_DADDR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DADDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DADDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04011">4011</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga67249d64c9ef3a81228f2ec44d7ca36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67249d64c9ef3a81228f2ec44d7ca36d">&#9670;&nbsp;</a></span>DMA_DCHPRI0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02237">2237</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga67249d64c9ef3a81228f2ec44d7ca36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67249d64c9ef3a81228f2ec44d7ca36d">&#9670;&nbsp;</a></span>DMA_DCHPRI0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04485">4485</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga67249d64c9ef3a81228f2ec44d7ca36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67249d64c9ef3a81228f2ec44d7ca36d">&#9670;&nbsp;</a></span>DMA_DCHPRI0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga17996564e21436bae440bb781b62fc01">DMA_DCHPRI0_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04597">4597</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga17996564e21436bae440bb781b62fc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17996564e21436bae440bb781b62fc01">&#9670;&nbsp;</a></span>DMA_DCHPRI0_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01601">1601</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga17996564e21436bae440bb781b62fc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17996564e21436bae440bb781b62fc01">&#9670;&nbsp;</a></span>DMA_DCHPRI0_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03879">3879</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga17996564e21436bae440bb781b62fc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17996564e21436bae440bb781b62fc01">&#9670;&nbsp;</a></span>DMA_DCHPRI0_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03991">3991</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga76e7c295d5ca56bc399faf19a37ef42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76e7c295d5ca56bc399faf19a37ef42c">&#9670;&nbsp;</a></span>DMA_DCHPRI1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02236">2236</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga76e7c295d5ca56bc399faf19a37ef42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76e7c295d5ca56bc399faf19a37ef42c">&#9670;&nbsp;</a></span>DMA_DCHPRI1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04484">4484</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga76e7c295d5ca56bc399faf19a37ef42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76e7c295d5ca56bc399faf19a37ef42c">&#9670;&nbsp;</a></span>DMA_DCHPRI1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9918ca0b50c6a964c0f4228c84cf477a">DMA_DCHPRI1_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04596">4596</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga92129b5f079accaa56edcb1d3c8a2e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92129b5f079accaa56edcb1d3c8a2e54">&#9670;&nbsp;</a></span>DMA_DCHPRI10 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02243">2243</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga92129b5f079accaa56edcb1d3c8a2e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92129b5f079accaa56edcb1d3c8a2e54">&#9670;&nbsp;</a></span>DMA_DCHPRI10 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04491">4491</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga92129b5f079accaa56edcb1d3c8a2e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92129b5f079accaa56edcb1d3c8a2e54">&#9670;&nbsp;</a></span>DMA_DCHPRI10 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga537f4bcd1dd1f0779a7b264fa10f7de8">DMA_DCHPRI10_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04603">4603</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga537f4bcd1dd1f0779a7b264fa10f7de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga537f4bcd1dd1f0779a7b264fa10f7de8">&#9670;&nbsp;</a></span>DMA_DCHPRI10_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01607">1607</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga537f4bcd1dd1f0779a7b264fa10f7de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga537f4bcd1dd1f0779a7b264fa10f7de8">&#9670;&nbsp;</a></span>DMA_DCHPRI10_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03885">3885</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga537f4bcd1dd1f0779a7b264fa10f7de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga537f4bcd1dd1f0779a7b264fa10f7de8">&#9670;&nbsp;</a></span>DMA_DCHPRI10_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI10_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03997">3997</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gace8f37ab777e5f4420b8b51d41ed3e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace8f37ab777e5f4420b8b51d41ed3e7e">&#9670;&nbsp;</a></span>DMA_DCHPRI11 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02242">2242</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gace8f37ab777e5f4420b8b51d41ed3e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace8f37ab777e5f4420b8b51d41ed3e7e">&#9670;&nbsp;</a></span>DMA_DCHPRI11 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04490">4490</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gace8f37ab777e5f4420b8b51d41ed3e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace8f37ab777e5f4420b8b51d41ed3e7e">&#9670;&nbsp;</a></span>DMA_DCHPRI11 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaa5261c483b946c45d7ed9fdf47b1a34f">DMA_DCHPRI11_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04602">4602</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa5261c483b946c45d7ed9fdf47b1a34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5261c483b946c45d7ed9fdf47b1a34f">&#9670;&nbsp;</a></span>DMA_DCHPRI11_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01606">1606</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa5261c483b946c45d7ed9fdf47b1a34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5261c483b946c45d7ed9fdf47b1a34f">&#9670;&nbsp;</a></span>DMA_DCHPRI11_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03884">3884</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa5261c483b946c45d7ed9fdf47b1a34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5261c483b946c45d7ed9fdf47b1a34f">&#9670;&nbsp;</a></span>DMA_DCHPRI11_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI11_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03996">3996</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga30a98fb6668d60e5876c27ed2073e114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a98fb6668d60e5876c27ed2073e114">&#9670;&nbsp;</a></span>DMA_DCHPRI12 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02249">2249</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga30a98fb6668d60e5876c27ed2073e114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a98fb6668d60e5876c27ed2073e114">&#9670;&nbsp;</a></span>DMA_DCHPRI12 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04497">4497</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga30a98fb6668d60e5876c27ed2073e114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a98fb6668d60e5876c27ed2073e114">&#9670;&nbsp;</a></span>DMA_DCHPRI12 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gafc753dbf48306f87b47a395801d548d5">DMA_DCHPRI12_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04609">4609</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafc753dbf48306f87b47a395801d548d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc753dbf48306f87b47a395801d548d5">&#9670;&nbsp;</a></span>DMA_DCHPRI12_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01613">1613</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafc753dbf48306f87b47a395801d548d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc753dbf48306f87b47a395801d548d5">&#9670;&nbsp;</a></span>DMA_DCHPRI12_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03891">3891</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafc753dbf48306f87b47a395801d548d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc753dbf48306f87b47a395801d548d5">&#9670;&nbsp;</a></span>DMA_DCHPRI12_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI12_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04003">4003</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7e4d800d93634c0a81ab21774ee91c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e4d800d93634c0a81ab21774ee91c2c">&#9670;&nbsp;</a></span>DMA_DCHPRI13 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02248">2248</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7e4d800d93634c0a81ab21774ee91c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e4d800d93634c0a81ab21774ee91c2c">&#9670;&nbsp;</a></span>DMA_DCHPRI13 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04496">4496</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7e4d800d93634c0a81ab21774ee91c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e4d800d93634c0a81ab21774ee91c2c">&#9670;&nbsp;</a></span>DMA_DCHPRI13 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06f3ecabededad6f1746d4037c8b69dd">DMA_DCHPRI13_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04608">4608</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga06f3ecabededad6f1746d4037c8b69dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f3ecabededad6f1746d4037c8b69dd">&#9670;&nbsp;</a></span>DMA_DCHPRI13_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01612">1612</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga06f3ecabededad6f1746d4037c8b69dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f3ecabededad6f1746d4037c8b69dd">&#9670;&nbsp;</a></span>DMA_DCHPRI13_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03890">3890</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga06f3ecabededad6f1746d4037c8b69dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f3ecabededad6f1746d4037c8b69dd">&#9670;&nbsp;</a></span>DMA_DCHPRI13_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI13_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04002">4002</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1faac5078cb919161bb17ef0c43fdf43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1faac5078cb919161bb17ef0c43fdf43">&#9670;&nbsp;</a></span>DMA_DCHPRI14 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02247">2247</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1faac5078cb919161bb17ef0c43fdf43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1faac5078cb919161bb17ef0c43fdf43">&#9670;&nbsp;</a></span>DMA_DCHPRI14 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04495">4495</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1faac5078cb919161bb17ef0c43fdf43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1faac5078cb919161bb17ef0c43fdf43">&#9670;&nbsp;</a></span>DMA_DCHPRI14 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga47e2dd873969a5ff7b815f0953aac1cb">DMA_DCHPRI14_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04607">4607</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga47e2dd873969a5ff7b815f0953aac1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47e2dd873969a5ff7b815f0953aac1cb">&#9670;&nbsp;</a></span>DMA_DCHPRI14_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01611">1611</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga47e2dd873969a5ff7b815f0953aac1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47e2dd873969a5ff7b815f0953aac1cb">&#9670;&nbsp;</a></span>DMA_DCHPRI14_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03889">3889</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga47e2dd873969a5ff7b815f0953aac1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47e2dd873969a5ff7b815f0953aac1cb">&#9670;&nbsp;</a></span>DMA_DCHPRI14_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI14_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04001">4001</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad2d303eee0513e2aad25dbc591e122aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d303eee0513e2aad25dbc591e122aa">&#9670;&nbsp;</a></span>DMA_DCHPRI15 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02246">2246</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad2d303eee0513e2aad25dbc591e122aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d303eee0513e2aad25dbc591e122aa">&#9670;&nbsp;</a></span>DMA_DCHPRI15 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04494">4494</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad2d303eee0513e2aad25dbc591e122aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d303eee0513e2aad25dbc591e122aa">&#9670;&nbsp;</a></span>DMA_DCHPRI15 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga18c8c0dbaea753e278296288a71c23ac">DMA_DCHPRI15_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04606">4606</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga18c8c0dbaea753e278296288a71c23ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18c8c0dbaea753e278296288a71c23ac">&#9670;&nbsp;</a></span>DMA_DCHPRI15_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01610">1610</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga18c8c0dbaea753e278296288a71c23ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18c8c0dbaea753e278296288a71c23ac">&#9670;&nbsp;</a></span>DMA_DCHPRI15_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03888">3888</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga18c8c0dbaea753e278296288a71c23ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18c8c0dbaea753e278296288a71c23ac">&#9670;&nbsp;</a></span>DMA_DCHPRI15_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI15_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04000">4000</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9918ca0b50c6a964c0f4228c84cf477a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9918ca0b50c6a964c0f4228c84cf477a">&#9670;&nbsp;</a></span>DMA_DCHPRI1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01600">1600</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9918ca0b50c6a964c0f4228c84cf477a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9918ca0b50c6a964c0f4228c84cf477a">&#9670;&nbsp;</a></span>DMA_DCHPRI1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03878">3878</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9918ca0b50c6a964c0f4228c84cf477a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9918ca0b50c6a964c0f4228c84cf477a">&#9670;&nbsp;</a></span>DMA_DCHPRI1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03990">3990</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1df073f07070e567ee787d00c16301be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df073f07070e567ee787d00c16301be">&#9670;&nbsp;</a></span>DMA_DCHPRI2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02235">2235</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1df073f07070e567ee787d00c16301be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df073f07070e567ee787d00c16301be">&#9670;&nbsp;</a></span>DMA_DCHPRI2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04483">4483</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1df073f07070e567ee787d00c16301be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df073f07070e567ee787d00c16301be">&#9670;&nbsp;</a></span>DMA_DCHPRI2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae1b4c758a6fbb34e7eac26ce130107c9">DMA_DCHPRI2_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04595">4595</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae1b4c758a6fbb34e7eac26ce130107c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b4c758a6fbb34e7eac26ce130107c9">&#9670;&nbsp;</a></span>DMA_DCHPRI2_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01599">1599</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae1b4c758a6fbb34e7eac26ce130107c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b4c758a6fbb34e7eac26ce130107c9">&#9670;&nbsp;</a></span>DMA_DCHPRI2_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03877">3877</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae1b4c758a6fbb34e7eac26ce130107c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1b4c758a6fbb34e7eac26ce130107c9">&#9670;&nbsp;</a></span>DMA_DCHPRI2_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03989">3989</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaaaeec02168539d318e5fb4712c7e67ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaeec02168539d318e5fb4712c7e67ce">&#9670;&nbsp;</a></span>DMA_DCHPRI3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02234">2234</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaaaeec02168539d318e5fb4712c7e67ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaeec02168539d318e5fb4712c7e67ce">&#9670;&nbsp;</a></span>DMA_DCHPRI3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04482">4482</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaaaeec02168539d318e5fb4712c7e67ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaeec02168539d318e5fb4712c7e67ce">&#9670;&nbsp;</a></span>DMA_DCHPRI3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga2bf8a4f6d4a9e3754e4f86278536d8cb">DMA_DCHPRI3_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04594">4594</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2bf8a4f6d4a9e3754e4f86278536d8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf8a4f6d4a9e3754e4f86278536d8cb">&#9670;&nbsp;</a></span>DMA_DCHPRI3_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01598">1598</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2bf8a4f6d4a9e3754e4f86278536d8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf8a4f6d4a9e3754e4f86278536d8cb">&#9670;&nbsp;</a></span>DMA_DCHPRI3_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03876">3876</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2bf8a4f6d4a9e3754e4f86278536d8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf8a4f6d4a9e3754e4f86278536d8cb">&#9670;&nbsp;</a></span>DMA_DCHPRI3_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03988">3988</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae9fdd276e7c0e2b8443e4400285f5005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9fdd276e7c0e2b8443e4400285f5005">&#9670;&nbsp;</a></span>DMA_DCHPRI4 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02241">2241</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae9fdd276e7c0e2b8443e4400285f5005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9fdd276e7c0e2b8443e4400285f5005">&#9670;&nbsp;</a></span>DMA_DCHPRI4 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04489">4489</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae9fdd276e7c0e2b8443e4400285f5005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9fdd276e7c0e2b8443e4400285f5005">&#9670;&nbsp;</a></span>DMA_DCHPRI4 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga21ab8bc143d570cabf1b6ae2b572c8ec">DMA_DCHPRI4_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04601">4601</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga21ab8bc143d570cabf1b6ae2b572c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ab8bc143d570cabf1b6ae2b572c8ec">&#9670;&nbsp;</a></span>DMA_DCHPRI4_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01605">1605</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga21ab8bc143d570cabf1b6ae2b572c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ab8bc143d570cabf1b6ae2b572c8ec">&#9670;&nbsp;</a></span>DMA_DCHPRI4_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03883">3883</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga21ab8bc143d570cabf1b6ae2b572c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ab8bc143d570cabf1b6ae2b572c8ec">&#9670;&nbsp;</a></span>DMA_DCHPRI4_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI4_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03995">3995</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga885f69c4e9d8b54baf8f61ff7f23160c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885f69c4e9d8b54baf8f61ff7f23160c">&#9670;&nbsp;</a></span>DMA_DCHPRI5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02240">2240</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga885f69c4e9d8b54baf8f61ff7f23160c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885f69c4e9d8b54baf8f61ff7f23160c">&#9670;&nbsp;</a></span>DMA_DCHPRI5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04488">4488</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga885f69c4e9d8b54baf8f61ff7f23160c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885f69c4e9d8b54baf8f61ff7f23160c">&#9670;&nbsp;</a></span>DMA_DCHPRI5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3373d6ba11904a8d56852f1f8364eb10">DMA_DCHPRI5_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04600">4600</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3373d6ba11904a8d56852f1f8364eb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3373d6ba11904a8d56852f1f8364eb10">&#9670;&nbsp;</a></span>DMA_DCHPRI5_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01604">1604</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3373d6ba11904a8d56852f1f8364eb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3373d6ba11904a8d56852f1f8364eb10">&#9670;&nbsp;</a></span>DMA_DCHPRI5_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03882">3882</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3373d6ba11904a8d56852f1f8364eb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3373d6ba11904a8d56852f1f8364eb10">&#9670;&nbsp;</a></span>DMA_DCHPRI5_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI5_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03994">3994</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf1f7ee25334f66d5cea20016aa7e0821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f7ee25334f66d5cea20016aa7e0821">&#9670;&nbsp;</a></span>DMA_DCHPRI6 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02239">2239</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf1f7ee25334f66d5cea20016aa7e0821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f7ee25334f66d5cea20016aa7e0821">&#9670;&nbsp;</a></span>DMA_DCHPRI6 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04487">4487</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf1f7ee25334f66d5cea20016aa7e0821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f7ee25334f66d5cea20016aa7e0821">&#9670;&nbsp;</a></span>DMA_DCHPRI6 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gadf0f16c0482d6d150b387594d51bf4d9">DMA_DCHPRI6_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04599">4599</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadf0f16c0482d6d150b387594d51bf4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf0f16c0482d6d150b387594d51bf4d9">&#9670;&nbsp;</a></span>DMA_DCHPRI6_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01603">1603</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gadf0f16c0482d6d150b387594d51bf4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf0f16c0482d6d150b387594d51bf4d9">&#9670;&nbsp;</a></span>DMA_DCHPRI6_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03881">3881</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadf0f16c0482d6d150b387594d51bf4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf0f16c0482d6d150b387594d51bf4d9">&#9670;&nbsp;</a></span>DMA_DCHPRI6_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI6_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03993">3993</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0">&#9670;&nbsp;</a></span>DMA_DCHPRI7 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02238">2238</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0">&#9670;&nbsp;</a></span>DMA_DCHPRI7 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04486">4486</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0">&#9670;&nbsp;</a></span>DMA_DCHPRI7 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga540cf71e563a3d9d3dc0970180446af1">DMA_DCHPRI7_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04598">4598</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga540cf71e563a3d9d3dc0970180446af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga540cf71e563a3d9d3dc0970180446af1">&#9670;&nbsp;</a></span>DMA_DCHPRI7_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01602">1602</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga540cf71e563a3d9d3dc0970180446af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga540cf71e563a3d9d3dc0970180446af1">&#9670;&nbsp;</a></span>DMA_DCHPRI7_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03880">3880</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga540cf71e563a3d9d3dc0970180446af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga540cf71e563a3d9d3dc0970180446af1">&#9670;&nbsp;</a></span>DMA_DCHPRI7_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI7_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03992">3992</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9e838b2979d030aeeb199c6c7a524ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e838b2979d030aeeb199c6c7a524ef6">&#9670;&nbsp;</a></span>DMA_DCHPRI8 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02245">2245</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9e838b2979d030aeeb199c6c7a524ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e838b2979d030aeeb199c6c7a524ef6">&#9670;&nbsp;</a></span>DMA_DCHPRI8 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04493">4493</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9e838b2979d030aeeb199c6c7a524ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e838b2979d030aeeb199c6c7a524ef6">&#9670;&nbsp;</a></span>DMA_DCHPRI8 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga41f8017add177a2fbaea0369add2fa14">DMA_DCHPRI8_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04605">4605</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga41f8017add177a2fbaea0369add2fa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f8017add177a2fbaea0369add2fa14">&#9670;&nbsp;</a></span>DMA_DCHPRI8_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01609">1609</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga41f8017add177a2fbaea0369add2fa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f8017add177a2fbaea0369add2fa14">&#9670;&nbsp;</a></span>DMA_DCHPRI8_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03887">3887</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga41f8017add177a2fbaea0369add2fa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41f8017add177a2fbaea0369add2fa14">&#9670;&nbsp;</a></span>DMA_DCHPRI8_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI8_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03999">3999</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab1c067a6f739866ed74edc186a33bacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c067a6f739866ed74edc186a33bacd">&#9670;&nbsp;</a></span>DMA_DCHPRI9 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02244">2244</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab1c067a6f739866ed74edc186a33bacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c067a6f739866ed74edc186a33bacd">&#9670;&nbsp;</a></span>DMA_DCHPRI9 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04492">4492</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab1c067a6f739866ed74edc186a33bacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c067a6f739866ed74edc186a33bacd">&#9670;&nbsp;</a></span>DMA_DCHPRI9 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga3d17995d1458386ea07705da175de86c">DMA_DCHPRI9_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04604">4604</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3d17995d1458386ea07705da175de86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d17995d1458386ea07705da175de86c">&#9670;&nbsp;</a></span>DMA_DCHPRI9_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01608">1608</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3d17995d1458386ea07705da175de86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d17995d1458386ea07705da175de86c">&#9670;&nbsp;</a></span>DMA_DCHPRI9_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03886">3886</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3d17995d1458386ea07705da175de86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d17995d1458386ea07705da175de86c">&#9670;&nbsp;</a></span>DMA_DCHPRI9_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DCHPRI9_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;DCHPRI9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03998">3998</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gace4dc3fb97989651bf0f8f4bd9ff4df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace4dc3fb97989651bf0f8f4bd9ff4df9">&#9670;&nbsp;</a></span>DMA_DLAST_SGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DLAST_SGA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02503">2503</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gace4dc3fb97989651bf0f8f4bd9ff4df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace4dc3fb97989651bf0f8f4bd9ff4df9">&#9670;&nbsp;</a></span>DMA_DLAST_SGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DLAST_SGA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04751">4751</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gace4dc3fb97989651bf0f8f4bd9ff4df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace4dc3fb97989651bf0f8f4bd9ff4df9">&#9670;&nbsp;</a></span>DMA_DLAST_SGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DLAST_SGA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04863">4863</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaaefaeb95e9b7a2fb1199c2f181ac634d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefaeb95e9b7a2fb1199c2f181ac634d">&#9670;&nbsp;</a></span>DMA_DLAST_SGA_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DLAST_SGA_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DLAST_SGA)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01625">1625</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaaefaeb95e9b7a2fb1199c2f181ac634d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefaeb95e9b7a2fb1199c2f181ac634d">&#9670;&nbsp;</a></span>DMA_DLAST_SGA_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DLAST_SGA_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DLAST_SGA)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03903">3903</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaaefaeb95e9b7a2fb1199c2f181ac634d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefaeb95e9b7a2fb1199c2f181ac634d">&#9670;&nbsp;</a></span>DMA_DLAST_SGA_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DLAST_SGA_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DLAST_SGA)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04015">4015</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab285e557469e7f2e4501337a5817fe19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab285e557469e7f2e4501337a5817fe19">&#9670;&nbsp;</a></span>DMA_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02500">2500</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab285e557469e7f2e4501337a5817fe19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab285e557469e7f2e4501337a5817fe19">&#9670;&nbsp;</a></span>DMA_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04748">4748</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab285e557469e7f2e4501337a5817fe19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab285e557469e7f2e4501337a5817fe19">&#9670;&nbsp;</a></span>DMA_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04860">4860</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6d2ec5d178da38a609670b33ca2b4ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d2ec5d178da38a609670b33ca2b4ad8">&#9670;&nbsp;</a></span>DMA_DOFF_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DOFF_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DOFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01622">1622</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6d2ec5d178da38a609670b33ca2b4ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d2ec5d178da38a609670b33ca2b4ad8">&#9670;&nbsp;</a></span>DMA_DOFF_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DOFF_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DOFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03900">3900</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6d2ec5d178da38a609670b33ca2b4ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d2ec5d178da38a609670b33ca2b4ad8">&#9670;&nbsp;</a></span>DMA_DOFF_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DOFF_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].DOFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04012">4012</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac3adc57a31ceb8782a86a5cc60176411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3adc57a31ceb8782a86a5cc60176411">&#9670;&nbsp;</a></span>DMA_EEI <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02222">2222</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac3adc57a31ceb8782a86a5cc60176411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3adc57a31ceb8782a86a5cc60176411">&#9670;&nbsp;</a></span>DMA_EEI <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04470">4470</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac3adc57a31ceb8782a86a5cc60176411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3adc57a31ceb8782a86a5cc60176411">&#9670;&nbsp;</a></span>DMA_EEI <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga155bdfb51279d49a987de39ea701ced9">DMA_EEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04582">4582</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga155bdfb51279d49a987de39ea701ced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155bdfb51279d49a987de39ea701ced9">&#9670;&nbsp;</a></span>DMA_EEI_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;EEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01586">1586</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga155bdfb51279d49a987de39ea701ced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155bdfb51279d49a987de39ea701ced9">&#9670;&nbsp;</a></span>DMA_EEI_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;EEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03864">3864</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga155bdfb51279d49a987de39ea701ced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155bdfb51279d49a987de39ea701ced9">&#9670;&nbsp;</a></span>DMA_EEI_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_EEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;EEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03976">3976</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabcd6dd657e5b4c8454d1b5caa49a99d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd6dd657e5b4c8454d1b5caa49a99d6">&#9670;&nbsp;</a></span>DMA_ERQ <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02221">2221</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabcd6dd657e5b4c8454d1b5caa49a99d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd6dd657e5b4c8454d1b5caa49a99d6">&#9670;&nbsp;</a></span>DMA_ERQ <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04469">4469</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabcd6dd657e5b4c8454d1b5caa49a99d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcd6dd657e5b4c8454d1b5caa49a99d6">&#9670;&nbsp;</a></span>DMA_ERQ <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga764faa6d381a740294254d9804cf1f0a">DMA_ERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04581">4581</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga764faa6d381a740294254d9804cf1f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764faa6d381a740294254d9804cf1f0a">&#9670;&nbsp;</a></span>DMA_ERQ_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01585">1585</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga764faa6d381a740294254d9804cf1f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764faa6d381a740294254d9804cf1f0a">&#9670;&nbsp;</a></span>DMA_ERQ_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03863">3863</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga764faa6d381a740294254d9804cf1f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764faa6d381a740294254d9804cf1f0a">&#9670;&nbsp;</a></span>DMA_ERQ_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03975">3975</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga15f8a584f53a2dd1e20b96c901e3713c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f8a584f53a2dd1e20b96c901e3713c">&#9670;&nbsp;</a></span>DMA_ERR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02232">2232</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga15f8a584f53a2dd1e20b96c901e3713c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f8a584f53a2dd1e20b96c901e3713c">&#9670;&nbsp;</a></span>DMA_ERR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04480">4480</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga15f8a584f53a2dd1e20b96c901e3713c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f8a584f53a2dd1e20b96c901e3713c">&#9670;&nbsp;</a></span>DMA_ERR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga152d6742e7c77d4ef62822bd283d3d29">DMA_ERR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04592">4592</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga152d6742e7c77d4ef62822bd283d3d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152d6742e7c77d4ef62822bd283d3d29">&#9670;&nbsp;</a></span>DMA_ERR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01596">1596</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga152d6742e7c77d4ef62822bd283d3d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152d6742e7c77d4ef62822bd283d3d29">&#9670;&nbsp;</a></span>DMA_ERR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03874">3874</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga152d6742e7c77d4ef62822bd283d3d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152d6742e7c77d4ef62822bd283d3d29">&#9670;&nbsp;</a></span>DMA_ERR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ERR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03986">3986</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga20c45f5cf45e7046a88e8d2d8d495bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20c45f5cf45e7046a88e8d2d8d495bd1">&#9670;&nbsp;</a></span>DMA_ES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02220">2220</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga20c45f5cf45e7046a88e8d2d8d495bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20c45f5cf45e7046a88e8d2d8d495bd1">&#9670;&nbsp;</a></span>DMA_ES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04468">4468</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga20c45f5cf45e7046a88e8d2d8d495bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20c45f5cf45e7046a88e8d2d8d495bd1">&#9670;&nbsp;</a></span>DMA_ES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga8b2c269003e3359dc2bcfc7a4ba22d76">DMA_ES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04580">4580</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8b2c269003e3359dc2bcfc7a4ba22d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b2c269003e3359dc2bcfc7a4ba22d76">&#9670;&nbsp;</a></span>DMA_ES_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01584">1584</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8b2c269003e3359dc2bcfc7a4ba22d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b2c269003e3359dc2bcfc7a4ba22d76">&#9670;&nbsp;</a></span>DMA_ES_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03862">3862</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8b2c269003e3359dc2bcfc7a4ba22d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b2c269003e3359dc2bcfc7a4ba22d76">&#9670;&nbsp;</a></span>DMA_ES_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;ES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03974">3974</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9fa4785c7d286d1dd6323668a2ea0a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa4785c7d286d1dd6323668a2ea0a71">&#9670;&nbsp;</a></span>DMA_HRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02233">2233</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9fa4785c7d286d1dd6323668a2ea0a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa4785c7d286d1dd6323668a2ea0a71">&#9670;&nbsp;</a></span>DMA_HRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04481">4481</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9fa4785c7d286d1dd6323668a2ea0a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa4785c7d286d1dd6323668a2ea0a71">&#9670;&nbsp;</a></span>DMA_HRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga96f169a5241ae368b33d95d1191e0bf4">DMA_HRS_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04593">4593</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga96f169a5241ae368b33d95d1191e0bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f169a5241ae368b33d95d1191e0bf4">&#9670;&nbsp;</a></span>DMA_HRS_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;HRS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01597">1597</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga96f169a5241ae368b33d95d1191e0bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f169a5241ae368b33d95d1191e0bf4">&#9670;&nbsp;</a></span>DMA_HRS_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;HRS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03875">3875</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga96f169a5241ae368b33d95d1191e0bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f169a5241ae368b33d95d1191e0bf4">&#9670;&nbsp;</a></span>DMA_HRS_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_HRS_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;HRS)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03987">3987</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2b70381292eb5e6c81ed94f35740d50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b70381292eb5e6c81ed94f35740d50e">&#9670;&nbsp;</a></span>DMA_INT <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02231">2231</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2b70381292eb5e6c81ed94f35740d50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b70381292eb5e6c81ed94f35740d50e">&#9670;&nbsp;</a></span>DMA_INT <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04479">4479</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2b70381292eb5e6c81ed94f35740d50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b70381292eb5e6c81ed94f35740d50e">&#9670;&nbsp;</a></span>DMA_INT <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6ea04c1128a280d8ec12d38433e989f7">DMA_INT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04591">4591</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6ea04c1128a280d8ec12d38433e989f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea04c1128a280d8ec12d38433e989f7">&#9670;&nbsp;</a></span>DMA_INT_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01595">1595</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6ea04c1128a280d8ec12d38433e989f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea04c1128a280d8ec12d38433e989f7">&#9670;&nbsp;</a></span>DMA_INT_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03873">3873</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6ea04c1128a280d8ec12d38433e989f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea04c1128a280d8ec12d38433e989f7">&#9670;&nbsp;</a></span>DMA_INT_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="group__cpu__cc2538__rfcore.html#ggaabfcbcb5ac86a1edac4035264bc7d2b8afd5a5f51ce25953f3db2c7e93eb7864a">INT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03985">3985</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad7691b3856b237a914bf0f8c7cd28804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7691b3856b237a914bf0f8c7cd28804">&#9670;&nbsp;</a></span>DMA_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02495">2495</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad7691b3856b237a914bf0f8c7cd28804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7691b3856b237a914bf0f8c7cd28804">&#9670;&nbsp;</a></span>DMA_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04743">4743</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad7691b3856b237a914bf0f8c7cd28804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7691b3856b237a914bf0f8c7cd28804">&#9670;&nbsp;</a></span>DMA_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04855">4855</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1c67b54d914f10dff1edc833f7947859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c67b54d914f10dff1edc833f7947859">&#9670;&nbsp;</a></span>DMA_NBYTES_MLNO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01617">1617</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1c67b54d914f10dff1edc833f7947859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c67b54d914f10dff1edc833f7947859">&#9670;&nbsp;</a></span>DMA_NBYTES_MLNO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03895">3895</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1c67b54d914f10dff1edc833f7947859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c67b54d914f10dff1edc833f7947859">&#9670;&nbsp;</a></span>DMA_NBYTES_MLNO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04007">4007</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga47a6deae65a6ba78099a77b1d700b0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a6deae65a6ba78099a77b1d700b0a4">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02496">2496</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga47a6deae65a6ba78099a77b1d700b0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a6deae65a6ba78099a77b1d700b0a4">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04744">4744</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga47a6deae65a6ba78099a77b1d700b0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a6deae65a6ba78099a77b1d700b0a4">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04856">4856</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab232116ded8bac724f9bf9798256e399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab232116ded8bac724f9bf9798256e399">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01618">1618</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab232116ded8bac724f9bf9798256e399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab232116ded8bac724f9bf9798256e399">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03896">3896</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab232116ded8bac724f9bf9798256e399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab232116ded8bac724f9bf9798256e399">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFNO_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFNO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFNO)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04008">4008</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2b5c965156acab64292450aab3e4e813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b5c965156acab64292450aab3e4e813">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02497">2497</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2b5c965156acab64292450aab3e4e813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b5c965156acab64292450aab3e4e813">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04745">4745</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2b5c965156acab64292450aab3e4e813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b5c965156acab64292450aab3e4e813">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04857">4857</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaea5fa2373c445db5628dc17b599fea75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5fa2373c445db5628dc17b599fea75">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01619">1619</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaea5fa2373c445db5628dc17b599fea75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5fa2373c445db5628dc17b599fea75">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03897">3897</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaea5fa2373c445db5628dc17b599fea75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5fa2373c445db5628dc17b599fea75">&#9670;&nbsp;</a></span>DMA_NBYTES_MLOFFYES_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NBYTES_MLOFFYES_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].NBYTES_MLOFFYES)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04009">4009</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac79de6ef4790e670b262d808b0851c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac79de6ef4790e670b262d808b0851c33">&#9670;&nbsp;</a></span>DMA_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02492">2492</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac79de6ef4790e670b262d808b0851c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac79de6ef4790e670b262d808b0851c33">&#9670;&nbsp;</a></span>DMA_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04740">4740</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac79de6ef4790e670b262d808b0851c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac79de6ef4790e670b262d808b0851c33">&#9670;&nbsp;</a></span>DMA_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04852">4852</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab407776ade2423789a87e00dcd45d481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab407776ade2423789a87e00dcd45d481">&#9670;&nbsp;</a></span>DMA_SADDR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SADDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SADDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01614">1614</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab407776ade2423789a87e00dcd45d481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab407776ade2423789a87e00dcd45d481">&#9670;&nbsp;</a></span>DMA_SADDR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SADDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SADDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03892">3892</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab407776ade2423789a87e00dcd45d481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab407776ade2423789a87e00dcd45d481">&#9670;&nbsp;</a></span>DMA_SADDR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SADDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SADDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04004">4004</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaee2f2f14616794b02c4790d48584ff8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2f2f14616794b02c4790d48584ff8f">&#9670;&nbsp;</a></span>DMA_SEEI <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02224">2224</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaee2f2f14616794b02c4790d48584ff8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2f2f14616794b02c4790d48584ff8f">&#9670;&nbsp;</a></span>DMA_SEEI <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04472">4472</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaee2f2f14616794b02c4790d48584ff8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2f2f14616794b02c4790d48584ff8f">&#9670;&nbsp;</a></span>DMA_SEEI <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab6ae65cbaf7542019478d2dac850c80f">DMA_SEEI_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04584">4584</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab6ae65cbaf7542019478d2dac850c80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6ae65cbaf7542019478d2dac850c80f">&#9670;&nbsp;</a></span>DMA_SEEI_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SEEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01588">1588</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab6ae65cbaf7542019478d2dac850c80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6ae65cbaf7542019478d2dac850c80f">&#9670;&nbsp;</a></span>DMA_SEEI_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SEEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03866">3866</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab6ae65cbaf7542019478d2dac850c80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6ae65cbaf7542019478d2dac850c80f">&#9670;&nbsp;</a></span>DMA_SEEI_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SEEI_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SEEI)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03978">3978</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1e7e6d6e1af2f8812b0dcea5515f17c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7e6d6e1af2f8812b0dcea5515f17c2">&#9670;&nbsp;</a></span>DMA_SERQ <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02226">2226</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1e7e6d6e1af2f8812b0dcea5515f17c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7e6d6e1af2f8812b0dcea5515f17c2">&#9670;&nbsp;</a></span>DMA_SERQ <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04474">4474</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1e7e6d6e1af2f8812b0dcea5515f17c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7e6d6e1af2f8812b0dcea5515f17c2">&#9670;&nbsp;</a></span>DMA_SERQ <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga64fff33e3c8a6b9117d4e420820ff72e">DMA_SERQ_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04586">4586</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga64fff33e3c8a6b9117d4e420820ff72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64fff33e3c8a6b9117d4e420820ff72e">&#9670;&nbsp;</a></span>DMA_SERQ_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01590">1590</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga64fff33e3c8a6b9117d4e420820ff72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64fff33e3c8a6b9117d4e420820ff72e">&#9670;&nbsp;</a></span>DMA_SERQ_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03868">3868</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga64fff33e3c8a6b9117d4e420820ff72e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64fff33e3c8a6b9117d4e420820ff72e">&#9670;&nbsp;</a></span>DMA_SERQ_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SERQ_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SERQ)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03980">3980</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafe14777337c386e625ae3a66162832c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe14777337c386e625ae3a66162832c9">&#9670;&nbsp;</a></span>DMA_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SLAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02498">2498</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafe14777337c386e625ae3a66162832c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe14777337c386e625ae3a66162832c9">&#9670;&nbsp;</a></span>DMA_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SLAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04746">4746</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafe14777337c386e625ae3a66162832c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe14777337c386e625ae3a66162832c9">&#9670;&nbsp;</a></span>DMA_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SLAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04858">4858</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga012ee210e5fe3243cf0d5090d59f9b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga012ee210e5fe3243cf0d5090d59f9b1a">&#9670;&nbsp;</a></span>DMA_SLAST_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SLAST_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SLAST)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01620">1620</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga012ee210e5fe3243cf0d5090d59f9b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga012ee210e5fe3243cf0d5090d59f9b1a">&#9670;&nbsp;</a></span>DMA_SLAST_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SLAST_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SLAST)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03898">3898</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga012ee210e5fe3243cf0d5090d59f9b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga012ee210e5fe3243cf0d5090d59f9b1a">&#9670;&nbsp;</a></span>DMA_SLAST_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SLAST_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SLAST)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04010">4010</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf550e7107851b8d89ba562c92147a7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf550e7107851b8d89ba562c92147a7d8">&#9670;&nbsp;</a></span>DMA_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02493">2493</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf550e7107851b8d89ba562c92147a7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf550e7107851b8d89ba562c92147a7d8">&#9670;&nbsp;</a></span>DMA_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04741">4741</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf550e7107851b8d89ba562c92147a7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf550e7107851b8d89ba562c92147a7d8">&#9670;&nbsp;</a></span>DMA_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,index)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04853">4853</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacd9d9a137240bea3c222bdbdb6811311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9d9a137240bea3c222bdbdb6811311">&#9670;&nbsp;</a></span>DMA_SOFF_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SOFF_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SOFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01615">1615</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacd9d9a137240bea3c222bdbdb6811311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9d9a137240bea3c222bdbdb6811311">&#9670;&nbsp;</a></span>DMA_SOFF_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SOFF_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SOFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03893">3893</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacd9d9a137240bea3c222bdbdb6811311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9d9a137240bea3c222bdbdb6811311">&#9670;&nbsp;</a></span>DMA_SOFF_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SOFF_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCD[index].SOFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04005">4005</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga85bd6e16118c7da94ca9ef15ee4ab8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85bd6e16118c7da94ca9ef15ee4ab8a6">&#9670;&nbsp;</a></span>DMA_SSRT <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02228">2228</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga85bd6e16118c7da94ca9ef15ee4ab8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85bd6e16118c7da94ca9ef15ee4ab8a6">&#9670;&nbsp;</a></span>DMA_SSRT <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04476">4476</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga85bd6e16118c7da94ca9ef15ee4ab8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85bd6e16118c7da94ca9ef15ee4ab8a6">&#9670;&nbsp;</a></span>DMA_SSRT <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga9589776b5120c824fe7e4e91887583cb">DMA_SSRT_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04588">4588</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9589776b5120c824fe7e4e91887583cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9589776b5120c824fe7e4e91887583cb">&#9670;&nbsp;</a></span>DMA_SSRT_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SSRT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l01592">1592</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9589776b5120c824fe7e4e91887583cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9589776b5120c824fe7e4e91887583cb">&#9670;&nbsp;</a></span>DMA_SSRT_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SSRT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l03870">3870</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9589776b5120c824fe7e4e91887583cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9589776b5120c824fe7e4e91887583cb">&#9670;&nbsp;</a></span>DMA_SSRT_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_SSRT_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;SSRT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l03982">3982</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacd0b2fdf139a36d75c53d4865c9110ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0b2fdf139a36d75c53d4865c9110ab">&#9670;&nbsp;</a></span>DMA_TCD0_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02252">2252</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacd0b2fdf139a36d75c53d4865c9110ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0b2fdf139a36d75c53d4865c9110ab">&#9670;&nbsp;</a></span>DMA_TCD0_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04500">4500</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacd0b2fdf139a36d75c53d4865c9110ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0b2fdf139a36d75c53d4865c9110ab">&#9670;&nbsp;</a></span>DMA_TCD0_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04612">4612</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga96730875a7b5ef4cc612fca19996a011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96730875a7b5ef4cc612fca19996a011">&#9670;&nbsp;</a></span>DMA_TCD0_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02263">2263</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga96730875a7b5ef4cc612fca19996a011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96730875a7b5ef4cc612fca19996a011">&#9670;&nbsp;</a></span>DMA_TCD0_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04511">4511</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga96730875a7b5ef4cc612fca19996a011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96730875a7b5ef4cc612fca19996a011">&#9670;&nbsp;</a></span>DMA_TCD0_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04623">4623</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2521a084ea42e98eeceb804e5f7ecb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2521a084ea42e98eeceb804e5f7ecb76">&#9670;&nbsp;</a></span>DMA_TCD0_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02264">2264</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2521a084ea42e98eeceb804e5f7ecb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2521a084ea42e98eeceb804e5f7ecb76">&#9670;&nbsp;</a></span>DMA_TCD0_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04512">4512</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2521a084ea42e98eeceb804e5f7ecb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2521a084ea42e98eeceb804e5f7ecb76">&#9670;&nbsp;</a></span>DMA_TCD0_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04624">4624</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf189723f0b4d98fffdf6860fcb74177d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf189723f0b4d98fffdf6860fcb74177d">&#9670;&nbsp;</a></span>DMA_TCD0_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02259">2259</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf189723f0b4d98fffdf6860fcb74177d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf189723f0b4d98fffdf6860fcb74177d">&#9670;&nbsp;</a></span>DMA_TCD0_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04507">4507</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf189723f0b4d98fffdf6860fcb74177d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf189723f0b4d98fffdf6860fcb74177d">&#9670;&nbsp;</a></span>DMA_TCD0_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04619">4619</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9402d88f1a2681a38ed38bfdb2a94969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9402d88f1a2681a38ed38bfdb2a94969">&#9670;&nbsp;</a></span>DMA_TCD0_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02260">2260</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9402d88f1a2681a38ed38bfdb2a94969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9402d88f1a2681a38ed38bfdb2a94969">&#9670;&nbsp;</a></span>DMA_TCD0_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04508">4508</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9402d88f1a2681a38ed38bfdb2a94969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9402d88f1a2681a38ed38bfdb2a94969">&#9670;&nbsp;</a></span>DMA_TCD0_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04620">4620</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac6c6031712fe92a2e0866b5cdaedbc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c6031712fe92a2e0866b5cdaedbc09">&#9670;&nbsp;</a></span>DMA_TCD0_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02262">2262</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac6c6031712fe92a2e0866b5cdaedbc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c6031712fe92a2e0866b5cdaedbc09">&#9670;&nbsp;</a></span>DMA_TCD0_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04510">4510</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac6c6031712fe92a2e0866b5cdaedbc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6c6031712fe92a2e0866b5cdaedbc09">&#9670;&nbsp;</a></span>DMA_TCD0_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04622">4622</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaaa3f8d47687e097095364c5ecccf58c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3f8d47687e097095364c5ecccf58c9">&#9670;&nbsp;</a></span>DMA_TCD0_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02257">2257</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaaa3f8d47687e097095364c5ecccf58c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3f8d47687e097095364c5ecccf58c9">&#9670;&nbsp;</a></span>DMA_TCD0_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04505">4505</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaaa3f8d47687e097095364c5ecccf58c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3f8d47687e097095364c5ecccf58c9">&#9670;&nbsp;</a></span>DMA_TCD0_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04617">4617</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaca4ffe01080735f9e83554fde2f73148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4ffe01080735f9e83554fde2f73148">&#9670;&nbsp;</a></span>DMA_TCD0_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02261">2261</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaca4ffe01080735f9e83554fde2f73148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4ffe01080735f9e83554fde2f73148">&#9670;&nbsp;</a></span>DMA_TCD0_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04509">4509</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaca4ffe01080735f9e83554fde2f73148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4ffe01080735f9e83554fde2f73148">&#9670;&nbsp;</a></span>DMA_TCD0_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04621">4621</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga660879131747c3bd7f21daa0a826b016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga660879131747c3bd7f21daa0a826b016">&#9670;&nbsp;</a></span>DMA_TCD0_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02258">2258</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga660879131747c3bd7f21daa0a826b016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga660879131747c3bd7f21daa0a826b016">&#9670;&nbsp;</a></span>DMA_TCD0_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04506">4506</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga660879131747c3bd7f21daa0a826b016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga660879131747c3bd7f21daa0a826b016">&#9670;&nbsp;</a></span>DMA_TCD0_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04618">4618</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6df3a3da857eb88f77c73070f6724e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df3a3da857eb88f77c73070f6724e5b">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02253">2253</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6df3a3da857eb88f77c73070f6724e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df3a3da857eb88f77c73070f6724e5b">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04501">4501</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6df3a3da857eb88f77c73070f6724e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df3a3da857eb88f77c73070f6724e5b">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04613">4613</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga442f8530b6e3de8a52be316ad67f398a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga442f8530b6e3de8a52be316ad67f398a">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02254">2254</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga442f8530b6e3de8a52be316ad67f398a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga442f8530b6e3de8a52be316ad67f398a">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04502">4502</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga442f8530b6e3de8a52be316ad67f398a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga442f8530b6e3de8a52be316ad67f398a">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04614">4614</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac8d4550b098b51609522217ce553a037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d4550b098b51609522217ce553a037">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02255">2255</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac8d4550b098b51609522217ce553a037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d4550b098b51609522217ce553a037">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04503">4503</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac8d4550b098b51609522217ce553a037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d4550b098b51609522217ce553a037">&#9670;&nbsp;</a></span>DMA_TCD0_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04615">4615</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga84c95bf7de504481d8a778c6210c2dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c95bf7de504481d8a778c6210c2dff">&#9670;&nbsp;</a></span>DMA_TCD0_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02250">2250</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga84c95bf7de504481d8a778c6210c2dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c95bf7de504481d8a778c6210c2dff">&#9670;&nbsp;</a></span>DMA_TCD0_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04498">4498</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga84c95bf7de504481d8a778c6210c2dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84c95bf7de504481d8a778c6210c2dff">&#9670;&nbsp;</a></span>DMA_TCD0_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04610">4610</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5e23f24daf65d1eb0e6839272544261a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e23f24daf65d1eb0e6839272544261a">&#9670;&nbsp;</a></span>DMA_TCD0_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02256">2256</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5e23f24daf65d1eb0e6839272544261a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e23f24daf65d1eb0e6839272544261a">&#9670;&nbsp;</a></span>DMA_TCD0_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04504">4504</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5e23f24daf65d1eb0e6839272544261a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e23f24daf65d1eb0e6839272544261a">&#9670;&nbsp;</a></span>DMA_TCD0_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04616">4616</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6cd045ae026df1eef839ebe090004da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cd045ae026df1eef839ebe090004da8">&#9670;&nbsp;</a></span>DMA_TCD0_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02251">2251</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6cd045ae026df1eef839ebe090004da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cd045ae026df1eef839ebe090004da8">&#9670;&nbsp;</a></span>DMA_TCD0_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04499">4499</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6cd045ae026df1eef839ebe090004da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cd045ae026df1eef839ebe090004da8">&#9670;&nbsp;</a></span>DMA_TCD0_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD0_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04611">4611</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4ce82c87fd6f3680ce6c8deceb6653e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce82c87fd6f3680ce6c8deceb6653e7">&#9670;&nbsp;</a></span>DMA_TCD10_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02402">2402</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4ce82c87fd6f3680ce6c8deceb6653e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce82c87fd6f3680ce6c8deceb6653e7">&#9670;&nbsp;</a></span>DMA_TCD10_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04650">4650</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4ce82c87fd6f3680ce6c8deceb6653e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce82c87fd6f3680ce6c8deceb6653e7">&#9670;&nbsp;</a></span>DMA_TCD10_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04762">4762</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga72c8aa9c1103e0a6d92468dcb8cd26f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c8aa9c1103e0a6d92468dcb8cd26f7">&#9670;&nbsp;</a></span>DMA_TCD10_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02413">2413</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga72c8aa9c1103e0a6d92468dcb8cd26f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c8aa9c1103e0a6d92468dcb8cd26f7">&#9670;&nbsp;</a></span>DMA_TCD10_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04661">4661</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga72c8aa9c1103e0a6d92468dcb8cd26f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c8aa9c1103e0a6d92468dcb8cd26f7">&#9670;&nbsp;</a></span>DMA_TCD10_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04773">4773</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga79afca17304b865c762c118811ecf7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79afca17304b865c762c118811ecf7be">&#9670;&nbsp;</a></span>DMA_TCD10_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02414">2414</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga79afca17304b865c762c118811ecf7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79afca17304b865c762c118811ecf7be">&#9670;&nbsp;</a></span>DMA_TCD10_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04662">4662</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga79afca17304b865c762c118811ecf7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79afca17304b865c762c118811ecf7be">&#9670;&nbsp;</a></span>DMA_TCD10_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04774">4774</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacb96c7d83ed3e4a7d09e164668dbfb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb96c7d83ed3e4a7d09e164668dbfb40">&#9670;&nbsp;</a></span>DMA_TCD10_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02409">2409</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacb96c7d83ed3e4a7d09e164668dbfb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb96c7d83ed3e4a7d09e164668dbfb40">&#9670;&nbsp;</a></span>DMA_TCD10_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04657">4657</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacb96c7d83ed3e4a7d09e164668dbfb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb96c7d83ed3e4a7d09e164668dbfb40">&#9670;&nbsp;</a></span>DMA_TCD10_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04769">4769</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4a9afa879af2aa3200e1f24dd95c92de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9afa879af2aa3200e1f24dd95c92de">&#9670;&nbsp;</a></span>DMA_TCD10_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02410">2410</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4a9afa879af2aa3200e1f24dd95c92de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9afa879af2aa3200e1f24dd95c92de">&#9670;&nbsp;</a></span>DMA_TCD10_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04658">4658</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4a9afa879af2aa3200e1f24dd95c92de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9afa879af2aa3200e1f24dd95c92de">&#9670;&nbsp;</a></span>DMA_TCD10_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04770">4770</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga105f12de22dcf7bd42da746bf250ed09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga105f12de22dcf7bd42da746bf250ed09">&#9670;&nbsp;</a></span>DMA_TCD10_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02412">2412</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga105f12de22dcf7bd42da746bf250ed09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga105f12de22dcf7bd42da746bf250ed09">&#9670;&nbsp;</a></span>DMA_TCD10_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04660">4660</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga105f12de22dcf7bd42da746bf250ed09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga105f12de22dcf7bd42da746bf250ed09">&#9670;&nbsp;</a></span>DMA_TCD10_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04772">4772</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga659dd82f494760eb11d0dcb7abe58624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659dd82f494760eb11d0dcb7abe58624">&#9670;&nbsp;</a></span>DMA_TCD10_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02407">2407</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga659dd82f494760eb11d0dcb7abe58624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659dd82f494760eb11d0dcb7abe58624">&#9670;&nbsp;</a></span>DMA_TCD10_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04655">4655</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga659dd82f494760eb11d0dcb7abe58624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659dd82f494760eb11d0dcb7abe58624">&#9670;&nbsp;</a></span>DMA_TCD10_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04767">4767</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf1953e0548e3e985d1132f7c5751734b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1953e0548e3e985d1132f7c5751734b">&#9670;&nbsp;</a></span>DMA_TCD10_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02411">2411</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf1953e0548e3e985d1132f7c5751734b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1953e0548e3e985d1132f7c5751734b">&#9670;&nbsp;</a></span>DMA_TCD10_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04659">4659</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf1953e0548e3e985d1132f7c5751734b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1953e0548e3e985d1132f7c5751734b">&#9670;&nbsp;</a></span>DMA_TCD10_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04771">4771</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad4889efa76dd652b839b05370678f1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4889efa76dd652b839b05370678f1c9">&#9670;&nbsp;</a></span>DMA_TCD10_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02408">2408</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad4889efa76dd652b839b05370678f1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4889efa76dd652b839b05370678f1c9">&#9670;&nbsp;</a></span>DMA_TCD10_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04656">4656</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad4889efa76dd652b839b05370678f1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4889efa76dd652b839b05370678f1c9">&#9670;&nbsp;</a></span>DMA_TCD10_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04768">4768</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4485cacfcff76d14742c66de54736970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4485cacfcff76d14742c66de54736970">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02403">2403</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4485cacfcff76d14742c66de54736970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4485cacfcff76d14742c66de54736970">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04651">4651</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4485cacfcff76d14742c66de54736970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4485cacfcff76d14742c66de54736970">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04763">4763</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4d9e594844e687369d3029dc568e2892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d9e594844e687369d3029dc568e2892">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02404">2404</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4d9e594844e687369d3029dc568e2892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d9e594844e687369d3029dc568e2892">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04652">4652</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4d9e594844e687369d3029dc568e2892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d9e594844e687369d3029dc568e2892">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04764">4764</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga90f9361236c52b090f87c26ef140b940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f9361236c52b090f87c26ef140b940">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02405">2405</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga90f9361236c52b090f87c26ef140b940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f9361236c52b090f87c26ef140b940">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04653">4653</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga90f9361236c52b090f87c26ef140b940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f9361236c52b090f87c26ef140b940">&#9670;&nbsp;</a></span>DMA_TCD10_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04765">4765</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga43def64208954cf8918f00a5c2e8a5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43def64208954cf8918f00a5c2e8a5c3">&#9670;&nbsp;</a></span>DMA_TCD10_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02400">2400</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga43def64208954cf8918f00a5c2e8a5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43def64208954cf8918f00a5c2e8a5c3">&#9670;&nbsp;</a></span>DMA_TCD10_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04648">4648</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga43def64208954cf8918f00a5c2e8a5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43def64208954cf8918f00a5c2e8a5c3">&#9670;&nbsp;</a></span>DMA_TCD10_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04760">4760</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8cb4717fe169f84271e8975cc5903950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cb4717fe169f84271e8975cc5903950">&#9670;&nbsp;</a></span>DMA_TCD10_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02406">2406</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8cb4717fe169f84271e8975cc5903950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cb4717fe169f84271e8975cc5903950">&#9670;&nbsp;</a></span>DMA_TCD10_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04654">4654</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8cb4717fe169f84271e8975cc5903950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cb4717fe169f84271e8975cc5903950">&#9670;&nbsp;</a></span>DMA_TCD10_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04766">4766</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1785c39374b58b8f0fb1fee6557b8c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1785c39374b58b8f0fb1fee6557b8c9e">&#9670;&nbsp;</a></span>DMA_TCD10_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02401">2401</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1785c39374b58b8f0fb1fee6557b8c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1785c39374b58b8f0fb1fee6557b8c9e">&#9670;&nbsp;</a></span>DMA_TCD10_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04649">4649</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1785c39374b58b8f0fb1fee6557b8c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1785c39374b58b8f0fb1fee6557b8c9e">&#9670;&nbsp;</a></span>DMA_TCD10_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD10_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04761">4761</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4350d724768dbdc84d993c564d3e0c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4350d724768dbdc84d993c564d3e0c4d">&#9670;&nbsp;</a></span>DMA_TCD11_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02417">2417</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4350d724768dbdc84d993c564d3e0c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4350d724768dbdc84d993c564d3e0c4d">&#9670;&nbsp;</a></span>DMA_TCD11_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04665">4665</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4350d724768dbdc84d993c564d3e0c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4350d724768dbdc84d993c564d3e0c4d">&#9670;&nbsp;</a></span>DMA_TCD11_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04777">4777</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3663df77de1b0291986ce936d00049e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3663df77de1b0291986ce936d00049e4">&#9670;&nbsp;</a></span>DMA_TCD11_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02428">2428</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3663df77de1b0291986ce936d00049e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3663df77de1b0291986ce936d00049e4">&#9670;&nbsp;</a></span>DMA_TCD11_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04676">4676</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3663df77de1b0291986ce936d00049e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3663df77de1b0291986ce936d00049e4">&#9670;&nbsp;</a></span>DMA_TCD11_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04788">4788</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga42aed10d8bc9213b5bc04050566cb6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42aed10d8bc9213b5bc04050566cb6dc">&#9670;&nbsp;</a></span>DMA_TCD11_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02429">2429</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga42aed10d8bc9213b5bc04050566cb6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42aed10d8bc9213b5bc04050566cb6dc">&#9670;&nbsp;</a></span>DMA_TCD11_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04677">4677</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga42aed10d8bc9213b5bc04050566cb6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42aed10d8bc9213b5bc04050566cb6dc">&#9670;&nbsp;</a></span>DMA_TCD11_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04789">4789</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8f6d29f6217fa5d8123a5ee867cd228f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6d29f6217fa5d8123a5ee867cd228f">&#9670;&nbsp;</a></span>DMA_TCD11_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02424">2424</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8f6d29f6217fa5d8123a5ee867cd228f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6d29f6217fa5d8123a5ee867cd228f">&#9670;&nbsp;</a></span>DMA_TCD11_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04672">4672</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8f6d29f6217fa5d8123a5ee867cd228f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6d29f6217fa5d8123a5ee867cd228f">&#9670;&nbsp;</a></span>DMA_TCD11_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04784">4784</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7a1d5152d02587612df16a045070a150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1d5152d02587612df16a045070a150">&#9670;&nbsp;</a></span>DMA_TCD11_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02425">2425</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7a1d5152d02587612df16a045070a150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1d5152d02587612df16a045070a150">&#9670;&nbsp;</a></span>DMA_TCD11_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04673">4673</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7a1d5152d02587612df16a045070a150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1d5152d02587612df16a045070a150">&#9670;&nbsp;</a></span>DMA_TCD11_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04785">4785</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2d9870d440cbc2d16186f84221454768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9870d440cbc2d16186f84221454768">&#9670;&nbsp;</a></span>DMA_TCD11_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02427">2427</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2d9870d440cbc2d16186f84221454768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9870d440cbc2d16186f84221454768">&#9670;&nbsp;</a></span>DMA_TCD11_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04675">4675</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2d9870d440cbc2d16186f84221454768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9870d440cbc2d16186f84221454768">&#9670;&nbsp;</a></span>DMA_TCD11_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04787">4787</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga85eb84f9db603a9914f8083f55c8091c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85eb84f9db603a9914f8083f55c8091c">&#9670;&nbsp;</a></span>DMA_TCD11_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02422">2422</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga85eb84f9db603a9914f8083f55c8091c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85eb84f9db603a9914f8083f55c8091c">&#9670;&nbsp;</a></span>DMA_TCD11_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04670">4670</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga85eb84f9db603a9914f8083f55c8091c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85eb84f9db603a9914f8083f55c8091c">&#9670;&nbsp;</a></span>DMA_TCD11_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04782">4782</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0232d39a5ab4dc292b79d1980ebdce51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0232d39a5ab4dc292b79d1980ebdce51">&#9670;&nbsp;</a></span>DMA_TCD11_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02426">2426</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0232d39a5ab4dc292b79d1980ebdce51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0232d39a5ab4dc292b79d1980ebdce51">&#9670;&nbsp;</a></span>DMA_TCD11_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04674">4674</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0232d39a5ab4dc292b79d1980ebdce51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0232d39a5ab4dc292b79d1980ebdce51">&#9670;&nbsp;</a></span>DMA_TCD11_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04786">4786</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac5dd3f7a538782a6fd6c61bd364a60b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5dd3f7a538782a6fd6c61bd364a60b6">&#9670;&nbsp;</a></span>DMA_TCD11_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02423">2423</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac5dd3f7a538782a6fd6c61bd364a60b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5dd3f7a538782a6fd6c61bd364a60b6">&#9670;&nbsp;</a></span>DMA_TCD11_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04671">4671</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac5dd3f7a538782a6fd6c61bd364a60b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5dd3f7a538782a6fd6c61bd364a60b6">&#9670;&nbsp;</a></span>DMA_TCD11_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04783">4783</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga31e90b84c561b0753b53a9c503e41757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e90b84c561b0753b53a9c503e41757">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02418">2418</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga31e90b84c561b0753b53a9c503e41757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e90b84c561b0753b53a9c503e41757">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04666">4666</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga31e90b84c561b0753b53a9c503e41757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e90b84c561b0753b53a9c503e41757">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04778">4778</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1e7eeff6c1ac1ce7329ce41ed9094618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7eeff6c1ac1ce7329ce41ed9094618">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02419">2419</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1e7eeff6c1ac1ce7329ce41ed9094618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7eeff6c1ac1ce7329ce41ed9094618">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04667">4667</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1e7eeff6c1ac1ce7329ce41ed9094618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7eeff6c1ac1ce7329ce41ed9094618">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04779">4779</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5eb040bb89b2c7e0e133670971a228ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb040bb89b2c7e0e133670971a228ef">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02420">2420</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5eb040bb89b2c7e0e133670971a228ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb040bb89b2c7e0e133670971a228ef">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04668">4668</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5eb040bb89b2c7e0e133670971a228ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb040bb89b2c7e0e133670971a228ef">&#9670;&nbsp;</a></span>DMA_TCD11_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04780">4780</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafdcf60dc4fafbaba4ef0aa8078c16b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdcf60dc4fafbaba4ef0aa8078c16b83">&#9670;&nbsp;</a></span>DMA_TCD11_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02415">2415</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafdcf60dc4fafbaba4ef0aa8078c16b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdcf60dc4fafbaba4ef0aa8078c16b83">&#9670;&nbsp;</a></span>DMA_TCD11_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04663">4663</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafdcf60dc4fafbaba4ef0aa8078c16b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdcf60dc4fafbaba4ef0aa8078c16b83">&#9670;&nbsp;</a></span>DMA_TCD11_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04775">4775</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabcae252b374277bc2405a856023d0393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcae252b374277bc2405a856023d0393">&#9670;&nbsp;</a></span>DMA_TCD11_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02421">2421</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabcae252b374277bc2405a856023d0393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcae252b374277bc2405a856023d0393">&#9670;&nbsp;</a></span>DMA_TCD11_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04669">4669</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabcae252b374277bc2405a856023d0393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcae252b374277bc2405a856023d0393">&#9670;&nbsp;</a></span>DMA_TCD11_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04781">4781</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga75ede423859738cb80ae588f482043bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ede423859738cb80ae588f482043bb">&#9670;&nbsp;</a></span>DMA_TCD11_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02416">2416</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga75ede423859738cb80ae588f482043bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ede423859738cb80ae588f482043bb">&#9670;&nbsp;</a></span>DMA_TCD11_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04664">4664</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga75ede423859738cb80ae588f482043bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ede423859738cb80ae588f482043bb">&#9670;&nbsp;</a></span>DMA_TCD11_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD11_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04776">4776</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2a74898e8e99ad24eb0d62aa541d809b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a74898e8e99ad24eb0d62aa541d809b">&#9670;&nbsp;</a></span>DMA_TCD12_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02432">2432</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2a74898e8e99ad24eb0d62aa541d809b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a74898e8e99ad24eb0d62aa541d809b">&#9670;&nbsp;</a></span>DMA_TCD12_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04680">4680</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2a74898e8e99ad24eb0d62aa541d809b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a74898e8e99ad24eb0d62aa541d809b">&#9670;&nbsp;</a></span>DMA_TCD12_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04792">4792</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafbb305fbbbe14b18f2425921555a875b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb305fbbbe14b18f2425921555a875b">&#9670;&nbsp;</a></span>DMA_TCD12_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02443">2443</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafbb305fbbbe14b18f2425921555a875b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb305fbbbe14b18f2425921555a875b">&#9670;&nbsp;</a></span>DMA_TCD12_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04691">4691</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafbb305fbbbe14b18f2425921555a875b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb305fbbbe14b18f2425921555a875b">&#9670;&nbsp;</a></span>DMA_TCD12_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04803">4803</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2b17649d2bc48a65938316a07ce7424f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b17649d2bc48a65938316a07ce7424f">&#9670;&nbsp;</a></span>DMA_TCD12_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02444">2444</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2b17649d2bc48a65938316a07ce7424f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b17649d2bc48a65938316a07ce7424f">&#9670;&nbsp;</a></span>DMA_TCD12_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04692">4692</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2b17649d2bc48a65938316a07ce7424f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b17649d2bc48a65938316a07ce7424f">&#9670;&nbsp;</a></span>DMA_TCD12_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04804">4804</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4fbff5cf590769e3d1046d61c9374be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fbff5cf590769e3d1046d61c9374be2">&#9670;&nbsp;</a></span>DMA_TCD12_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02439">2439</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4fbff5cf590769e3d1046d61c9374be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fbff5cf590769e3d1046d61c9374be2">&#9670;&nbsp;</a></span>DMA_TCD12_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04687">4687</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4fbff5cf590769e3d1046d61c9374be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fbff5cf590769e3d1046d61c9374be2">&#9670;&nbsp;</a></span>DMA_TCD12_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04799">4799</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga290c8f3a36c751db0532836878131db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290c8f3a36c751db0532836878131db6">&#9670;&nbsp;</a></span>DMA_TCD12_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02440">2440</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga290c8f3a36c751db0532836878131db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290c8f3a36c751db0532836878131db6">&#9670;&nbsp;</a></span>DMA_TCD12_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04688">4688</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga290c8f3a36c751db0532836878131db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290c8f3a36c751db0532836878131db6">&#9670;&nbsp;</a></span>DMA_TCD12_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04800">4800</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga20541e42162680378136b1da043ba15b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20541e42162680378136b1da043ba15b">&#9670;&nbsp;</a></span>DMA_TCD12_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02442">2442</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga20541e42162680378136b1da043ba15b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20541e42162680378136b1da043ba15b">&#9670;&nbsp;</a></span>DMA_TCD12_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04690">4690</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga20541e42162680378136b1da043ba15b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20541e42162680378136b1da043ba15b">&#9670;&nbsp;</a></span>DMA_TCD12_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04802">4802</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga90f1085c61194e55a2a6367d7d03ff29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f1085c61194e55a2a6367d7d03ff29">&#9670;&nbsp;</a></span>DMA_TCD12_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02437">2437</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga90f1085c61194e55a2a6367d7d03ff29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f1085c61194e55a2a6367d7d03ff29">&#9670;&nbsp;</a></span>DMA_TCD12_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04685">4685</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga90f1085c61194e55a2a6367d7d03ff29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f1085c61194e55a2a6367d7d03ff29">&#9670;&nbsp;</a></span>DMA_TCD12_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04797">4797</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1c61d3ecf389551728ac8271b2e53486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c61d3ecf389551728ac8271b2e53486">&#9670;&nbsp;</a></span>DMA_TCD12_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02441">2441</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1c61d3ecf389551728ac8271b2e53486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c61d3ecf389551728ac8271b2e53486">&#9670;&nbsp;</a></span>DMA_TCD12_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04689">4689</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1c61d3ecf389551728ac8271b2e53486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c61d3ecf389551728ac8271b2e53486">&#9670;&nbsp;</a></span>DMA_TCD12_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04801">4801</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad80b977b0e363070cc25f99053dd7a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80b977b0e363070cc25f99053dd7a77">&#9670;&nbsp;</a></span>DMA_TCD12_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02438">2438</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad80b977b0e363070cc25f99053dd7a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80b977b0e363070cc25f99053dd7a77">&#9670;&nbsp;</a></span>DMA_TCD12_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04686">4686</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad80b977b0e363070cc25f99053dd7a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80b977b0e363070cc25f99053dd7a77">&#9670;&nbsp;</a></span>DMA_TCD12_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04798">4798</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga693b26ec7160da096f6632d935bbeb63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga693b26ec7160da096f6632d935bbeb63">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02433">2433</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga693b26ec7160da096f6632d935bbeb63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga693b26ec7160da096f6632d935bbeb63">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04681">4681</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga693b26ec7160da096f6632d935bbeb63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga693b26ec7160da096f6632d935bbeb63">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04793">4793</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab1a3b0c41ce17352024cb6352bbca988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a3b0c41ce17352024cb6352bbca988">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02434">2434</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab1a3b0c41ce17352024cb6352bbca988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a3b0c41ce17352024cb6352bbca988">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04682">4682</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab1a3b0c41ce17352024cb6352bbca988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a3b0c41ce17352024cb6352bbca988">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04794">4794</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae26b659783dba451d178c3834746ebab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26b659783dba451d178c3834746ebab">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02435">2435</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae26b659783dba451d178c3834746ebab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26b659783dba451d178c3834746ebab">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04683">4683</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae26b659783dba451d178c3834746ebab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26b659783dba451d178c3834746ebab">&#9670;&nbsp;</a></span>DMA_TCD12_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04795">4795</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4dd8efb3586fceb233373ef3d8ed7eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dd8efb3586fceb233373ef3d8ed7eed">&#9670;&nbsp;</a></span>DMA_TCD12_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02430">2430</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4dd8efb3586fceb233373ef3d8ed7eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dd8efb3586fceb233373ef3d8ed7eed">&#9670;&nbsp;</a></span>DMA_TCD12_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04678">4678</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4dd8efb3586fceb233373ef3d8ed7eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dd8efb3586fceb233373ef3d8ed7eed">&#9670;&nbsp;</a></span>DMA_TCD12_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04790">4790</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga37b08111761d48e8fcbd24b77c8bbec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37b08111761d48e8fcbd24b77c8bbec9">&#9670;&nbsp;</a></span>DMA_TCD12_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02436">2436</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga37b08111761d48e8fcbd24b77c8bbec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37b08111761d48e8fcbd24b77c8bbec9">&#9670;&nbsp;</a></span>DMA_TCD12_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04684">4684</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga37b08111761d48e8fcbd24b77c8bbec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37b08111761d48e8fcbd24b77c8bbec9">&#9670;&nbsp;</a></span>DMA_TCD12_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04796">4796</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga011e8c68fffc17fe021a2642a0576241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011e8c68fffc17fe021a2642a0576241">&#9670;&nbsp;</a></span>DMA_TCD12_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02431">2431</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga011e8c68fffc17fe021a2642a0576241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011e8c68fffc17fe021a2642a0576241">&#9670;&nbsp;</a></span>DMA_TCD12_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04679">4679</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga011e8c68fffc17fe021a2642a0576241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga011e8c68fffc17fe021a2642a0576241">&#9670;&nbsp;</a></span>DMA_TCD12_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD12_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04791">4791</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga28f938b232c24344f2cc299689aeb089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f938b232c24344f2cc299689aeb089">&#9670;&nbsp;</a></span>DMA_TCD13_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02447">2447</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga28f938b232c24344f2cc299689aeb089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f938b232c24344f2cc299689aeb089">&#9670;&nbsp;</a></span>DMA_TCD13_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04695">4695</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga28f938b232c24344f2cc299689aeb089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f938b232c24344f2cc299689aeb089">&#9670;&nbsp;</a></span>DMA_TCD13_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04807">4807</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf8d3d5de90640cb72376b1a659fa622b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d3d5de90640cb72376b1a659fa622b">&#9670;&nbsp;</a></span>DMA_TCD13_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02458">2458</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf8d3d5de90640cb72376b1a659fa622b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d3d5de90640cb72376b1a659fa622b">&#9670;&nbsp;</a></span>DMA_TCD13_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04706">4706</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf8d3d5de90640cb72376b1a659fa622b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d3d5de90640cb72376b1a659fa622b">&#9670;&nbsp;</a></span>DMA_TCD13_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04818">4818</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac91e49de86dc4e5b073510648adce3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91e49de86dc4e5b073510648adce3b3">&#9670;&nbsp;</a></span>DMA_TCD13_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02459">2459</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac91e49de86dc4e5b073510648adce3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91e49de86dc4e5b073510648adce3b3">&#9670;&nbsp;</a></span>DMA_TCD13_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04707">4707</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac91e49de86dc4e5b073510648adce3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac91e49de86dc4e5b073510648adce3b3">&#9670;&nbsp;</a></span>DMA_TCD13_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04819">4819</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c">&#9670;&nbsp;</a></span>DMA_TCD13_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02454">2454</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c">&#9670;&nbsp;</a></span>DMA_TCD13_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04702">4702</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c">&#9670;&nbsp;</a></span>DMA_TCD13_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04814">4814</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6749c180a5157609bfdb279a46ca1a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6749c180a5157609bfdb279a46ca1a53">&#9670;&nbsp;</a></span>DMA_TCD13_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02455">2455</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6749c180a5157609bfdb279a46ca1a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6749c180a5157609bfdb279a46ca1a53">&#9670;&nbsp;</a></span>DMA_TCD13_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04703">4703</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6749c180a5157609bfdb279a46ca1a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6749c180a5157609bfdb279a46ca1a53">&#9670;&nbsp;</a></span>DMA_TCD13_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04815">4815</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga57278ea64ab9f974531a4ee3c57797c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57278ea64ab9f974531a4ee3c57797c6">&#9670;&nbsp;</a></span>DMA_TCD13_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02457">2457</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga57278ea64ab9f974531a4ee3c57797c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57278ea64ab9f974531a4ee3c57797c6">&#9670;&nbsp;</a></span>DMA_TCD13_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04705">4705</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga57278ea64ab9f974531a4ee3c57797c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57278ea64ab9f974531a4ee3c57797c6">&#9670;&nbsp;</a></span>DMA_TCD13_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04817">4817</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1245031f8c78e442dc8fc199e90fd4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1245031f8c78e442dc8fc199e90fd4ef">&#9670;&nbsp;</a></span>DMA_TCD13_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02452">2452</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1245031f8c78e442dc8fc199e90fd4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1245031f8c78e442dc8fc199e90fd4ef">&#9670;&nbsp;</a></span>DMA_TCD13_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04700">4700</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1245031f8c78e442dc8fc199e90fd4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1245031f8c78e442dc8fc199e90fd4ef">&#9670;&nbsp;</a></span>DMA_TCD13_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04812">4812</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga53a2172bba17c20b89978635f9cad33c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53a2172bba17c20b89978635f9cad33c">&#9670;&nbsp;</a></span>DMA_TCD13_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02456">2456</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga53a2172bba17c20b89978635f9cad33c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53a2172bba17c20b89978635f9cad33c">&#9670;&nbsp;</a></span>DMA_TCD13_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04704">4704</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga53a2172bba17c20b89978635f9cad33c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53a2172bba17c20b89978635f9cad33c">&#9670;&nbsp;</a></span>DMA_TCD13_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04816">4816</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga08cd40b8ffba8b31eed59271d92c8411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08cd40b8ffba8b31eed59271d92c8411">&#9670;&nbsp;</a></span>DMA_TCD13_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02453">2453</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga08cd40b8ffba8b31eed59271d92c8411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08cd40b8ffba8b31eed59271d92c8411">&#9670;&nbsp;</a></span>DMA_TCD13_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04701">4701</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga08cd40b8ffba8b31eed59271d92c8411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08cd40b8ffba8b31eed59271d92c8411">&#9670;&nbsp;</a></span>DMA_TCD13_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04813">4813</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaab87071d26a96462642ee41f335a33b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab87071d26a96462642ee41f335a33b6">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02448">2448</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaab87071d26a96462642ee41f335a33b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab87071d26a96462642ee41f335a33b6">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04696">4696</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaab87071d26a96462642ee41f335a33b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab87071d26a96462642ee41f335a33b6">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04808">4808</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga993e012974c139fa90448d13ffab5eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga993e012974c139fa90448d13ffab5eb7">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02449">2449</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga993e012974c139fa90448d13ffab5eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga993e012974c139fa90448d13ffab5eb7">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04697">4697</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga993e012974c139fa90448d13ffab5eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga993e012974c139fa90448d13ffab5eb7">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04809">4809</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1389c6de1ab258aa1fde43bc72b591f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1389c6de1ab258aa1fde43bc72b591f0">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02450">2450</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1389c6de1ab258aa1fde43bc72b591f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1389c6de1ab258aa1fde43bc72b591f0">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04698">4698</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1389c6de1ab258aa1fde43bc72b591f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1389c6de1ab258aa1fde43bc72b591f0">&#9670;&nbsp;</a></span>DMA_TCD13_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04810">4810</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5daa84539093d0893fdc44fe66a428b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5daa84539093d0893fdc44fe66a428b6">&#9670;&nbsp;</a></span>DMA_TCD13_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02445">2445</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5daa84539093d0893fdc44fe66a428b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5daa84539093d0893fdc44fe66a428b6">&#9670;&nbsp;</a></span>DMA_TCD13_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04693">4693</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5daa84539093d0893fdc44fe66a428b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5daa84539093d0893fdc44fe66a428b6">&#9670;&nbsp;</a></span>DMA_TCD13_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04805">4805</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga441804340780ca409f6bfe9fbf95d79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441804340780ca409f6bfe9fbf95d79f">&#9670;&nbsp;</a></span>DMA_TCD13_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02451">2451</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga441804340780ca409f6bfe9fbf95d79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441804340780ca409f6bfe9fbf95d79f">&#9670;&nbsp;</a></span>DMA_TCD13_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04699">4699</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga441804340780ca409f6bfe9fbf95d79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441804340780ca409f6bfe9fbf95d79f">&#9670;&nbsp;</a></span>DMA_TCD13_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04811">4811</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga16316fcc7464927e4acc256cc841b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16316fcc7464927e4acc256cc841b340">&#9670;&nbsp;</a></span>DMA_TCD13_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02446">2446</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga16316fcc7464927e4acc256cc841b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16316fcc7464927e4acc256cc841b340">&#9670;&nbsp;</a></span>DMA_TCD13_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04694">4694</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga16316fcc7464927e4acc256cc841b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16316fcc7464927e4acc256cc841b340">&#9670;&nbsp;</a></span>DMA_TCD13_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD13_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04806">4806</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga28f6a5c3e58f81c56650128d0d384d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f6a5c3e58f81c56650128d0d384d17">&#9670;&nbsp;</a></span>DMA_TCD14_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02462">2462</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga28f6a5c3e58f81c56650128d0d384d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f6a5c3e58f81c56650128d0d384d17">&#9670;&nbsp;</a></span>DMA_TCD14_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04710">4710</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga28f6a5c3e58f81c56650128d0d384d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f6a5c3e58f81c56650128d0d384d17">&#9670;&nbsp;</a></span>DMA_TCD14_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04822">4822</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9798a8bd49bf56c6247968ec1847ba56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9798a8bd49bf56c6247968ec1847ba56">&#9670;&nbsp;</a></span>DMA_TCD14_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02473">2473</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9798a8bd49bf56c6247968ec1847ba56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9798a8bd49bf56c6247968ec1847ba56">&#9670;&nbsp;</a></span>DMA_TCD14_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04721">4721</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9798a8bd49bf56c6247968ec1847ba56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9798a8bd49bf56c6247968ec1847ba56">&#9670;&nbsp;</a></span>DMA_TCD14_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04833">4833</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga37d94f14acca967633fbc56dac680274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37d94f14acca967633fbc56dac680274">&#9670;&nbsp;</a></span>DMA_TCD14_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02474">2474</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga37d94f14acca967633fbc56dac680274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37d94f14acca967633fbc56dac680274">&#9670;&nbsp;</a></span>DMA_TCD14_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04722">4722</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga37d94f14acca967633fbc56dac680274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37d94f14acca967633fbc56dac680274">&#9670;&nbsp;</a></span>DMA_TCD14_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04834">4834</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga15a7687794a55a2cdfbbf2601b9775a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15a7687794a55a2cdfbbf2601b9775a5">&#9670;&nbsp;</a></span>DMA_TCD14_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02469">2469</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga15a7687794a55a2cdfbbf2601b9775a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15a7687794a55a2cdfbbf2601b9775a5">&#9670;&nbsp;</a></span>DMA_TCD14_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04717">4717</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga15a7687794a55a2cdfbbf2601b9775a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15a7687794a55a2cdfbbf2601b9775a5">&#9670;&nbsp;</a></span>DMA_TCD14_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04829">4829</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabb6dadb79352c6af3a1e860d6a010a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb6dadb79352c6af3a1e860d6a010a15">&#9670;&nbsp;</a></span>DMA_TCD14_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02470">2470</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabb6dadb79352c6af3a1e860d6a010a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb6dadb79352c6af3a1e860d6a010a15">&#9670;&nbsp;</a></span>DMA_TCD14_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04718">4718</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabb6dadb79352c6af3a1e860d6a010a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb6dadb79352c6af3a1e860d6a010a15">&#9670;&nbsp;</a></span>DMA_TCD14_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04830">4830</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac1607d5f48957b2d42b1c77f4ffe1ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1607d5f48957b2d42b1c77f4ffe1ed9">&#9670;&nbsp;</a></span>DMA_TCD14_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02472">2472</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac1607d5f48957b2d42b1c77f4ffe1ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1607d5f48957b2d42b1c77f4ffe1ed9">&#9670;&nbsp;</a></span>DMA_TCD14_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04720">4720</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac1607d5f48957b2d42b1c77f4ffe1ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1607d5f48957b2d42b1c77f4ffe1ed9">&#9670;&nbsp;</a></span>DMA_TCD14_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04832">4832</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad1b405904b78f29167e9ca3ec3f67c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b405904b78f29167e9ca3ec3f67c05">&#9670;&nbsp;</a></span>DMA_TCD14_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02467">2467</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad1b405904b78f29167e9ca3ec3f67c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b405904b78f29167e9ca3ec3f67c05">&#9670;&nbsp;</a></span>DMA_TCD14_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04715">4715</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad1b405904b78f29167e9ca3ec3f67c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b405904b78f29167e9ca3ec3f67c05">&#9670;&nbsp;</a></span>DMA_TCD14_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04827">4827</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7a9291c9148fe72fcaa6daf2a8fdd83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9291c9148fe72fcaa6daf2a8fdd83e">&#9670;&nbsp;</a></span>DMA_TCD14_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02471">2471</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7a9291c9148fe72fcaa6daf2a8fdd83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9291c9148fe72fcaa6daf2a8fdd83e">&#9670;&nbsp;</a></span>DMA_TCD14_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04719">4719</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7a9291c9148fe72fcaa6daf2a8fdd83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9291c9148fe72fcaa6daf2a8fdd83e">&#9670;&nbsp;</a></span>DMA_TCD14_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04831">4831</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga65c1a27d4fcad9497503d722426ea346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c1a27d4fcad9497503d722426ea346">&#9670;&nbsp;</a></span>DMA_TCD14_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02468">2468</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga65c1a27d4fcad9497503d722426ea346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c1a27d4fcad9497503d722426ea346">&#9670;&nbsp;</a></span>DMA_TCD14_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04716">4716</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga65c1a27d4fcad9497503d722426ea346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c1a27d4fcad9497503d722426ea346">&#9670;&nbsp;</a></span>DMA_TCD14_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04828">4828</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad159ef0686c8df4b74a7ec03a33daa2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad159ef0686c8df4b74a7ec03a33daa2f">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02463">2463</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad159ef0686c8df4b74a7ec03a33daa2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad159ef0686c8df4b74a7ec03a33daa2f">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04711">4711</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad159ef0686c8df4b74a7ec03a33daa2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad159ef0686c8df4b74a7ec03a33daa2f">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04823">4823</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6fc9c29bae31d5e07932ea7271bd3d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc9c29bae31d5e07932ea7271bd3d02">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02464">2464</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6fc9c29bae31d5e07932ea7271bd3d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc9c29bae31d5e07932ea7271bd3d02">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04712">4712</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6fc9c29bae31d5e07932ea7271bd3d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc9c29bae31d5e07932ea7271bd3d02">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04824">4824</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga47cbe5e87621d4d2b323561413ac05b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47cbe5e87621d4d2b323561413ac05b5">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02465">2465</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga47cbe5e87621d4d2b323561413ac05b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47cbe5e87621d4d2b323561413ac05b5">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04713">4713</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga47cbe5e87621d4d2b323561413ac05b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47cbe5e87621d4d2b323561413ac05b5">&#9670;&nbsp;</a></span>DMA_TCD14_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04825">4825</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3ef5e2430d4e4dab34edc5e8767d0e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef5e2430d4e4dab34edc5e8767d0e46">&#9670;&nbsp;</a></span>DMA_TCD14_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02460">2460</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3ef5e2430d4e4dab34edc5e8767d0e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef5e2430d4e4dab34edc5e8767d0e46">&#9670;&nbsp;</a></span>DMA_TCD14_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04708">4708</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3ef5e2430d4e4dab34edc5e8767d0e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef5e2430d4e4dab34edc5e8767d0e46">&#9670;&nbsp;</a></span>DMA_TCD14_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04820">4820</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacf0b581267dc9a83559b9f89655b6919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf0b581267dc9a83559b9f89655b6919">&#9670;&nbsp;</a></span>DMA_TCD14_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02466">2466</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacf0b581267dc9a83559b9f89655b6919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf0b581267dc9a83559b9f89655b6919">&#9670;&nbsp;</a></span>DMA_TCD14_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04714">4714</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacf0b581267dc9a83559b9f89655b6919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf0b581267dc9a83559b9f89655b6919">&#9670;&nbsp;</a></span>DMA_TCD14_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04826">4826</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaddb2f2f5de001a3b004aa70b37435628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb2f2f5de001a3b004aa70b37435628">&#9670;&nbsp;</a></span>DMA_TCD14_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02461">2461</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaddb2f2f5de001a3b004aa70b37435628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb2f2f5de001a3b004aa70b37435628">&#9670;&nbsp;</a></span>DMA_TCD14_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04709">4709</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaddb2f2f5de001a3b004aa70b37435628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb2f2f5de001a3b004aa70b37435628">&#9670;&nbsp;</a></span>DMA_TCD14_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD14_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04821">4821</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga51d5b5ee407c0a940461edc68f69bea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d5b5ee407c0a940461edc68f69bea3">&#9670;&nbsp;</a></span>DMA_TCD15_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02477">2477</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga51d5b5ee407c0a940461edc68f69bea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d5b5ee407c0a940461edc68f69bea3">&#9670;&nbsp;</a></span>DMA_TCD15_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04725">4725</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga51d5b5ee407c0a940461edc68f69bea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d5b5ee407c0a940461edc68f69bea3">&#9670;&nbsp;</a></span>DMA_TCD15_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04837">4837</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf8dff77e7ddaad31d2a84ccd50a0714b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8dff77e7ddaad31d2a84ccd50a0714b">&#9670;&nbsp;</a></span>DMA_TCD15_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02488">2488</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf8dff77e7ddaad31d2a84ccd50a0714b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8dff77e7ddaad31d2a84ccd50a0714b">&#9670;&nbsp;</a></span>DMA_TCD15_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04736">4736</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf8dff77e7ddaad31d2a84ccd50a0714b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8dff77e7ddaad31d2a84ccd50a0714b">&#9670;&nbsp;</a></span>DMA_TCD15_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04848">4848</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac55c6f49386c76dc2d5705da3b7efb7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac55c6f49386c76dc2d5705da3b7efb7e">&#9670;&nbsp;</a></span>DMA_TCD15_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02489">2489</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac55c6f49386c76dc2d5705da3b7efb7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac55c6f49386c76dc2d5705da3b7efb7e">&#9670;&nbsp;</a></span>DMA_TCD15_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04737">4737</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac55c6f49386c76dc2d5705da3b7efb7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac55c6f49386c76dc2d5705da3b7efb7e">&#9670;&nbsp;</a></span>DMA_TCD15_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04849">4849</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa8ed6e0682627b986b2ed3b7a7ccd157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ed6e0682627b986b2ed3b7a7ccd157">&#9670;&nbsp;</a></span>DMA_TCD15_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02484">2484</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa8ed6e0682627b986b2ed3b7a7ccd157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ed6e0682627b986b2ed3b7a7ccd157">&#9670;&nbsp;</a></span>DMA_TCD15_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04732">4732</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa8ed6e0682627b986b2ed3b7a7ccd157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ed6e0682627b986b2ed3b7a7ccd157">&#9670;&nbsp;</a></span>DMA_TCD15_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04844">4844</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9b6c6be7d544c5d50b83c331307017f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b6c6be7d544c5d50b83c331307017f4">&#9670;&nbsp;</a></span>DMA_TCD15_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02485">2485</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9b6c6be7d544c5d50b83c331307017f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b6c6be7d544c5d50b83c331307017f4">&#9670;&nbsp;</a></span>DMA_TCD15_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04733">4733</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9b6c6be7d544c5d50b83c331307017f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b6c6be7d544c5d50b83c331307017f4">&#9670;&nbsp;</a></span>DMA_TCD15_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04845">4845</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab094c103d137f49a7195ff869b5cade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab094c103d137f49a7195ff869b5cade1">&#9670;&nbsp;</a></span>DMA_TCD15_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02487">2487</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab094c103d137f49a7195ff869b5cade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab094c103d137f49a7195ff869b5cade1">&#9670;&nbsp;</a></span>DMA_TCD15_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04735">4735</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab094c103d137f49a7195ff869b5cade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab094c103d137f49a7195ff869b5cade1">&#9670;&nbsp;</a></span>DMA_TCD15_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04847">4847</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga96883b08084e57c2324a7a945fcc7107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96883b08084e57c2324a7a945fcc7107">&#9670;&nbsp;</a></span>DMA_TCD15_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02482">2482</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga96883b08084e57c2324a7a945fcc7107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96883b08084e57c2324a7a945fcc7107">&#9670;&nbsp;</a></span>DMA_TCD15_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04730">4730</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga96883b08084e57c2324a7a945fcc7107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96883b08084e57c2324a7a945fcc7107">&#9670;&nbsp;</a></span>DMA_TCD15_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04842">4842</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga490c3331e921f78f70ba0faba15987f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490c3331e921f78f70ba0faba15987f1">&#9670;&nbsp;</a></span>DMA_TCD15_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02486">2486</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga490c3331e921f78f70ba0faba15987f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490c3331e921f78f70ba0faba15987f1">&#9670;&nbsp;</a></span>DMA_TCD15_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04734">4734</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga490c3331e921f78f70ba0faba15987f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490c3331e921f78f70ba0faba15987f1">&#9670;&nbsp;</a></span>DMA_TCD15_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04846">4846</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab3f5f71e56f4d63ef32d03ec031b3b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f5f71e56f4d63ef32d03ec031b3b45">&#9670;&nbsp;</a></span>DMA_TCD15_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02483">2483</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab3f5f71e56f4d63ef32d03ec031b3b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f5f71e56f4d63ef32d03ec031b3b45">&#9670;&nbsp;</a></span>DMA_TCD15_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04731">4731</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab3f5f71e56f4d63ef32d03ec031b3b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f5f71e56f4d63ef32d03ec031b3b45">&#9670;&nbsp;</a></span>DMA_TCD15_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04843">4843</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga88b7235ecd3b35d9a897ff174187fc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b7235ecd3b35d9a897ff174187fc8a">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02478">2478</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga88b7235ecd3b35d9a897ff174187fc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b7235ecd3b35d9a897ff174187fc8a">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04726">4726</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga88b7235ecd3b35d9a897ff174187fc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88b7235ecd3b35d9a897ff174187fc8a">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04838">4838</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga60e6538f7c7033e20c33a8a09b5748fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e6538f7c7033e20c33a8a09b5748fe">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02479">2479</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga60e6538f7c7033e20c33a8a09b5748fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e6538f7c7033e20c33a8a09b5748fe">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04727">4727</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga60e6538f7c7033e20c33a8a09b5748fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e6538f7c7033e20c33a8a09b5748fe">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04839">4839</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga95fb2cb3eb8f170bf832c7b018a96ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95fb2cb3eb8f170bf832c7b018a96ec5">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02480">2480</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga95fb2cb3eb8f170bf832c7b018a96ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95fb2cb3eb8f170bf832c7b018a96ec5">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04728">4728</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga95fb2cb3eb8f170bf832c7b018a96ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95fb2cb3eb8f170bf832c7b018a96ec5">&#9670;&nbsp;</a></span>DMA_TCD15_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04840">4840</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6eb79f13370be67b54b5ed1fe461adc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eb79f13370be67b54b5ed1fe461adc6">&#9670;&nbsp;</a></span>DMA_TCD15_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02475">2475</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6eb79f13370be67b54b5ed1fe461adc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eb79f13370be67b54b5ed1fe461adc6">&#9670;&nbsp;</a></span>DMA_TCD15_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04723">4723</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6eb79f13370be67b54b5ed1fe461adc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eb79f13370be67b54b5ed1fe461adc6">&#9670;&nbsp;</a></span>DMA_TCD15_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04835">4835</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab67f5b3eb4380c25b5017ac231f273b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab67f5b3eb4380c25b5017ac231f273b8">&#9670;&nbsp;</a></span>DMA_TCD15_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02481">2481</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab67f5b3eb4380c25b5017ac231f273b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab67f5b3eb4380c25b5017ac231f273b8">&#9670;&nbsp;</a></span>DMA_TCD15_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04729">4729</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab67f5b3eb4380c25b5017ac231f273b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab67f5b3eb4380c25b5017ac231f273b8">&#9670;&nbsp;</a></span>DMA_TCD15_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04841">4841</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa9109e0dee0d1aa8b467ef00c70f2971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9109e0dee0d1aa8b467ef00c70f2971">&#9670;&nbsp;</a></span>DMA_TCD15_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02476">2476</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa9109e0dee0d1aa8b467ef00c70f2971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9109e0dee0d1aa8b467ef00c70f2971">&#9670;&nbsp;</a></span>DMA_TCD15_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04724">4724</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa9109e0dee0d1aa8b467ef00c70f2971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9109e0dee0d1aa8b467ef00c70f2971">&#9670;&nbsp;</a></span>DMA_TCD15_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD15_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04836">4836</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga39a0c29d2a82a8e6bd8f88bb52ab5210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a0c29d2a82a8e6bd8f88bb52ab5210">&#9670;&nbsp;</a></span>DMA_TCD1_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02267">2267</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga39a0c29d2a82a8e6bd8f88bb52ab5210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a0c29d2a82a8e6bd8f88bb52ab5210">&#9670;&nbsp;</a></span>DMA_TCD1_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04515">4515</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga39a0c29d2a82a8e6bd8f88bb52ab5210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a0c29d2a82a8e6bd8f88bb52ab5210">&#9670;&nbsp;</a></span>DMA_TCD1_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04627">4627</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga898031f3c7ec06acd31e0daee2d983d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898031f3c7ec06acd31e0daee2d983d3">&#9670;&nbsp;</a></span>DMA_TCD1_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02278">2278</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga898031f3c7ec06acd31e0daee2d983d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898031f3c7ec06acd31e0daee2d983d3">&#9670;&nbsp;</a></span>DMA_TCD1_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04526">4526</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga898031f3c7ec06acd31e0daee2d983d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga898031f3c7ec06acd31e0daee2d983d3">&#9670;&nbsp;</a></span>DMA_TCD1_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04638">4638</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0484b8606e5656a358ba3a3a1e7f7623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0484b8606e5656a358ba3a3a1e7f7623">&#9670;&nbsp;</a></span>DMA_TCD1_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02279">2279</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0484b8606e5656a358ba3a3a1e7f7623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0484b8606e5656a358ba3a3a1e7f7623">&#9670;&nbsp;</a></span>DMA_TCD1_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04527">4527</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0484b8606e5656a358ba3a3a1e7f7623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0484b8606e5656a358ba3a3a1e7f7623">&#9670;&nbsp;</a></span>DMA_TCD1_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04639">4639</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9e0483f14cbe1f3dbacf9b8047cf810d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e0483f14cbe1f3dbacf9b8047cf810d">&#9670;&nbsp;</a></span>DMA_TCD1_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02274">2274</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9e0483f14cbe1f3dbacf9b8047cf810d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e0483f14cbe1f3dbacf9b8047cf810d">&#9670;&nbsp;</a></span>DMA_TCD1_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04522">4522</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9e0483f14cbe1f3dbacf9b8047cf810d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e0483f14cbe1f3dbacf9b8047cf810d">&#9670;&nbsp;</a></span>DMA_TCD1_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04634">4634</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga93fe722e1649c6b4bc4c6bccecdda99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93fe722e1649c6b4bc4c6bccecdda99f">&#9670;&nbsp;</a></span>DMA_TCD1_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02275">2275</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga93fe722e1649c6b4bc4c6bccecdda99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93fe722e1649c6b4bc4c6bccecdda99f">&#9670;&nbsp;</a></span>DMA_TCD1_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04523">4523</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga93fe722e1649c6b4bc4c6bccecdda99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93fe722e1649c6b4bc4c6bccecdda99f">&#9670;&nbsp;</a></span>DMA_TCD1_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04635">4635</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacad240efa4ab3711d61d1b82c5eedae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad240efa4ab3711d61d1b82c5eedae2">&#9670;&nbsp;</a></span>DMA_TCD1_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02277">2277</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacad240efa4ab3711d61d1b82c5eedae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad240efa4ab3711d61d1b82c5eedae2">&#9670;&nbsp;</a></span>DMA_TCD1_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04525">4525</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacad240efa4ab3711d61d1b82c5eedae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad240efa4ab3711d61d1b82c5eedae2">&#9670;&nbsp;</a></span>DMA_TCD1_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04637">4637</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9de728ad39398928b18756cb20c98d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de728ad39398928b18756cb20c98d18">&#9670;&nbsp;</a></span>DMA_TCD1_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02272">2272</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9de728ad39398928b18756cb20c98d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de728ad39398928b18756cb20c98d18">&#9670;&nbsp;</a></span>DMA_TCD1_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04520">4520</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9de728ad39398928b18756cb20c98d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de728ad39398928b18756cb20c98d18">&#9670;&nbsp;</a></span>DMA_TCD1_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04632">4632</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8e7ae95d1847471177772eff5d38b78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e7ae95d1847471177772eff5d38b78b">&#9670;&nbsp;</a></span>DMA_TCD1_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02276">2276</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8e7ae95d1847471177772eff5d38b78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e7ae95d1847471177772eff5d38b78b">&#9670;&nbsp;</a></span>DMA_TCD1_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04524">4524</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8e7ae95d1847471177772eff5d38b78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e7ae95d1847471177772eff5d38b78b">&#9670;&nbsp;</a></span>DMA_TCD1_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04636">4636</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5357bc3c3f4f2ed192af2623a8599918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5357bc3c3f4f2ed192af2623a8599918">&#9670;&nbsp;</a></span>DMA_TCD1_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02273">2273</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5357bc3c3f4f2ed192af2623a8599918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5357bc3c3f4f2ed192af2623a8599918">&#9670;&nbsp;</a></span>DMA_TCD1_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04521">4521</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5357bc3c3f4f2ed192af2623a8599918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5357bc3c3f4f2ed192af2623a8599918">&#9670;&nbsp;</a></span>DMA_TCD1_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04633">4633</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga815c5f40d67ad04ac54fdb097ba16f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga815c5f40d67ad04ac54fdb097ba16f7f">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02268">2268</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga815c5f40d67ad04ac54fdb097ba16f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga815c5f40d67ad04ac54fdb097ba16f7f">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04516">4516</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga815c5f40d67ad04ac54fdb097ba16f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga815c5f40d67ad04ac54fdb097ba16f7f">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04628">4628</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad6f0e77e436a6181f1de8a5c76f852e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f0e77e436a6181f1de8a5c76f852e4">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02269">2269</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad6f0e77e436a6181f1de8a5c76f852e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f0e77e436a6181f1de8a5c76f852e4">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04517">4517</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad6f0e77e436a6181f1de8a5c76f852e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f0e77e436a6181f1de8a5c76f852e4">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04629">4629</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabca874a7a0dda11149a7ffbc59fd4f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca874a7a0dda11149a7ffbc59fd4f67">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02270">2270</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabca874a7a0dda11149a7ffbc59fd4f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca874a7a0dda11149a7ffbc59fd4f67">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04518">4518</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabca874a7a0dda11149a7ffbc59fd4f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca874a7a0dda11149a7ffbc59fd4f67">&#9670;&nbsp;</a></span>DMA_TCD1_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04630">4630</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga94212bd95654bfd40e69abc92d60ba81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94212bd95654bfd40e69abc92d60ba81">&#9670;&nbsp;</a></span>DMA_TCD1_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02265">2265</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga94212bd95654bfd40e69abc92d60ba81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94212bd95654bfd40e69abc92d60ba81">&#9670;&nbsp;</a></span>DMA_TCD1_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04513">4513</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga94212bd95654bfd40e69abc92d60ba81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94212bd95654bfd40e69abc92d60ba81">&#9670;&nbsp;</a></span>DMA_TCD1_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04625">4625</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac992fd61ac9973b0084946fe63e7ace5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac992fd61ac9973b0084946fe63e7ace5">&#9670;&nbsp;</a></span>DMA_TCD1_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02271">2271</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac992fd61ac9973b0084946fe63e7ace5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac992fd61ac9973b0084946fe63e7ace5">&#9670;&nbsp;</a></span>DMA_TCD1_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04519">4519</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac992fd61ac9973b0084946fe63e7ace5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac992fd61ac9973b0084946fe63e7ace5">&#9670;&nbsp;</a></span>DMA_TCD1_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04631">4631</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2ef23070556cc663eb4b1189fb07e121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ef23070556cc663eb4b1189fb07e121">&#9670;&nbsp;</a></span>DMA_TCD1_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02266">2266</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2ef23070556cc663eb4b1189fb07e121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ef23070556cc663eb4b1189fb07e121">&#9670;&nbsp;</a></span>DMA_TCD1_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04514">4514</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2ef23070556cc663eb4b1189fb07e121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ef23070556cc663eb4b1189fb07e121">&#9670;&nbsp;</a></span>DMA_TCD1_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD1_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04626">4626</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga18a70afba86453e8b5e9c89f22a11412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a70afba86453e8b5e9c89f22a11412">&#9670;&nbsp;</a></span>DMA_TCD2_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02282">2282</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga18a70afba86453e8b5e9c89f22a11412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a70afba86453e8b5e9c89f22a11412">&#9670;&nbsp;</a></span>DMA_TCD2_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04530">4530</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga18a70afba86453e8b5e9c89f22a11412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a70afba86453e8b5e9c89f22a11412">&#9670;&nbsp;</a></span>DMA_TCD2_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04642">4642</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa27b02c8585b159ffc7b78f32c3d7b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27b02c8585b159ffc7b78f32c3d7b2d">&#9670;&nbsp;</a></span>DMA_TCD2_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02293">2293</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa27b02c8585b159ffc7b78f32c3d7b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27b02c8585b159ffc7b78f32c3d7b2d">&#9670;&nbsp;</a></span>DMA_TCD2_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04541">4541</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa27b02c8585b159ffc7b78f32c3d7b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27b02c8585b159ffc7b78f32c3d7b2d">&#9670;&nbsp;</a></span>DMA_TCD2_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04653">4653</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7105375c432e810701dc580bbe2c97f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7105375c432e810701dc580bbe2c97f7">&#9670;&nbsp;</a></span>DMA_TCD2_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02294">2294</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7105375c432e810701dc580bbe2c97f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7105375c432e810701dc580bbe2c97f7">&#9670;&nbsp;</a></span>DMA_TCD2_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04542">4542</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7105375c432e810701dc580bbe2c97f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7105375c432e810701dc580bbe2c97f7">&#9670;&nbsp;</a></span>DMA_TCD2_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04654">4654</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa7002957f90bec11cfb5acbdafd3c3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7002957f90bec11cfb5acbdafd3c3b2">&#9670;&nbsp;</a></span>DMA_TCD2_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02289">2289</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa7002957f90bec11cfb5acbdafd3c3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7002957f90bec11cfb5acbdafd3c3b2">&#9670;&nbsp;</a></span>DMA_TCD2_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04537">4537</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa7002957f90bec11cfb5acbdafd3c3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7002957f90bec11cfb5acbdafd3c3b2">&#9670;&nbsp;</a></span>DMA_TCD2_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04649">4649</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga63cb3dda75d3169276a55872ec2ac0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63cb3dda75d3169276a55872ec2ac0a3">&#9670;&nbsp;</a></span>DMA_TCD2_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02290">2290</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga63cb3dda75d3169276a55872ec2ac0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63cb3dda75d3169276a55872ec2ac0a3">&#9670;&nbsp;</a></span>DMA_TCD2_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04538">4538</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga63cb3dda75d3169276a55872ec2ac0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63cb3dda75d3169276a55872ec2ac0a3">&#9670;&nbsp;</a></span>DMA_TCD2_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04650">4650</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga868475048617575cf190c20189c586ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga868475048617575cf190c20189c586ee">&#9670;&nbsp;</a></span>DMA_TCD2_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02292">2292</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga868475048617575cf190c20189c586ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga868475048617575cf190c20189c586ee">&#9670;&nbsp;</a></span>DMA_TCD2_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04540">4540</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga868475048617575cf190c20189c586ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga868475048617575cf190c20189c586ee">&#9670;&nbsp;</a></span>DMA_TCD2_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04652">4652</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2c9b29c3d17e214a72000e9c5920978f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c9b29c3d17e214a72000e9c5920978f">&#9670;&nbsp;</a></span>DMA_TCD2_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02287">2287</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2c9b29c3d17e214a72000e9c5920978f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c9b29c3d17e214a72000e9c5920978f">&#9670;&nbsp;</a></span>DMA_TCD2_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04535">4535</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2c9b29c3d17e214a72000e9c5920978f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c9b29c3d17e214a72000e9c5920978f">&#9670;&nbsp;</a></span>DMA_TCD2_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04647">4647</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga03556e18fbd384f9629fc80815c370ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03556e18fbd384f9629fc80815c370ac">&#9670;&nbsp;</a></span>DMA_TCD2_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02291">2291</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga03556e18fbd384f9629fc80815c370ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03556e18fbd384f9629fc80815c370ac">&#9670;&nbsp;</a></span>DMA_TCD2_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04539">4539</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga03556e18fbd384f9629fc80815c370ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03556e18fbd384f9629fc80815c370ac">&#9670;&nbsp;</a></span>DMA_TCD2_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04651">4651</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e">&#9670;&nbsp;</a></span>DMA_TCD2_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02288">2288</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e">&#9670;&nbsp;</a></span>DMA_TCD2_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04536">4536</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e">&#9670;&nbsp;</a></span>DMA_TCD2_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04648">4648</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa7eefc1531e30e8f88f39e91f8468244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7eefc1531e30e8f88f39e91f8468244">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02283">2283</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa7eefc1531e30e8f88f39e91f8468244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7eefc1531e30e8f88f39e91f8468244">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04531">4531</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa7eefc1531e30e8f88f39e91f8468244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7eefc1531e30e8f88f39e91f8468244">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04643">4643</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9a66b7923ef33c03d078edaf888dbe50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a66b7923ef33c03d078edaf888dbe50">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02284">2284</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9a66b7923ef33c03d078edaf888dbe50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a66b7923ef33c03d078edaf888dbe50">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04532">4532</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9a66b7923ef33c03d078edaf888dbe50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a66b7923ef33c03d078edaf888dbe50">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04644">4644</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae2118daf31ada0b80777846e3a4392d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2118daf31ada0b80777846e3a4392d4">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02285">2285</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae2118daf31ada0b80777846e3a4392d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2118daf31ada0b80777846e3a4392d4">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04533">4533</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae2118daf31ada0b80777846e3a4392d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2118daf31ada0b80777846e3a4392d4">&#9670;&nbsp;</a></span>DMA_TCD2_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04645">4645</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad1ffbc1cb0292663f36900d4e1c25580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ffbc1cb0292663f36900d4e1c25580">&#9670;&nbsp;</a></span>DMA_TCD2_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02280">2280</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad1ffbc1cb0292663f36900d4e1c25580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ffbc1cb0292663f36900d4e1c25580">&#9670;&nbsp;</a></span>DMA_TCD2_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04528">4528</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad1ffbc1cb0292663f36900d4e1c25580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ffbc1cb0292663f36900d4e1c25580">&#9670;&nbsp;</a></span>DMA_TCD2_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04640">4640</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa05cc6cdf9d615cc8fdcaae8878e71c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa05cc6cdf9d615cc8fdcaae8878e71c2">&#9670;&nbsp;</a></span>DMA_TCD2_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02286">2286</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa05cc6cdf9d615cc8fdcaae8878e71c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa05cc6cdf9d615cc8fdcaae8878e71c2">&#9670;&nbsp;</a></span>DMA_TCD2_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04534">4534</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa05cc6cdf9d615cc8fdcaae8878e71c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa05cc6cdf9d615cc8fdcaae8878e71c2">&#9670;&nbsp;</a></span>DMA_TCD2_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04646">4646</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga778e50197a65e123a80815d1870b42b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778e50197a65e123a80815d1870b42b0">&#9670;&nbsp;</a></span>DMA_TCD2_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02281">2281</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga778e50197a65e123a80815d1870b42b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778e50197a65e123a80815d1870b42b0">&#9670;&nbsp;</a></span>DMA_TCD2_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04529">4529</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga778e50197a65e123a80815d1870b42b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778e50197a65e123a80815d1870b42b0">&#9670;&nbsp;</a></span>DMA_TCD2_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD2_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04641">4641</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2782d5194fea9642ce17125a8c1b8e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2782d5194fea9642ce17125a8c1b8e67">&#9670;&nbsp;</a></span>DMA_TCD3_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02297">2297</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2782d5194fea9642ce17125a8c1b8e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2782d5194fea9642ce17125a8c1b8e67">&#9670;&nbsp;</a></span>DMA_TCD3_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04545">4545</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2782d5194fea9642ce17125a8c1b8e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2782d5194fea9642ce17125a8c1b8e67">&#9670;&nbsp;</a></span>DMA_TCD3_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04657">4657</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3b8e5cd5463badcff9d9de63e01ba131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8e5cd5463badcff9d9de63e01ba131">&#9670;&nbsp;</a></span>DMA_TCD3_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02308">2308</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3b8e5cd5463badcff9d9de63e01ba131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8e5cd5463badcff9d9de63e01ba131">&#9670;&nbsp;</a></span>DMA_TCD3_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04556">4556</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3b8e5cd5463badcff9d9de63e01ba131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8e5cd5463badcff9d9de63e01ba131">&#9670;&nbsp;</a></span>DMA_TCD3_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04668">4668</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga78fb2452c2df35600818d0dc072bb308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78fb2452c2df35600818d0dc072bb308">&#9670;&nbsp;</a></span>DMA_TCD3_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02309">2309</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga78fb2452c2df35600818d0dc072bb308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78fb2452c2df35600818d0dc072bb308">&#9670;&nbsp;</a></span>DMA_TCD3_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04557">4557</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga78fb2452c2df35600818d0dc072bb308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78fb2452c2df35600818d0dc072bb308">&#9670;&nbsp;</a></span>DMA_TCD3_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04669">4669</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac7f6258ced19b6d5b2589bb46ab8014d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7f6258ced19b6d5b2589bb46ab8014d">&#9670;&nbsp;</a></span>DMA_TCD3_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02304">2304</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac7f6258ced19b6d5b2589bb46ab8014d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7f6258ced19b6d5b2589bb46ab8014d">&#9670;&nbsp;</a></span>DMA_TCD3_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04552">4552</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac7f6258ced19b6d5b2589bb46ab8014d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7f6258ced19b6d5b2589bb46ab8014d">&#9670;&nbsp;</a></span>DMA_TCD3_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04664">4664</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4a8907e1cd9237bc52b3f58c16389781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8907e1cd9237bc52b3f58c16389781">&#9670;&nbsp;</a></span>DMA_TCD3_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02305">2305</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4a8907e1cd9237bc52b3f58c16389781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8907e1cd9237bc52b3f58c16389781">&#9670;&nbsp;</a></span>DMA_TCD3_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04553">4553</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4a8907e1cd9237bc52b3f58c16389781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8907e1cd9237bc52b3f58c16389781">&#9670;&nbsp;</a></span>DMA_TCD3_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04665">4665</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4cd4b37d23c6c4cd59c8e75abc49a620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cd4b37d23c6c4cd59c8e75abc49a620">&#9670;&nbsp;</a></span>DMA_TCD3_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02307">2307</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4cd4b37d23c6c4cd59c8e75abc49a620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cd4b37d23c6c4cd59c8e75abc49a620">&#9670;&nbsp;</a></span>DMA_TCD3_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04555">4555</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4cd4b37d23c6c4cd59c8e75abc49a620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cd4b37d23c6c4cd59c8e75abc49a620">&#9670;&nbsp;</a></span>DMA_TCD3_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04667">4667</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga00d0aa21f0dc3f9be0643931ee4af148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d0aa21f0dc3f9be0643931ee4af148">&#9670;&nbsp;</a></span>DMA_TCD3_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02302">2302</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga00d0aa21f0dc3f9be0643931ee4af148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d0aa21f0dc3f9be0643931ee4af148">&#9670;&nbsp;</a></span>DMA_TCD3_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04550">4550</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga00d0aa21f0dc3f9be0643931ee4af148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d0aa21f0dc3f9be0643931ee4af148">&#9670;&nbsp;</a></span>DMA_TCD3_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04662">4662</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5a4b16e69f639dffe7081c7e8b083cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a4b16e69f639dffe7081c7e8b083cbe">&#9670;&nbsp;</a></span>DMA_TCD3_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02306">2306</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5a4b16e69f639dffe7081c7e8b083cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a4b16e69f639dffe7081c7e8b083cbe">&#9670;&nbsp;</a></span>DMA_TCD3_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04554">4554</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5a4b16e69f639dffe7081c7e8b083cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a4b16e69f639dffe7081c7e8b083cbe">&#9670;&nbsp;</a></span>DMA_TCD3_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04666">4666</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga20dd71cc6246dba8d54263a5244d8462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20dd71cc6246dba8d54263a5244d8462">&#9670;&nbsp;</a></span>DMA_TCD3_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02303">2303</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga20dd71cc6246dba8d54263a5244d8462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20dd71cc6246dba8d54263a5244d8462">&#9670;&nbsp;</a></span>DMA_TCD3_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04551">4551</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga20dd71cc6246dba8d54263a5244d8462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20dd71cc6246dba8d54263a5244d8462">&#9670;&nbsp;</a></span>DMA_TCD3_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04663">4663</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga19846e750847e4f60b1e73fed4224075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19846e750847e4f60b1e73fed4224075">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02298">2298</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga19846e750847e4f60b1e73fed4224075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19846e750847e4f60b1e73fed4224075">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04546">4546</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga19846e750847e4f60b1e73fed4224075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19846e750847e4f60b1e73fed4224075">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04658">4658</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga15bc0c9aad4d4aad6febd15eb31cc834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bc0c9aad4d4aad6febd15eb31cc834">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02299">2299</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga15bc0c9aad4d4aad6febd15eb31cc834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bc0c9aad4d4aad6febd15eb31cc834">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04547">4547</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga15bc0c9aad4d4aad6febd15eb31cc834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bc0c9aad4d4aad6febd15eb31cc834">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04659">4659</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab3dd0db34f893d8115cc7bf6f0bd5a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3dd0db34f893d8115cc7bf6f0bd5a07">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02300">2300</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab3dd0db34f893d8115cc7bf6f0bd5a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3dd0db34f893d8115cc7bf6f0bd5a07">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04548">4548</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab3dd0db34f893d8115cc7bf6f0bd5a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3dd0db34f893d8115cc7bf6f0bd5a07">&#9670;&nbsp;</a></span>DMA_TCD3_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04660">4660</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae015b1c8ea3e04489c82a43512f27ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae015b1c8ea3e04489c82a43512f27ab1">&#9670;&nbsp;</a></span>DMA_TCD3_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02295">2295</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae015b1c8ea3e04489c82a43512f27ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae015b1c8ea3e04489c82a43512f27ab1">&#9670;&nbsp;</a></span>DMA_TCD3_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04543">4543</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae015b1c8ea3e04489c82a43512f27ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae015b1c8ea3e04489c82a43512f27ab1">&#9670;&nbsp;</a></span>DMA_TCD3_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04655">4655</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae3a5b45233b7f24c770759413cbbb8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a5b45233b7f24c770759413cbbb8bd">&#9670;&nbsp;</a></span>DMA_TCD3_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02301">2301</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae3a5b45233b7f24c770759413cbbb8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a5b45233b7f24c770759413cbbb8bd">&#9670;&nbsp;</a></span>DMA_TCD3_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04549">4549</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae3a5b45233b7f24c770759413cbbb8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3a5b45233b7f24c770759413cbbb8bd">&#9670;&nbsp;</a></span>DMA_TCD3_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04661">4661</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga15058eb1943489c3a2f36308d61fd628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15058eb1943489c3a2f36308d61fd628">&#9670;&nbsp;</a></span>DMA_TCD3_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02296">2296</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga15058eb1943489c3a2f36308d61fd628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15058eb1943489c3a2f36308d61fd628">&#9670;&nbsp;</a></span>DMA_TCD3_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04544">4544</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga15058eb1943489c3a2f36308d61fd628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15058eb1943489c3a2f36308d61fd628">&#9670;&nbsp;</a></span>DMA_TCD3_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD3_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04656">4656</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gafd8951a9fcbce81a5a61e455663f75b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8951a9fcbce81a5a61e455663f75b6">&#9670;&nbsp;</a></span>DMA_TCD4_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02312">2312</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gafd8951a9fcbce81a5a61e455663f75b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8951a9fcbce81a5a61e455663f75b6">&#9670;&nbsp;</a></span>DMA_TCD4_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04560">4560</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gafd8951a9fcbce81a5a61e455663f75b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8951a9fcbce81a5a61e455663f75b6">&#9670;&nbsp;</a></span>DMA_TCD4_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04672">4672</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga026a693d34bf8ae3c371c5f4ce25e073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga026a693d34bf8ae3c371c5f4ce25e073">&#9670;&nbsp;</a></span>DMA_TCD4_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02323">2323</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga026a693d34bf8ae3c371c5f4ce25e073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga026a693d34bf8ae3c371c5f4ce25e073">&#9670;&nbsp;</a></span>DMA_TCD4_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04571">4571</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga026a693d34bf8ae3c371c5f4ce25e073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga026a693d34bf8ae3c371c5f4ce25e073">&#9670;&nbsp;</a></span>DMA_TCD4_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04683">4683</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac0e84c3dc53946dfd4bcd461b1620963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0e84c3dc53946dfd4bcd461b1620963">&#9670;&nbsp;</a></span>DMA_TCD4_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02324">2324</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac0e84c3dc53946dfd4bcd461b1620963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0e84c3dc53946dfd4bcd461b1620963">&#9670;&nbsp;</a></span>DMA_TCD4_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04572">4572</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac0e84c3dc53946dfd4bcd461b1620963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0e84c3dc53946dfd4bcd461b1620963">&#9670;&nbsp;</a></span>DMA_TCD4_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04684">4684</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga11418abcfba691b0c95b6996829e4398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11418abcfba691b0c95b6996829e4398">&#9670;&nbsp;</a></span>DMA_TCD4_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02319">2319</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga11418abcfba691b0c95b6996829e4398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11418abcfba691b0c95b6996829e4398">&#9670;&nbsp;</a></span>DMA_TCD4_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04567">4567</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga11418abcfba691b0c95b6996829e4398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11418abcfba691b0c95b6996829e4398">&#9670;&nbsp;</a></span>DMA_TCD4_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04679">4679</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5f9ae40aad0685169fe662966b2093e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f9ae40aad0685169fe662966b2093e7">&#9670;&nbsp;</a></span>DMA_TCD4_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02320">2320</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5f9ae40aad0685169fe662966b2093e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f9ae40aad0685169fe662966b2093e7">&#9670;&nbsp;</a></span>DMA_TCD4_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04568">4568</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5f9ae40aad0685169fe662966b2093e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f9ae40aad0685169fe662966b2093e7">&#9670;&nbsp;</a></span>DMA_TCD4_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04680">4680</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2a4c75adfdd4fccd9a457a92aab5ebb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a4c75adfdd4fccd9a457a92aab5ebb3">&#9670;&nbsp;</a></span>DMA_TCD4_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02322">2322</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2a4c75adfdd4fccd9a457a92aab5ebb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a4c75adfdd4fccd9a457a92aab5ebb3">&#9670;&nbsp;</a></span>DMA_TCD4_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04570">4570</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2a4c75adfdd4fccd9a457a92aab5ebb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a4c75adfdd4fccd9a457a92aab5ebb3">&#9670;&nbsp;</a></span>DMA_TCD4_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04682">4682</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad344471a51f038a6669dbb0d31f8406c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad344471a51f038a6669dbb0d31f8406c">&#9670;&nbsp;</a></span>DMA_TCD4_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02317">2317</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad344471a51f038a6669dbb0d31f8406c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad344471a51f038a6669dbb0d31f8406c">&#9670;&nbsp;</a></span>DMA_TCD4_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04565">4565</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad344471a51f038a6669dbb0d31f8406c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad344471a51f038a6669dbb0d31f8406c">&#9670;&nbsp;</a></span>DMA_TCD4_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04677">4677</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga087e361e7331f84abef82e41a3c6961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga087e361e7331f84abef82e41a3c6961f">&#9670;&nbsp;</a></span>DMA_TCD4_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02321">2321</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga087e361e7331f84abef82e41a3c6961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga087e361e7331f84abef82e41a3c6961f">&#9670;&nbsp;</a></span>DMA_TCD4_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04569">4569</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga087e361e7331f84abef82e41a3c6961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga087e361e7331f84abef82e41a3c6961f">&#9670;&nbsp;</a></span>DMA_TCD4_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04681">4681</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gace552f45c71998efe2fe0ae26939f548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace552f45c71998efe2fe0ae26939f548">&#9670;&nbsp;</a></span>DMA_TCD4_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02318">2318</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gace552f45c71998efe2fe0ae26939f548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace552f45c71998efe2fe0ae26939f548">&#9670;&nbsp;</a></span>DMA_TCD4_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04566">4566</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gace552f45c71998efe2fe0ae26939f548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace552f45c71998efe2fe0ae26939f548">&#9670;&nbsp;</a></span>DMA_TCD4_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04678">4678</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga15f1f1198c82e029336d290baffd758a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f1f1198c82e029336d290baffd758a">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02313">2313</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga15f1f1198c82e029336d290baffd758a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f1f1198c82e029336d290baffd758a">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04561">4561</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga15f1f1198c82e029336d290baffd758a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15f1f1198c82e029336d290baffd758a">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04673">4673</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6366797b418a1074278f15243b4ef66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6366797b418a1074278f15243b4ef66c">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02314">2314</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6366797b418a1074278f15243b4ef66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6366797b418a1074278f15243b4ef66c">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04562">4562</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6366797b418a1074278f15243b4ef66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6366797b418a1074278f15243b4ef66c">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04674">4674</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf819508a4a70a0d564efc5f86e92ce3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf819508a4a70a0d564efc5f86e92ce3e">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02315">2315</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf819508a4a70a0d564efc5f86e92ce3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf819508a4a70a0d564efc5f86e92ce3e">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04563">4563</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf819508a4a70a0d564efc5f86e92ce3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf819508a4a70a0d564efc5f86e92ce3e">&#9670;&nbsp;</a></span>DMA_TCD4_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04675">4675</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6cc7248c1aac9b222666d2527404eb72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc7248c1aac9b222666d2527404eb72">&#9670;&nbsp;</a></span>DMA_TCD4_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02310">2310</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6cc7248c1aac9b222666d2527404eb72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc7248c1aac9b222666d2527404eb72">&#9670;&nbsp;</a></span>DMA_TCD4_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04558">4558</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6cc7248c1aac9b222666d2527404eb72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc7248c1aac9b222666d2527404eb72">&#9670;&nbsp;</a></span>DMA_TCD4_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04670">4670</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac9552b10b44987816c32f2122c2f6dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9552b10b44987816c32f2122c2f6dc7">&#9670;&nbsp;</a></span>DMA_TCD4_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02316">2316</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac9552b10b44987816c32f2122c2f6dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9552b10b44987816c32f2122c2f6dc7">&#9670;&nbsp;</a></span>DMA_TCD4_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04564">4564</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac9552b10b44987816c32f2122c2f6dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9552b10b44987816c32f2122c2f6dc7">&#9670;&nbsp;</a></span>DMA_TCD4_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04676">4676</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac5daecfc1646478ddba0208c44bd95de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5daecfc1646478ddba0208c44bd95de">&#9670;&nbsp;</a></span>DMA_TCD4_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02311">2311</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac5daecfc1646478ddba0208c44bd95de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5daecfc1646478ddba0208c44bd95de">&#9670;&nbsp;</a></span>DMA_TCD4_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04559">4559</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac5daecfc1646478ddba0208c44bd95de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5daecfc1646478ddba0208c44bd95de">&#9670;&nbsp;</a></span>DMA_TCD4_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD4_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04671">4671</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga731feb22fa7733ad23173ed440d37836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731feb22fa7733ad23173ed440d37836">&#9670;&nbsp;</a></span>DMA_TCD5_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02327">2327</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga731feb22fa7733ad23173ed440d37836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731feb22fa7733ad23173ed440d37836">&#9670;&nbsp;</a></span>DMA_TCD5_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04575">4575</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga731feb22fa7733ad23173ed440d37836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731feb22fa7733ad23173ed440d37836">&#9670;&nbsp;</a></span>DMA_TCD5_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04687">4687</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga16a45975974259d9c0822a80fc4235b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a45975974259d9c0822a80fc4235b5">&#9670;&nbsp;</a></span>DMA_TCD5_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02338">2338</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga16a45975974259d9c0822a80fc4235b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a45975974259d9c0822a80fc4235b5">&#9670;&nbsp;</a></span>DMA_TCD5_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04586">4586</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga16a45975974259d9c0822a80fc4235b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a45975974259d9c0822a80fc4235b5">&#9670;&nbsp;</a></span>DMA_TCD5_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04698">4698</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga07c9d47975d63acab5c79b21b8fa0631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c9d47975d63acab5c79b21b8fa0631">&#9670;&nbsp;</a></span>DMA_TCD5_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02339">2339</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga07c9d47975d63acab5c79b21b8fa0631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c9d47975d63acab5c79b21b8fa0631">&#9670;&nbsp;</a></span>DMA_TCD5_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04587">4587</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga07c9d47975d63acab5c79b21b8fa0631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07c9d47975d63acab5c79b21b8fa0631">&#9670;&nbsp;</a></span>DMA_TCD5_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04699">4699</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9">&#9670;&nbsp;</a></span>DMA_TCD5_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02334">2334</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9">&#9670;&nbsp;</a></span>DMA_TCD5_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04582">4582</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9">&#9670;&nbsp;</a></span>DMA_TCD5_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04694">4694</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga893ee9571766a4deef0040cc52f0f353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga893ee9571766a4deef0040cc52f0f353">&#9670;&nbsp;</a></span>DMA_TCD5_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02335">2335</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga893ee9571766a4deef0040cc52f0f353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga893ee9571766a4deef0040cc52f0f353">&#9670;&nbsp;</a></span>DMA_TCD5_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04583">4583</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga893ee9571766a4deef0040cc52f0f353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga893ee9571766a4deef0040cc52f0f353">&#9670;&nbsp;</a></span>DMA_TCD5_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04695">4695</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga21f0f7acf8241ec5707391950832b8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f0f7acf8241ec5707391950832b8bf">&#9670;&nbsp;</a></span>DMA_TCD5_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02337">2337</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga21f0f7acf8241ec5707391950832b8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f0f7acf8241ec5707391950832b8bf">&#9670;&nbsp;</a></span>DMA_TCD5_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04585">4585</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga21f0f7acf8241ec5707391950832b8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f0f7acf8241ec5707391950832b8bf">&#9670;&nbsp;</a></span>DMA_TCD5_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04697">4697</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf9396476f6de4566cf2caef66b2e6b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9396476f6de4566cf2caef66b2e6b56">&#9670;&nbsp;</a></span>DMA_TCD5_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02332">2332</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf9396476f6de4566cf2caef66b2e6b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9396476f6de4566cf2caef66b2e6b56">&#9670;&nbsp;</a></span>DMA_TCD5_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04580">4580</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf9396476f6de4566cf2caef66b2e6b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9396476f6de4566cf2caef66b2e6b56">&#9670;&nbsp;</a></span>DMA_TCD5_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04692">4692</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga48b181f26b13735d9b3d366f746b0995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48b181f26b13735d9b3d366f746b0995">&#9670;&nbsp;</a></span>DMA_TCD5_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02336">2336</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga48b181f26b13735d9b3d366f746b0995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48b181f26b13735d9b3d366f746b0995">&#9670;&nbsp;</a></span>DMA_TCD5_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04584">4584</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga48b181f26b13735d9b3d366f746b0995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48b181f26b13735d9b3d366f746b0995">&#9670;&nbsp;</a></span>DMA_TCD5_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04696">4696</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaed65b973d5ac8e9dbb0bf825058f6b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed65b973d5ac8e9dbb0bf825058f6b80">&#9670;&nbsp;</a></span>DMA_TCD5_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02333">2333</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaed65b973d5ac8e9dbb0bf825058f6b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed65b973d5ac8e9dbb0bf825058f6b80">&#9670;&nbsp;</a></span>DMA_TCD5_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04581">4581</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaed65b973d5ac8e9dbb0bf825058f6b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed65b973d5ac8e9dbb0bf825058f6b80">&#9670;&nbsp;</a></span>DMA_TCD5_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04693">4693</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac5b5c66904988988e6cadca4fb8428f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b5c66904988988e6cadca4fb8428f2">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02328">2328</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac5b5c66904988988e6cadca4fb8428f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b5c66904988988e6cadca4fb8428f2">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04576">4576</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac5b5c66904988988e6cadca4fb8428f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b5c66904988988e6cadca4fb8428f2">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04688">4688</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8751f24b9f2e3d213a219e5b42f9e642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8751f24b9f2e3d213a219e5b42f9e642">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02329">2329</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8751f24b9f2e3d213a219e5b42f9e642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8751f24b9f2e3d213a219e5b42f9e642">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04577">4577</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8751f24b9f2e3d213a219e5b42f9e642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8751f24b9f2e3d213a219e5b42f9e642">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04689">4689</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2c2dc1bbc567fb9b81593ca3e926089b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2dc1bbc567fb9b81593ca3e926089b">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02330">2330</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2c2dc1bbc567fb9b81593ca3e926089b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2dc1bbc567fb9b81593ca3e926089b">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04578">4578</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2c2dc1bbc567fb9b81593ca3e926089b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2dc1bbc567fb9b81593ca3e926089b">&#9670;&nbsp;</a></span>DMA_TCD5_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04690">4690</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga32c1585febc1f3f13c83d52b7a48d57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32c1585febc1f3f13c83d52b7a48d57e">&#9670;&nbsp;</a></span>DMA_TCD5_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02325">2325</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga32c1585febc1f3f13c83d52b7a48d57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32c1585febc1f3f13c83d52b7a48d57e">&#9670;&nbsp;</a></span>DMA_TCD5_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04573">4573</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga32c1585febc1f3f13c83d52b7a48d57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32c1585febc1f3f13c83d52b7a48d57e">&#9670;&nbsp;</a></span>DMA_TCD5_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04685">4685</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6300280a7a20a56a96584820c6942421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6300280a7a20a56a96584820c6942421">&#9670;&nbsp;</a></span>DMA_TCD5_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02331">2331</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6300280a7a20a56a96584820c6942421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6300280a7a20a56a96584820c6942421">&#9670;&nbsp;</a></span>DMA_TCD5_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04579">4579</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6300280a7a20a56a96584820c6942421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6300280a7a20a56a96584820c6942421">&#9670;&nbsp;</a></span>DMA_TCD5_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04691">4691</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga299ca77e3ea01fa9a38285be053705e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299ca77e3ea01fa9a38285be053705e0">&#9670;&nbsp;</a></span>DMA_TCD5_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02326">2326</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga299ca77e3ea01fa9a38285be053705e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299ca77e3ea01fa9a38285be053705e0">&#9670;&nbsp;</a></span>DMA_TCD5_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04574">4574</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga299ca77e3ea01fa9a38285be053705e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299ca77e3ea01fa9a38285be053705e0">&#9670;&nbsp;</a></span>DMA_TCD5_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD5_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04686">4686</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0bce2367a1fe49658e389384bede7937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bce2367a1fe49658e389384bede7937">&#9670;&nbsp;</a></span>DMA_TCD6_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02342">2342</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0bce2367a1fe49658e389384bede7937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bce2367a1fe49658e389384bede7937">&#9670;&nbsp;</a></span>DMA_TCD6_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04590">4590</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0bce2367a1fe49658e389384bede7937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bce2367a1fe49658e389384bede7937">&#9670;&nbsp;</a></span>DMA_TCD6_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04702">4702</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga48649fc22420475f667d80c10c46ed68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48649fc22420475f667d80c10c46ed68">&#9670;&nbsp;</a></span>DMA_TCD6_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02353">2353</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga48649fc22420475f667d80c10c46ed68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48649fc22420475f667d80c10c46ed68">&#9670;&nbsp;</a></span>DMA_TCD6_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04601">4601</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga48649fc22420475f667d80c10c46ed68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48649fc22420475f667d80c10c46ed68">&#9670;&nbsp;</a></span>DMA_TCD6_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04713">4713</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6fb4f9b6a33d34236f2d0dbaabbe44b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb4f9b6a33d34236f2d0dbaabbe44b1">&#9670;&nbsp;</a></span>DMA_TCD6_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02354">2354</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6fb4f9b6a33d34236f2d0dbaabbe44b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb4f9b6a33d34236f2d0dbaabbe44b1">&#9670;&nbsp;</a></span>DMA_TCD6_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04602">4602</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6fb4f9b6a33d34236f2d0dbaabbe44b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb4f9b6a33d34236f2d0dbaabbe44b1">&#9670;&nbsp;</a></span>DMA_TCD6_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04714">4714</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae0ec616b075a507b1d33d7783bd9e5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ec616b075a507b1d33d7783bd9e5a1">&#9670;&nbsp;</a></span>DMA_TCD6_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02349">2349</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae0ec616b075a507b1d33d7783bd9e5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ec616b075a507b1d33d7783bd9e5a1">&#9670;&nbsp;</a></span>DMA_TCD6_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04597">4597</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae0ec616b075a507b1d33d7783bd9e5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ec616b075a507b1d33d7783bd9e5a1">&#9670;&nbsp;</a></span>DMA_TCD6_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04709">4709</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3e433ef28a7aafd62a976c1537b586a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e433ef28a7aafd62a976c1537b586a1">&#9670;&nbsp;</a></span>DMA_TCD6_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02350">2350</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3e433ef28a7aafd62a976c1537b586a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e433ef28a7aafd62a976c1537b586a1">&#9670;&nbsp;</a></span>DMA_TCD6_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04598">4598</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3e433ef28a7aafd62a976c1537b586a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e433ef28a7aafd62a976c1537b586a1">&#9670;&nbsp;</a></span>DMA_TCD6_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04710">4710</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaafd4e9ae86d78c4a625a97dbf5871935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafd4e9ae86d78c4a625a97dbf5871935">&#9670;&nbsp;</a></span>DMA_TCD6_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02352">2352</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaafd4e9ae86d78c4a625a97dbf5871935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafd4e9ae86d78c4a625a97dbf5871935">&#9670;&nbsp;</a></span>DMA_TCD6_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04600">4600</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaafd4e9ae86d78c4a625a97dbf5871935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafd4e9ae86d78c4a625a97dbf5871935">&#9670;&nbsp;</a></span>DMA_TCD6_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04712">4712</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga48867e3ab689be488624b105f0096275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48867e3ab689be488624b105f0096275">&#9670;&nbsp;</a></span>DMA_TCD6_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02347">2347</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga48867e3ab689be488624b105f0096275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48867e3ab689be488624b105f0096275">&#9670;&nbsp;</a></span>DMA_TCD6_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04595">4595</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga48867e3ab689be488624b105f0096275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48867e3ab689be488624b105f0096275">&#9670;&nbsp;</a></span>DMA_TCD6_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04707">4707</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga462831fecef10ad2b3be07101cc4a0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga462831fecef10ad2b3be07101cc4a0cb">&#9670;&nbsp;</a></span>DMA_TCD6_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02351">2351</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga462831fecef10ad2b3be07101cc4a0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga462831fecef10ad2b3be07101cc4a0cb">&#9670;&nbsp;</a></span>DMA_TCD6_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04599">4599</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga462831fecef10ad2b3be07101cc4a0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga462831fecef10ad2b3be07101cc4a0cb">&#9670;&nbsp;</a></span>DMA_TCD6_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04711">4711</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4e5f76022fb322b6ad46f22afc87d44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e5f76022fb322b6ad46f22afc87d44c">&#9670;&nbsp;</a></span>DMA_TCD6_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02348">2348</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4e5f76022fb322b6ad46f22afc87d44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e5f76022fb322b6ad46f22afc87d44c">&#9670;&nbsp;</a></span>DMA_TCD6_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04596">4596</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4e5f76022fb322b6ad46f22afc87d44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e5f76022fb322b6ad46f22afc87d44c">&#9670;&nbsp;</a></span>DMA_TCD6_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04708">4708</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5df3e27b1d307f3799a0518af5e77b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5df3e27b1d307f3799a0518af5e77b5d">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02343">2343</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5df3e27b1d307f3799a0518af5e77b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5df3e27b1d307f3799a0518af5e77b5d">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04591">4591</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5df3e27b1d307f3799a0518af5e77b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5df3e27b1d307f3799a0518af5e77b5d">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04703">4703</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga665fe503506ca6d695a7b3520579678f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665fe503506ca6d695a7b3520579678f">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02344">2344</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga665fe503506ca6d695a7b3520579678f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665fe503506ca6d695a7b3520579678f">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04592">4592</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga665fe503506ca6d695a7b3520579678f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga665fe503506ca6d695a7b3520579678f">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04704">4704</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga18f055c822e10a2c8cfdcddd8bdc61bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18f055c822e10a2c8cfdcddd8bdc61bc">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02345">2345</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga18f055c822e10a2c8cfdcddd8bdc61bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18f055c822e10a2c8cfdcddd8bdc61bc">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04593">4593</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga18f055c822e10a2c8cfdcddd8bdc61bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18f055c822e10a2c8cfdcddd8bdc61bc">&#9670;&nbsp;</a></span>DMA_TCD6_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04705">4705</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0f41c78fcfe67fb12a25ecf7df8f9127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f41c78fcfe67fb12a25ecf7df8f9127">&#9670;&nbsp;</a></span>DMA_TCD6_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02340">2340</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0f41c78fcfe67fb12a25ecf7df8f9127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f41c78fcfe67fb12a25ecf7df8f9127">&#9670;&nbsp;</a></span>DMA_TCD6_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04588">4588</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0f41c78fcfe67fb12a25ecf7df8f9127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f41c78fcfe67fb12a25ecf7df8f9127">&#9670;&nbsp;</a></span>DMA_TCD6_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04700">4700</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga672ec28af0a73ea4d68fd67e1c00c2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga672ec28af0a73ea4d68fd67e1c00c2cf">&#9670;&nbsp;</a></span>DMA_TCD6_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02346">2346</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga672ec28af0a73ea4d68fd67e1c00c2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga672ec28af0a73ea4d68fd67e1c00c2cf">&#9670;&nbsp;</a></span>DMA_TCD6_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04594">4594</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga672ec28af0a73ea4d68fd67e1c00c2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga672ec28af0a73ea4d68fd67e1c00c2cf">&#9670;&nbsp;</a></span>DMA_TCD6_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04706">4706</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac85de51a9a8986d8268f7f1f27bfb00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85de51a9a8986d8268f7f1f27bfb00f">&#9670;&nbsp;</a></span>DMA_TCD6_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02341">2341</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac85de51a9a8986d8268f7f1f27bfb00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85de51a9a8986d8268f7f1f27bfb00f">&#9670;&nbsp;</a></span>DMA_TCD6_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04589">4589</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac85de51a9a8986d8268f7f1f27bfb00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85de51a9a8986d8268f7f1f27bfb00f">&#9670;&nbsp;</a></span>DMA_TCD6_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD6_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04701">4701</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga948cb5ad1adb59b3c6b0560f2529efbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga948cb5ad1adb59b3c6b0560f2529efbe">&#9670;&nbsp;</a></span>DMA_TCD7_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02357">2357</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga948cb5ad1adb59b3c6b0560f2529efbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga948cb5ad1adb59b3c6b0560f2529efbe">&#9670;&nbsp;</a></span>DMA_TCD7_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04605">4605</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga948cb5ad1adb59b3c6b0560f2529efbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga948cb5ad1adb59b3c6b0560f2529efbe">&#9670;&nbsp;</a></span>DMA_TCD7_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04717">4717</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga52ee5bb622bffc9bb99342293afbd4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ee5bb622bffc9bb99342293afbd4ba">&#9670;&nbsp;</a></span>DMA_TCD7_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02368">2368</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga52ee5bb622bffc9bb99342293afbd4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ee5bb622bffc9bb99342293afbd4ba">&#9670;&nbsp;</a></span>DMA_TCD7_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04616">4616</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga52ee5bb622bffc9bb99342293afbd4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ee5bb622bffc9bb99342293afbd4ba">&#9670;&nbsp;</a></span>DMA_TCD7_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04728">4728</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga93ea45ae3f261c96d302fc05caf8c74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93ea45ae3f261c96d302fc05caf8c74f">&#9670;&nbsp;</a></span>DMA_TCD7_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02369">2369</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga93ea45ae3f261c96d302fc05caf8c74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93ea45ae3f261c96d302fc05caf8c74f">&#9670;&nbsp;</a></span>DMA_TCD7_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04617">4617</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga93ea45ae3f261c96d302fc05caf8c74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93ea45ae3f261c96d302fc05caf8c74f">&#9670;&nbsp;</a></span>DMA_TCD7_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04729">4729</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga031018c1c2650eee7cf7606861bf9fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga031018c1c2650eee7cf7606861bf9fba">&#9670;&nbsp;</a></span>DMA_TCD7_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02364">2364</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga031018c1c2650eee7cf7606861bf9fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga031018c1c2650eee7cf7606861bf9fba">&#9670;&nbsp;</a></span>DMA_TCD7_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04612">4612</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga031018c1c2650eee7cf7606861bf9fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga031018c1c2650eee7cf7606861bf9fba">&#9670;&nbsp;</a></span>DMA_TCD7_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04724">4724</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7595d3fc88edbc275e9f21568d55e382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7595d3fc88edbc275e9f21568d55e382">&#9670;&nbsp;</a></span>DMA_TCD7_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02365">2365</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7595d3fc88edbc275e9f21568d55e382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7595d3fc88edbc275e9f21568d55e382">&#9670;&nbsp;</a></span>DMA_TCD7_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04613">4613</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7595d3fc88edbc275e9f21568d55e382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7595d3fc88edbc275e9f21568d55e382">&#9670;&nbsp;</a></span>DMA_TCD7_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04725">4725</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3e5e4f7009e022d05759c2c0fe27f647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e5e4f7009e022d05759c2c0fe27f647">&#9670;&nbsp;</a></span>DMA_TCD7_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02367">2367</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3e5e4f7009e022d05759c2c0fe27f647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e5e4f7009e022d05759c2c0fe27f647">&#9670;&nbsp;</a></span>DMA_TCD7_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04615">4615</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3e5e4f7009e022d05759c2c0fe27f647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e5e4f7009e022d05759c2c0fe27f647">&#9670;&nbsp;</a></span>DMA_TCD7_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04727">4727</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1a521a7dfdbf6626ffcaaccaca1eed27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a521a7dfdbf6626ffcaaccaca1eed27">&#9670;&nbsp;</a></span>DMA_TCD7_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02362">2362</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1a521a7dfdbf6626ffcaaccaca1eed27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a521a7dfdbf6626ffcaaccaca1eed27">&#9670;&nbsp;</a></span>DMA_TCD7_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04610">4610</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1a521a7dfdbf6626ffcaaccaca1eed27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a521a7dfdbf6626ffcaaccaca1eed27">&#9670;&nbsp;</a></span>DMA_TCD7_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04722">4722</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga23e818dc306809fc9a3a2b7e46a69ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e818dc306809fc9a3a2b7e46a69ef0">&#9670;&nbsp;</a></span>DMA_TCD7_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02366">2366</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga23e818dc306809fc9a3a2b7e46a69ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e818dc306809fc9a3a2b7e46a69ef0">&#9670;&nbsp;</a></span>DMA_TCD7_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04614">4614</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga23e818dc306809fc9a3a2b7e46a69ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e818dc306809fc9a3a2b7e46a69ef0">&#9670;&nbsp;</a></span>DMA_TCD7_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04726">4726</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga51be79805d416f10b5705f324a660b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51be79805d416f10b5705f324a660b5c">&#9670;&nbsp;</a></span>DMA_TCD7_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02363">2363</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga51be79805d416f10b5705f324a660b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51be79805d416f10b5705f324a660b5c">&#9670;&nbsp;</a></span>DMA_TCD7_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04611">4611</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga51be79805d416f10b5705f324a660b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51be79805d416f10b5705f324a660b5c">&#9670;&nbsp;</a></span>DMA_TCD7_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04723">4723</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga110b7288144f75de7dc00a04c099653f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110b7288144f75de7dc00a04c099653f">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02358">2358</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga110b7288144f75de7dc00a04c099653f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110b7288144f75de7dc00a04c099653f">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04606">4606</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga110b7288144f75de7dc00a04c099653f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110b7288144f75de7dc00a04c099653f">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04718">4718</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6dea6a9aae6fc4c980f6f7a3809c93db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dea6a9aae6fc4c980f6f7a3809c93db">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02359">2359</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6dea6a9aae6fc4c980f6f7a3809c93db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dea6a9aae6fc4c980f6f7a3809c93db">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04607">4607</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6dea6a9aae6fc4c980f6f7a3809c93db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dea6a9aae6fc4c980f6f7a3809c93db">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04719">4719</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga081d406e1d570ce8c4a6c977e00d0201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081d406e1d570ce8c4a6c977e00d0201">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02360">2360</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga081d406e1d570ce8c4a6c977e00d0201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081d406e1d570ce8c4a6c977e00d0201">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04608">4608</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga081d406e1d570ce8c4a6c977e00d0201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081d406e1d570ce8c4a6c977e00d0201">&#9670;&nbsp;</a></span>DMA_TCD7_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04720">4720</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2c17a6742312a4098c6492219ff8807e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c17a6742312a4098c6492219ff8807e">&#9670;&nbsp;</a></span>DMA_TCD7_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02355">2355</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2c17a6742312a4098c6492219ff8807e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c17a6742312a4098c6492219ff8807e">&#9670;&nbsp;</a></span>DMA_TCD7_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04603">4603</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2c17a6742312a4098c6492219ff8807e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c17a6742312a4098c6492219ff8807e">&#9670;&nbsp;</a></span>DMA_TCD7_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04715">4715</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5c071968c6d2421889098ea4f55c68e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c071968c6d2421889098ea4f55c68e0">&#9670;&nbsp;</a></span>DMA_TCD7_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02361">2361</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5c071968c6d2421889098ea4f55c68e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c071968c6d2421889098ea4f55c68e0">&#9670;&nbsp;</a></span>DMA_TCD7_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04609">4609</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5c071968c6d2421889098ea4f55c68e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c071968c6d2421889098ea4f55c68e0">&#9670;&nbsp;</a></span>DMA_TCD7_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04721">4721</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae369bbdf8d7426f5285a701adc541862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae369bbdf8d7426f5285a701adc541862">&#9670;&nbsp;</a></span>DMA_TCD7_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02356">2356</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae369bbdf8d7426f5285a701adc541862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae369bbdf8d7426f5285a701adc541862">&#9670;&nbsp;</a></span>DMA_TCD7_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04604">4604</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae369bbdf8d7426f5285a701adc541862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae369bbdf8d7426f5285a701adc541862">&#9670;&nbsp;</a></span>DMA_TCD7_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD7_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04716">4716</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga13699886fa956fad85a58d6e9caa8692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13699886fa956fad85a58d6e9caa8692">&#9670;&nbsp;</a></span>DMA_TCD8_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02372">2372</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga13699886fa956fad85a58d6e9caa8692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13699886fa956fad85a58d6e9caa8692">&#9670;&nbsp;</a></span>DMA_TCD8_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04620">4620</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga13699886fa956fad85a58d6e9caa8692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13699886fa956fad85a58d6e9caa8692">&#9670;&nbsp;</a></span>DMA_TCD8_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04732">4732</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4d20f91416d78e491c9f030b53cc7bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d20f91416d78e491c9f030b53cc7bcf">&#9670;&nbsp;</a></span>DMA_TCD8_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02383">2383</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4d20f91416d78e491c9f030b53cc7bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d20f91416d78e491c9f030b53cc7bcf">&#9670;&nbsp;</a></span>DMA_TCD8_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04631">4631</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4d20f91416d78e491c9f030b53cc7bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d20f91416d78e491c9f030b53cc7bcf">&#9670;&nbsp;</a></span>DMA_TCD8_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04743">4743</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad040442b5582baa8e415dd881c0ad939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad040442b5582baa8e415dd881c0ad939">&#9670;&nbsp;</a></span>DMA_TCD8_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02384">2384</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad040442b5582baa8e415dd881c0ad939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad040442b5582baa8e415dd881c0ad939">&#9670;&nbsp;</a></span>DMA_TCD8_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04632">4632</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad040442b5582baa8e415dd881c0ad939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad040442b5582baa8e415dd881c0ad939">&#9670;&nbsp;</a></span>DMA_TCD8_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04744">4744</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6da76173da694902dd5e5974ed7f9efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6da76173da694902dd5e5974ed7f9efd">&#9670;&nbsp;</a></span>DMA_TCD8_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02379">2379</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6da76173da694902dd5e5974ed7f9efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6da76173da694902dd5e5974ed7f9efd">&#9670;&nbsp;</a></span>DMA_TCD8_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04627">4627</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6da76173da694902dd5e5974ed7f9efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6da76173da694902dd5e5974ed7f9efd">&#9670;&nbsp;</a></span>DMA_TCD8_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04739">4739</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae6a4aaa8869815edf82c900a92bdfe92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6a4aaa8869815edf82c900a92bdfe92">&#9670;&nbsp;</a></span>DMA_TCD8_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02380">2380</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae6a4aaa8869815edf82c900a92bdfe92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6a4aaa8869815edf82c900a92bdfe92">&#9670;&nbsp;</a></span>DMA_TCD8_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04628">4628</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae6a4aaa8869815edf82c900a92bdfe92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6a4aaa8869815edf82c900a92bdfe92">&#9670;&nbsp;</a></span>DMA_TCD8_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04740">4740</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga803ebab170f7e3a1979cb7e9a58d3f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803ebab170f7e3a1979cb7e9a58d3f1c">&#9670;&nbsp;</a></span>DMA_TCD8_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02382">2382</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga803ebab170f7e3a1979cb7e9a58d3f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803ebab170f7e3a1979cb7e9a58d3f1c">&#9670;&nbsp;</a></span>DMA_TCD8_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04630">4630</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga803ebab170f7e3a1979cb7e9a58d3f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803ebab170f7e3a1979cb7e9a58d3f1c">&#9670;&nbsp;</a></span>DMA_TCD8_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04742">4742</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6585193ba70d793fa96c368446847218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6585193ba70d793fa96c368446847218">&#9670;&nbsp;</a></span>DMA_TCD8_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02377">2377</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6585193ba70d793fa96c368446847218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6585193ba70d793fa96c368446847218">&#9670;&nbsp;</a></span>DMA_TCD8_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04625">4625</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6585193ba70d793fa96c368446847218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6585193ba70d793fa96c368446847218">&#9670;&nbsp;</a></span>DMA_TCD8_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04737">4737</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1337c2ad5e7240758afd7abec5e06af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1337c2ad5e7240758afd7abec5e06af4">&#9670;&nbsp;</a></span>DMA_TCD8_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02381">2381</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1337c2ad5e7240758afd7abec5e06af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1337c2ad5e7240758afd7abec5e06af4">&#9670;&nbsp;</a></span>DMA_TCD8_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04629">4629</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1337c2ad5e7240758afd7abec5e06af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1337c2ad5e7240758afd7abec5e06af4">&#9670;&nbsp;</a></span>DMA_TCD8_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04741">4741</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga87de01c15f745a0d3fb02b2b0b13764c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87de01c15f745a0d3fb02b2b0b13764c">&#9670;&nbsp;</a></span>DMA_TCD8_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02378">2378</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga87de01c15f745a0d3fb02b2b0b13764c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87de01c15f745a0d3fb02b2b0b13764c">&#9670;&nbsp;</a></span>DMA_TCD8_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04626">4626</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga87de01c15f745a0d3fb02b2b0b13764c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87de01c15f745a0d3fb02b2b0b13764c">&#9670;&nbsp;</a></span>DMA_TCD8_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04738">4738</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf790a6c71e0fbfc98f7c7edea11862e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf790a6c71e0fbfc98f7c7edea11862e7">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02373">2373</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf790a6c71e0fbfc98f7c7edea11862e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf790a6c71e0fbfc98f7c7edea11862e7">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04621">4621</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf790a6c71e0fbfc98f7c7edea11862e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf790a6c71e0fbfc98f7c7edea11862e7">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04733">4733</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae2ff09bfa732b7e37ba88433b2a69e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ff09bfa732b7e37ba88433b2a69e39">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02374">2374</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae2ff09bfa732b7e37ba88433b2a69e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ff09bfa732b7e37ba88433b2a69e39">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04622">4622</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae2ff09bfa732b7e37ba88433b2a69e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ff09bfa732b7e37ba88433b2a69e39">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04734">4734</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga16dfd53221d052e7931b716d37783ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16dfd53221d052e7931b716d37783ecc">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02375">2375</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga16dfd53221d052e7931b716d37783ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16dfd53221d052e7931b716d37783ecc">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04623">4623</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga16dfd53221d052e7931b716d37783ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16dfd53221d052e7931b716d37783ecc">&#9670;&nbsp;</a></span>DMA_TCD8_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04735">4735</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga20929e81a1414d68284332fe54c3394e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20929e81a1414d68284332fe54c3394e">&#9670;&nbsp;</a></span>DMA_TCD8_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02370">2370</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga20929e81a1414d68284332fe54c3394e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20929e81a1414d68284332fe54c3394e">&#9670;&nbsp;</a></span>DMA_TCD8_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04618">4618</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga20929e81a1414d68284332fe54c3394e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20929e81a1414d68284332fe54c3394e">&#9670;&nbsp;</a></span>DMA_TCD8_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04730">4730</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3c48604678432613c2255a9ccf1ee23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c48604678432613c2255a9ccf1ee23c">&#9670;&nbsp;</a></span>DMA_TCD8_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02376">2376</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3c48604678432613c2255a9ccf1ee23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c48604678432613c2255a9ccf1ee23c">&#9670;&nbsp;</a></span>DMA_TCD8_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04624">4624</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3c48604678432613c2255a9ccf1ee23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c48604678432613c2255a9ccf1ee23c">&#9670;&nbsp;</a></span>DMA_TCD8_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04736">4736</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab1105a5f653de713708697e108fa31fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1105a5f653de713708697e108fa31fd">&#9670;&nbsp;</a></span>DMA_TCD8_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02371">2371</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab1105a5f653de713708697e108fa31fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1105a5f653de713708697e108fa31fd">&#9670;&nbsp;</a></span>DMA_TCD8_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04619">4619</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab1105a5f653de713708697e108fa31fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1105a5f653de713708697e108fa31fd">&#9670;&nbsp;</a></span>DMA_TCD8_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD8_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04731">4731</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab5bfe174e41a010fa81140945c342ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5bfe174e41a010fa81140945c342ef9">&#9670;&nbsp;</a></span>DMA_TCD9_ATTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02387">2387</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab5bfe174e41a010fa81140945c342ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5bfe174e41a010fa81140945c342ef9">&#9670;&nbsp;</a></span>DMA_TCD9_ATTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04635">4635</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab5bfe174e41a010fa81140945c342ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5bfe174e41a010fa81140945c342ef9">&#9670;&nbsp;</a></span>DMA_TCD9_ATTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_ATTR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6892f2d2baef551540d1763d734ae7d0">DMA_ATTR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04747">4747</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gad23dc537bb2e195e067b8e949e20f7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad23dc537bb2e195e067b8e949e20f7ed">&#9670;&nbsp;</a></span>DMA_TCD9_BITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02398">2398</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gad23dc537bb2e195e067b8e949e20f7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad23dc537bb2e195e067b8e949e20f7ed">&#9670;&nbsp;</a></span>DMA_TCD9_BITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04646">4646</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gad23dc537bb2e195e067b8e949e20f7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad23dc537bb2e195e067b8e949e20f7ed">&#9670;&nbsp;</a></span>DMA_TCD9_BITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_BITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaef38b025993510e86935a83451644087">DMA_BITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04758">4758</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga256aa9d7f919cfb32f87d4e828ed7771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga256aa9d7f919cfb32f87d4e828ed7771">&#9670;&nbsp;</a></span>DMA_TCD9_BITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02399">2399</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga256aa9d7f919cfb32f87d4e828ed7771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga256aa9d7f919cfb32f87d4e828ed7771">&#9670;&nbsp;</a></span>DMA_TCD9_BITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04647">4647</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga256aa9d7f919cfb32f87d4e828ed7771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga256aa9d7f919cfb32f87d4e828ed7771">&#9670;&nbsp;</a></span>DMA_TCD9_BITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_BITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga06fd4f8696355df5a5562f1a9ab75d7b">DMA_BITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04759">4759</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga058c1b0e7625a041c6fff963a6de5af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058c1b0e7625a041c6fff963a6de5af9">&#9670;&nbsp;</a></span>DMA_TCD9_CITER_ELINKNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02394">2394</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga058c1b0e7625a041c6fff963a6de5af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058c1b0e7625a041c6fff963a6de5af9">&#9670;&nbsp;</a></span>DMA_TCD9_CITER_ELINKNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04642">4642</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga058c1b0e7625a041c6fff963a6de5af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058c1b0e7625a041c6fff963a6de5af9">&#9670;&nbsp;</a></span>DMA_TCD9_CITER_ELINKNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CITER_ELINKNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6f2b334ee966aaed7d97a12b2f21e990">DMA_CITER_ELINKNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04754">4754</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0d2e7773109a62951a808fab4a29515f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2e7773109a62951a808fab4a29515f">&#9670;&nbsp;</a></span>DMA_TCD9_CITER_ELINKYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02395">2395</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0d2e7773109a62951a808fab4a29515f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2e7773109a62951a808fab4a29515f">&#9670;&nbsp;</a></span>DMA_TCD9_CITER_ELINKYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04643">4643</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0d2e7773109a62951a808fab4a29515f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2e7773109a62951a808fab4a29515f">&#9670;&nbsp;</a></span>DMA_TCD9_CITER_ELINKYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CITER_ELINKYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaf014ca6b4a7bf454a74811b30aae01e6">DMA_CITER_ELINKYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04755">4755</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga749263dc7d3a0d1a02d6446098555380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga749263dc7d3a0d1a02d6446098555380">&#9670;&nbsp;</a></span>DMA_TCD9_CSR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02397">2397</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga749263dc7d3a0d1a02d6446098555380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga749263dc7d3a0d1a02d6446098555380">&#9670;&nbsp;</a></span>DMA_TCD9_CSR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04645">4645</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga749263dc7d3a0d1a02d6446098555380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga749263dc7d3a0d1a02d6446098555380">&#9670;&nbsp;</a></span>DMA_TCD9_CSR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_CSR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga194fd4b02627791836763868c2b84261">DMA_CSR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04757">4757</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9acd2cbb405259e09039ecddb5a0b278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9acd2cbb405259e09039ecddb5a0b278">&#9670;&nbsp;</a></span>DMA_TCD9_DADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02392">2392</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9acd2cbb405259e09039ecddb5a0b278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9acd2cbb405259e09039ecddb5a0b278">&#9670;&nbsp;</a></span>DMA_TCD9_DADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04640">4640</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9acd2cbb405259e09039ecddb5a0b278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9acd2cbb405259e09039ecddb5a0b278">&#9670;&nbsp;</a></span>DMA_TCD9_DADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gae2a12a88db406b5faadfcb8ae108ad53">DMA_DADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04752">4752</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0ec6976994ee346eac1875e848eb5468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ec6976994ee346eac1875e848eb5468">&#9670;&nbsp;</a></span>DMA_TCD9_DLASTSGA <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02396">2396</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0ec6976994ee346eac1875e848eb5468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ec6976994ee346eac1875e848eb5468">&#9670;&nbsp;</a></span>DMA_TCD9_DLASTSGA <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04644">4644</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0ec6976994ee346eac1875e848eb5468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ec6976994ee346eac1875e848eb5468">&#9670;&nbsp;</a></span>DMA_TCD9_DLASTSGA <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DLASTSGA&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaaefaeb95e9b7a2fb1199c2f181ac634d">DMA_DLAST_SGA_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04756">4756</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1a52f2942d7c84c64a15aaa7d8d989ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a52f2942d7c84c64a15aaa7d8d989ec">&#9670;&nbsp;</a></span>DMA_TCD9_DOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02393">2393</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1a52f2942d7c84c64a15aaa7d8d989ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a52f2942d7c84c64a15aaa7d8d989ec">&#9670;&nbsp;</a></span>DMA_TCD9_DOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04641">4641</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1a52f2942d7c84c64a15aaa7d8d989ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a52f2942d7c84c64a15aaa7d8d989ec">&#9670;&nbsp;</a></span>DMA_TCD9_DOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_DOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga6d2ec5d178da38a609670b33ca2b4ad8">DMA_DOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04753">4753</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2e2580532266e2bfb8626521ed50bf5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2580532266e2bfb8626521ed50bf5d">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02388">2388</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2e2580532266e2bfb8626521ed50bf5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2580532266e2bfb8626521ed50bf5d">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04636">4636</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2e2580532266e2bfb8626521ed50bf5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2580532266e2bfb8626521ed50bf5d">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga1c67b54d914f10dff1edc833f7947859">DMA_NBYTES_MLNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04748">4748</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab692893ea10469e543391d042aad45e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab692893ea10469e543391d042aad45e1">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLOFFNO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02389">2389</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab692893ea10469e543391d042aad45e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab692893ea10469e543391d042aad45e1">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLOFFNO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04637">4637</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab692893ea10469e543391d042aad45e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab692893ea10469e543391d042aad45e1">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLOFFNO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLOFFNO&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab232116ded8bac724f9bf9798256e399">DMA_NBYTES_MLOFFNO_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04749">4749</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1a9eab72523f41a399f2f7201429d28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9eab72523f41a399f2f7201429d28d">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLOFFYES <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02390">2390</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1a9eab72523f41a399f2f7201429d28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9eab72523f41a399f2f7201429d28d">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLOFFYES <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04638">4638</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1a9eab72523f41a399f2f7201429d28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9eab72523f41a399f2f7201429d28d">&#9670;&nbsp;</a></span>DMA_TCD9_NBYTES_MLOFFYES <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_NBYTES_MLOFFYES&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gaea5fa2373c445db5628dc17b599fea75">DMA_NBYTES_MLOFFYES_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04750">4750</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabfaa87b6ce7fcca896ef0bea621484b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfaa87b6ce7fcca896ef0bea621484b0">&#9670;&nbsp;</a></span>DMA_TCD9_SADDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02385">2385</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabfaa87b6ce7fcca896ef0bea621484b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfaa87b6ce7fcca896ef0bea621484b0">&#9670;&nbsp;</a></span>DMA_TCD9_SADDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04633">4633</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabfaa87b6ce7fcca896ef0bea621484b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfaa87b6ce7fcca896ef0bea621484b0">&#9670;&nbsp;</a></span>DMA_TCD9_SADDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SADDR&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gab407776ade2423789a87e00dcd45d481">DMA_SADDR_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04745">4745</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabce4d11e5b7029e3466399882977542f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce4d11e5b7029e3466399882977542f">&#9670;&nbsp;</a></span>DMA_TCD9_SLAST <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02391">2391</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabce4d11e5b7029e3466399882977542f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce4d11e5b7029e3466399882977542f">&#9670;&nbsp;</a></span>DMA_TCD9_SLAST <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04639">4639</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabce4d11e5b7029e3466399882977542f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabce4d11e5b7029e3466399882977542f">&#9670;&nbsp;</a></span>DMA_TCD9_SLAST <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SLAST&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#ga012ee210e5fe3243cf0d5090d59f9b1a">DMA_SLAST_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04751">4751</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9fa3ee648910ce0b3f958f9fba8109bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa3ee648910ce0b3f958f9fba8109bd">&#9670;&nbsp;</a></span>DMA_TCD9_SOFF <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l02386">2386</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9fa3ee648910ce0b3f958f9fba8109bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa3ee648910ce0b3f958f9fba8109bd">&#9670;&nbsp;</a></span>DMA_TCD9_SOFF <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l04634">4634</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9fa3ee648910ce0b3f958f9fba8109bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa3ee648910ce0b3f958f9fba8109bd">&#9670;&nbsp;</a></span>DMA_TCD9_SOFF <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TCD9_SOFF&#160;&#160;&#160;<a class="el" href="group___d_m_a___register___accessor___macros.html#gacd9d9a137240bea3c222bdbdb6811311">DMA_SOFF_REG</a>(<a class="el" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb">DMA0</a>,9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l04746">4746</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:52 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
