#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020d5adb9df0 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v0000020d5ae2ffd0_0 .var "clk", 0 0;
v0000020d5ae2fad0_0 .var "reset", 0 0;
v0000020d5ae2fd50_0 .net "writedata", 31 0, L_0000020d5ae8c970;  1 drivers
S_0000020d5ad3afc0 .scope module, "dut" "mips" 2 8, 3 3 0, S_0000020d5adb9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v0000020d5ae2ec40_0 .net "aluen", 0 0, L_0000020d5ae8c0b0;  1 drivers
v0000020d5ae2ece0_0 .net "alufunc", 3 0, L_0000020d5ae8b110;  1 drivers
v0000020d5ae2e920_0 .net "aluout", 31 0, v0000020d5ae23500_0;  1 drivers
v0000020d5ae2e9c0_0 .net "alusel1", 0 0, L_0000020d5ae8c010;  1 drivers
v0000020d5ae2d520_0 .net "alusel2", 0 0, L_0000020d5ae8c510;  1 drivers
v0000020d5ae2e380_0 .net "branch", 0 0, L_0000020d5ae8b4d0;  1 drivers
v0000020d5ae2ed80_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  1 drivers
v0000020d5ae2dac0_0 .net "irout", 31 0, v0000020d5ae28630_0;  1 drivers
v0000020d5ae2ee20_0 .net "ldA", 0 0, L_0000020d5ae8cab0;  1 drivers
v0000020d5ae2eec0_0 .net "ldB", 0 0, L_0000020d5ae8ca10;  1 drivers
v0000020d5ae2d200_0 .net "ldaluout", 0 0, L_0000020d5ae8cf10;  1 drivers
v0000020d5ae2d840_0 .net "ldimm", 0 0, L_0000020d5ae8c6f0;  1 drivers
v0000020d5ae2dfc0_0 .net "ldir", 0 0, L_0000020d5ae8bf70;  1 drivers
v0000020d5ae2d980_0 .net "ldlmd", 0 0, L_0000020d5ae8cb50;  1 drivers
v0000020d5ae2da20_0 .net "ldnpc", 0 0, L_0000020d5ae8bb10;  1 drivers
v0000020d5ae2db60_0 .net "ldpc", 0 0, L_0000020d5ae8cbf0;  1 drivers
v0000020d5ae2dca0_0 .net "opcond", 1 0, L_0000020d5ae8c830;  1 drivers
v0000020d5ae2dd40_0 .net "readdmem", 0 0, L_0000020d5ae8c8d0;  1 drivers
v0000020d5ae2dde0_0 .net "readim", 0 0, L_0000020d5ae8b1b0;  1 drivers
v0000020d5ae2e100_0 .net "regwrite", 0 0, L_0000020d5ae8cfb0;  1 drivers
v0000020d5ae2e1a0_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  1 drivers
v0000020d5ae2e240_0 .net "seldest", 0 0, L_0000020d5ae8c790;  1 drivers
v0000020d5ae2e2e0_0 .net "selwb", 0 0, L_0000020d5ae8be30;  1 drivers
v0000020d5ae2ff30_0 .net "writedata", 31 0, L_0000020d5ae8c970;  alias, 1 drivers
v0000020d5ae2f0d0_0 .net "writedmem", 0 0, L_0000020d5ae8cc90;  1 drivers
S_0000020d5ad3b150 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_0000020d5ad3afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_0000020d5ad3b2e0 .param/l "EX" 0 4 14, C4<010>;
P_0000020d5ad3b318 .param/l "HLT" 0 4 14, C4<101>;
P_0000020d5ad3b350 .param/l "ID" 0 4 14, C4<001>;
P_0000020d5ad3b388 .param/l "IF" 0 4 14, C4<000>;
P_0000020d5ad3b3c0 .param/l "MEM" 0 4 14, C4<011>;
P_0000020d5ad3b3f8 .param/l "WB" 0 4 14, C4<100>;
v0000020d5ada39d0_0 .net *"_ivl_22", 23 0, v0000020d5ae22600_0;  1 drivers
v0000020d5ada41f0_0 .net "aluen", 0 0, L_0000020d5ae8c0b0;  alias, 1 drivers
v0000020d5ada4a10_0 .net "alufunc", 3 0, L_0000020d5ae8b110;  alias, 1 drivers
v0000020d5ad97810_0 .net "alusel1", 0 0, L_0000020d5ae8c010;  alias, 1 drivers
v0000020d5ad97a90_0 .net "alusel2", 0 0, L_0000020d5ae8c510;  alias, 1 drivers
v0000020d5ad97bd0_0 .net "branch", 0 0, L_0000020d5ae8b4d0;  alias, 1 drivers
v0000020d5ae23280_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae22600_0 .var "control_signals", 23 0;
v0000020d5ae22d80_0 .net "irout", 31 0, v0000020d5ae28630_0;  alias, 1 drivers
v0000020d5ae23320_0 .net "ldA", 0 0, L_0000020d5ae8cab0;  alias, 1 drivers
v0000020d5ae22f60_0 .net "ldB", 0 0, L_0000020d5ae8ca10;  alias, 1 drivers
v0000020d5ae23780_0 .net "ldaluout", 0 0, L_0000020d5ae8cf10;  alias, 1 drivers
v0000020d5ae23820_0 .net "ldimm", 0 0, L_0000020d5ae8c6f0;  alias, 1 drivers
v0000020d5ae224c0_0 .net "ldir", 0 0, L_0000020d5ae8bf70;  alias, 1 drivers
v0000020d5ae22240_0 .net "ldlmd", 0 0, L_0000020d5ae8cb50;  alias, 1 drivers
v0000020d5ae222e0_0 .net "ldnpc", 0 0, L_0000020d5ae8bb10;  alias, 1 drivers
v0000020d5ae22c40_0 .net "ldpc", 0 0, L_0000020d5ae8cbf0;  alias, 1 drivers
v0000020d5ae22740_0 .net "opcond", 1 0, L_0000020d5ae8c830;  alias, 1 drivers
v0000020d5ae23a00_0 .net "readdmem", 0 0, L_0000020d5ae8c8d0;  alias, 1 drivers
v0000020d5ae23640_0 .net "readim", 0 0, L_0000020d5ae8b1b0;  alias, 1 drivers
v0000020d5ae23f00_0 .net "regwrite", 0 0, L_0000020d5ae8cfb0;  alias, 1 drivers
v0000020d5ae22380_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
v0000020d5ae22e20_0 .net "seldest", 0 0, L_0000020d5ae8c790;  alias, 1 drivers
v0000020d5ae22560_0 .net "selwb", 0 0, L_0000020d5ae8be30;  alias, 1 drivers
v0000020d5ae23000_0 .var "state", 2 0;
v0000020d5ae22100_0 .net "writedmem", 0 0, L_0000020d5ae8cc90;  alias, 1 drivers
E_0000020d5adbbce0/0 .event negedge, v0000020d5ae22380_0;
E_0000020d5adbbce0/1 .event posedge, v0000020d5ae23280_0;
E_0000020d5adbbce0 .event/or E_0000020d5adbbce0/0, E_0000020d5adbbce0/1;
L_0000020d5ae8b1b0 .part v0000020d5ae22600_0, 23, 1;
L_0000020d5ae8bf70 .part v0000020d5ae22600_0, 22, 1;
L_0000020d5ae8bb10 .part v0000020d5ae22600_0, 21, 1;
L_0000020d5ae8cab0 .part v0000020d5ae22600_0, 20, 1;
L_0000020d5ae8ca10 .part v0000020d5ae22600_0, 19, 1;
L_0000020d5ae8c6f0 .part v0000020d5ae22600_0, 18, 1;
L_0000020d5ae8c830 .part v0000020d5ae22600_0, 16, 2;
L_0000020d5ae8c010 .part v0000020d5ae22600_0, 15, 1;
L_0000020d5ae8c510 .part v0000020d5ae22600_0, 14, 1;
L_0000020d5ae8c0b0 .part v0000020d5ae22600_0, 13, 1;
L_0000020d5ae8cf10 .part v0000020d5ae22600_0, 12, 1;
L_0000020d5ae8b110 .part v0000020d5ae22600_0, 8, 4;
L_0000020d5ae8c790 .part v0000020d5ae22600_0, 7, 1;
L_0000020d5ae8cfb0 .part v0000020d5ae22600_0, 6, 1;
L_0000020d5ae8cc90 .part v0000020d5ae22600_0, 5, 1;
L_0000020d5ae8c8d0 .part v0000020d5ae22600_0, 4, 1;
L_0000020d5ae8cb50 .part v0000020d5ae22600_0, 3, 1;
L_0000020d5ae8be30 .part v0000020d5ae22600_0, 2, 1;
L_0000020d5ae8b4d0 .part v0000020d5ae22600_0, 1, 1;
L_0000020d5ae8cbf0 .part v0000020d5ae22600_0, 0, 1;
S_0000020d5acdd480 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_0000020d5ad3afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v0000020d5ae2b470_0 .net "Ain", 31 0, L_0000020d5adac0d0;  1 drivers
v0000020d5ae2ccd0_0 .net "Aout", 31 0, v0000020d5ae23960_0;  1 drivers
v0000020d5ae2cd70_0 .net "Bin", 31 0, L_0000020d5adabdc0;  1 drivers
v0000020d5ae2b1f0_0 .net "Bout", 31 0, v0000020d5ae22060_0;  1 drivers
L_0000020d5ae31170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d5ae2b790_0 .net/2u *"_ivl_10", 1 0, L_0000020d5ae31170;  1 drivers
L_0000020d5ae311b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d5ae2bab0_0 .net/2u *"_ivl_14", 26 0, L_0000020d5ae311b8;  1 drivers
v0000020d5ae2ce10_0 .net *"_ivl_17", 4 0, L_0000020d5ae30570;  1 drivers
L_0000020d5ae31200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d5ae2c050_0 .net/2u *"_ivl_20", 26 0, L_0000020d5ae31200;  1 drivers
v0000020d5ae2c730_0 .net *"_ivl_23", 4 0, L_0000020d5ae30e30;  1 drivers
v0000020d5ae2b510_0 .net *"_ivl_5", 0 0, L_0000020d5ae2f850;  1 drivers
v0000020d5ae2c870_0 .net *"_ivl_6", 3 0, L_0000020d5ae301b0;  1 drivers
v0000020d5ae2b5b0_0 .net *"_ivl_9", 25 0, L_0000020d5ae2f170;  1 drivers
v0000020d5ae2bb50_0 .net "aluen", 0 0, L_0000020d5ae8c0b0;  alias, 1 drivers
v0000020d5ae2b8d0_0 .net "alufunc", 3 0, L_0000020d5ae8b110;  alias, 1 drivers
v0000020d5ae2bbf0_0 .net "aluin1", 31 0, L_0000020d5ae30f70;  1 drivers
v0000020d5ae2bd30_0 .net "aluin2", 31 0, L_0000020d5ae2f990;  1 drivers
v0000020d5ae2bdd0_0 .net "aluout", 31 0, v0000020d5ae23500_0;  alias, 1 drivers
v0000020d5ae2be70_0 .net "alusel1", 0 0, L_0000020d5ae8c010;  alias, 1 drivers
v0000020d5ae2c9b0_0 .net "alusel2", 0 0, L_0000020d5ae8c510;  alias, 1 drivers
v0000020d5ae2cf50_0 .net "branch", 0 0, L_0000020d5ae8b4d0;  alias, 1 drivers
v0000020d5ae2c0f0_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae2c190_0 .net "destadd", 31 0, L_0000020d5ae2fe90;  1 drivers
v0000020d5ae2c910_0 .net "dmemout", 31 0, L_0000020d5ae30c50;  1 drivers
v0000020d5ae2ca50_0 .net "imm", 31 0, L_0000020d5ae30750;  1 drivers
v0000020d5ae2c230_0 .net "immout", 31 0, v0000020d5ae28770_0;  1 drivers
v0000020d5ae2caf0_0 .net "instr", 31 0, L_0000020d5ae30070;  1 drivers
v0000020d5ae2d2a0_0 .net "irout", 31 0, v0000020d5ae28630_0;  alias, 1 drivers
v0000020d5ae2e560_0 .net "ldA", 0 0, L_0000020d5ae8cab0;  alias, 1 drivers
v0000020d5ae2ea60_0 .net "ldB", 0 0, L_0000020d5ae8ca10;  alias, 1 drivers
v0000020d5ae2eb00_0 .net "ldaluout", 0 0, L_0000020d5ae8cf10;  alias, 1 drivers
v0000020d5ae2e6a0_0 .net "ldimm", 0 0, L_0000020d5ae8c6f0;  alias, 1 drivers
v0000020d5ae2ef60_0 .net "ldir", 0 0, L_0000020d5ae8bf70;  alias, 1 drivers
v0000020d5ae2d340_0 .net "ldlmd", 0 0, L_0000020d5ae8cb50;  alias, 1 drivers
v0000020d5ae2de80_0 .net "ldnpc", 0 0, L_0000020d5ae8bb10;  alias, 1 drivers
v0000020d5ae2d5c0_0 .net "ldpc", 0 0, L_0000020d5ae8cbf0;  alias, 1 drivers
v0000020d5ae2e060_0 .net "lmdout", 31 0, v0000020d5ae29ad0_0;  1 drivers
v0000020d5ae2d160_0 .net "memmuxout", 31 0, L_0000020d5ae30cf0;  1 drivers
v0000020d5ae2d660_0 .net "npcout", 31 0, v0000020d5ae29850_0;  1 drivers
v0000020d5ae2d0c0_0 .net "opcond", 1 0, L_0000020d5ae8c830;  alias, 1 drivers
v0000020d5ae2e4c0_0 .net "pcbranch", 31 0, L_0000020d5ae2f3f0;  1 drivers
v0000020d5ae2d3e0_0 .net "pcnext", 31 0, L_0000020d5ae30890;  1 drivers
v0000020d5ae2e740_0 .net "pcout", 31 0, v0000020d5ae29490_0;  1 drivers
v0000020d5ae2d7a0_0 .net "pcplus4", 31 0, L_0000020d5ae2fdf0;  1 drivers
v0000020d5ae2eba0_0 .net "readdmem", 0 0, L_0000020d5ae8c8d0;  alias, 1 drivers
v0000020d5ae2d8e0_0 .net "readim", 0 0, L_0000020d5ae8b1b0;  alias, 1 drivers
v0000020d5ae2df20_0 .net "regwrite", 0 0, L_0000020d5ae8cfb0;  alias, 1 drivers
v0000020d5ae2dc00_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
v0000020d5ae2e600_0 .net "result", 31 0, L_0000020d5adabb20;  1 drivers
v0000020d5ae2e420_0 .net "seldest", 0 0, L_0000020d5ae8c790;  alias, 1 drivers
v0000020d5ae2e7e0_0 .net "selmem", 0 0, L_0000020d5adab500;  1 drivers
v0000020d5ae2e880_0 .net "selwb", 0 0, L_0000020d5ae8be30;  alias, 1 drivers
v0000020d5ae2d700_0 .net "writedata", 31 0, L_0000020d5ae8c970;  alias, 1 drivers
v0000020d5ae2d480_0 .net "writedmem", 0 0, L_0000020d5ae8cc90;  alias, 1 drivers
L_0000020d5ae30110 .part v0000020d5ae29490_0, 2, 6;
L_0000020d5ae2f850 .part v0000020d5ae28630_0, 25, 1;
L_0000020d5ae301b0 .concat [ 1 1 1 1], L_0000020d5ae2f850, L_0000020d5ae2f850, L_0000020d5ae2f850, L_0000020d5ae2f850;
L_0000020d5ae2f170 .part v0000020d5ae28630_0, 0, 26;
L_0000020d5ae306b0 .concat [ 2 26 4 0], L_0000020d5ae31170, L_0000020d5ae2f170, L_0000020d5ae301b0;
L_0000020d5ae30570 .part v0000020d5ae28630_0, 11, 5;
L_0000020d5ae30250 .concat [ 5 27 0 0], L_0000020d5ae30570, L_0000020d5ae311b8;
L_0000020d5ae30e30 .part v0000020d5ae28630_0, 16, 5;
L_0000020d5ae30a70 .concat [ 5 27 0 0], L_0000020d5ae30e30, L_0000020d5ae31200;
L_0000020d5ae2f7b0 .part v0000020d5ae28630_0, 21, 5;
L_0000020d5ae2f210 .part v0000020d5ae28630_0, 16, 5;
L_0000020d5ae2f530 .part L_0000020d5ae2fe90, 0, 5;
L_0000020d5ae2f5d0 .part L_0000020d5ae30070, 0, 16;
S_0000020d5addedf0 .scope module, "A" "register" 5 48, 6 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020d5ae238c0_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae229c0_0 .net/s "din", 31 0, L_0000020d5adac0d0;  alias, 1 drivers
v0000020d5ae23960_0 .var/s "dout", 31 0;
v0000020d5ae23dc0_0 .net "ld", 0 0, L_0000020d5ae8cab0;  alias, 1 drivers
v0000020d5ae22ba0_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
E_0000020d5adbbda0 .event posedge, v0000020d5ae23280_0;
S_0000020d5ad259f0 .scope module, "B" "register" 5 49, 6 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020d5ae226a0_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae22b00_0 .net/s "din", 31 0, L_0000020d5adabdc0;  alias, 1 drivers
v0000020d5ae22060_0 .var/s "dout", 31 0;
v0000020d5ae227e0_0 .net "ld", 0 0, L_0000020d5ae8ca10;  alias, 1 drivers
v0000020d5ae23b40_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
S_0000020d5ad25b80 .scope module, "addpc" "adder" 5 39, 7 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000020d5ae221a0_0 .net "a", 31 0, v0000020d5ae29490_0;  alias, 1 drivers
L_0000020d5ae31128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020d5ae23aa0_0 .net "b", 31 0, L_0000020d5ae31128;  1 drivers
v0000020d5ae233c0_0 .net "out", 31 0, L_0000020d5ae2fdf0;  alias, 1 drivers
L_0000020d5ae2fdf0 .arith/sum 32, v0000020d5ae29490_0, L_0000020d5ae31128;
S_0000020d5ad734d0 .scope module, "alu" "ALU" 5 56, 8 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_0000020d5adabb20 .functor BUFZ 32, v0000020d5ae23460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020d5ae23460_0 .var/s "ALUout", 31 0;
v0000020d5ae23be0_0 .net "en", 0 0, L_0000020d5ae8c0b0;  alias, 1 drivers
v0000020d5ae236e0_0 .net "mode", 3 0, L_0000020d5ae8b110;  alias, 1 drivers
v0000020d5ae22ce0_0 .net/s "operand1", 31 0, L_0000020d5ae30f70;  alias, 1 drivers
v0000020d5ae23e60_0 .net/s "operand2", 31 0, L_0000020d5ae2f990;  alias, 1 drivers
v0000020d5ae22420_0 .net/s "out", 31 0, L_0000020d5adabb20;  alias, 1 drivers
E_0000020d5adbb9e0 .event anyedge, v0000020d5ada41f0_0, v0000020d5ada4a10_0, v0000020d5ae22ce0_0, v0000020d5ae23e60_0;
S_0000020d5ad73660 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020d5ae22880_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae22a60_0 .net/s "din", 31 0, L_0000020d5adabb20;  alias, 1 drivers
v0000020d5ae23500_0 .var/s "dout", 31 0;
v0000020d5ae235a0_0 .net "ld", 0 0, L_0000020d5ae8cf10;  alias, 1 drivers
v0000020d5ae22920_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
S_0000020d5ad69e80 .scope module, "bradd" "adder" 5 41, 7 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000020d5ae22ec0_0 .net "a", 31 0, v0000020d5ae29850_0;  alias, 1 drivers
v0000020d5ae230a0_0 .net "b", 31 0, L_0000020d5ae306b0;  1 drivers
v0000020d5ae23c80_0 .net "out", 31 0, L_0000020d5ae2f3f0;  alias, 1 drivers
L_0000020d5ae2f3f0 .arith/sum 32, v0000020d5ae29850_0, L_0000020d5ae306b0;
S_0000020d5ad6a010 .scope module, "cond" "condition" 5 53, 9 11 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_0000020d5adabab0 .functor NOT 1, L_0000020d5ae304d0, C4<0>, C4<0>, C4<0>;
L_0000020d5adab9d0 .functor NOT 1, L_0000020d5ae309d0, C4<0>, C4<0>, C4<0>;
L_0000020d5adaba40 .functor AND 1, L_0000020d5adabab0, L_0000020d5adab9d0, C4<1>, C4<1>;
L_0000020d5adabc70 .functor AND 1, L_0000020d5adaba40, L_0000020d5ae30430, C4<1>, C4<1>;
L_0000020d5adab7a0 .functor NOT 1, L_0000020d5ae2fc10, C4<0>, C4<0>, C4<0>;
L_0000020d5adab650 .functor AND 1, L_0000020d5adab7a0, L_0000020d5ae2f670, C4<1>, C4<1>;
L_0000020d5adabea0 .functor AND 1, L_0000020d5adab650, L_0000020d5ae30ed0, C4<1>, C4<1>;
L_0000020d5adabc00 .functor OR 1, L_0000020d5adabc70, L_0000020d5adabea0, C4<0>, C4<0>;
L_0000020d5adac140 .functor NOT 1, L_0000020d5ae2f2b0, C4<0>, C4<0>, C4<0>;
L_0000020d5adabf10 .functor AND 1, L_0000020d5ae2f710, L_0000020d5adac140, C4<1>, C4<1>;
L_0000020d5adac1b0 .functor AND 1, L_0000020d5adabf10, L_0000020d5ae2fcb0, C4<1>, C4<1>;
L_0000020d5adac220 .functor OR 1, L_0000020d5adabc00, L_0000020d5adac1b0, C4<0>, C4<0>;
L_0000020d5adac3e0 .functor AND 1, L_0000020d5ae307f0, L_0000020d5ae30930, C4<1>, C4<1>;
L_0000020d5ae31320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000020d5adac290 .functor AND 1, L_0000020d5adac3e0, L_0000020d5ae31320, C4<1>, C4<1>;
L_0000020d5adab500 .functor OR 1, L_0000020d5adac220, L_0000020d5adac290, C4<0>, C4<0>;
v0000020d5ae258d0_0 .net *"_ivl_10", 0 0, L_0000020d5adaba40;  1 drivers
v0000020d5ae25790_0 .net *"_ivl_12", 0 0, L_0000020d5adabc70;  1 drivers
v0000020d5ae25830_0 .net *"_ivl_15", 0 0, L_0000020d5ae2fc10;  1 drivers
v0000020d5ae25650_0 .net *"_ivl_16", 0 0, L_0000020d5adab7a0;  1 drivers
v0000020d5ae25510_0 .net *"_ivl_19", 0 0, L_0000020d5ae2f670;  1 drivers
v0000020d5ae250b0_0 .net *"_ivl_20", 0 0, L_0000020d5adab650;  1 drivers
v0000020d5ae255b0_0 .net *"_ivl_22", 0 0, L_0000020d5adabea0;  1 drivers
v0000020d5ae25e70_0 .net *"_ivl_24", 0 0, L_0000020d5adabc00;  1 drivers
v0000020d5ae25b50_0 .net *"_ivl_27", 0 0, L_0000020d5ae2f710;  1 drivers
v0000020d5ae25ab0_0 .net *"_ivl_29", 0 0, L_0000020d5ae2f2b0;  1 drivers
v0000020d5ae246b0_0 .net *"_ivl_3", 0 0, L_0000020d5ae304d0;  1 drivers
v0000020d5ae24250_0 .net *"_ivl_30", 0 0, L_0000020d5adac140;  1 drivers
v0000020d5ae24ed0_0 .net *"_ivl_32", 0 0, L_0000020d5adabf10;  1 drivers
v0000020d5ae242f0_0 .net *"_ivl_34", 0 0, L_0000020d5adac1b0;  1 drivers
v0000020d5ae25d30_0 .net *"_ivl_36", 0 0, L_0000020d5adac220;  1 drivers
v0000020d5ae24c50_0 .net *"_ivl_39", 0 0, L_0000020d5ae307f0;  1 drivers
v0000020d5ae25c90_0 .net *"_ivl_4", 0 0, L_0000020d5adabab0;  1 drivers
v0000020d5ae24390_0 .net *"_ivl_41", 0 0, L_0000020d5ae30930;  1 drivers
v0000020d5ae25bf0_0 .net *"_ivl_42", 0 0, L_0000020d5adac3e0;  1 drivers
v0000020d5ae25dd0_0 .net/2u *"_ivl_44", 0 0, L_0000020d5ae31320;  1 drivers
v0000020d5ae24750_0 .net *"_ivl_46", 0 0, L_0000020d5adac290;  1 drivers
v0000020d5ae24430_0 .net *"_ivl_7", 0 0, L_0000020d5ae309d0;  1 drivers
v0000020d5ae24f70_0 .net *"_ivl_8", 0 0, L_0000020d5adab9d0;  1 drivers
v0000020d5ae244d0_0 .net "a", 31 0, v0000020d5ae23960_0;  alias, 1 drivers
v0000020d5ae25f10_0 .net "eq", 0 0, L_0000020d5ae2fcb0;  1 drivers
v0000020d5ae24570_0 .net "gt", 0 0, L_0000020d5ae30430;  1 drivers
v0000020d5ae24610_0 .net "lt", 0 0, L_0000020d5ae30ed0;  1 drivers
v0000020d5ae24070_0 .net "opcond", 1 0, L_0000020d5ae8c830;  alias, 1 drivers
v0000020d5ae25150_0 .net "y", 0 0, L_0000020d5adab500;  alias, 1 drivers
L_0000020d5ae304d0 .part L_0000020d5ae8c830, 1, 1;
L_0000020d5ae309d0 .part L_0000020d5ae8c830, 0, 1;
L_0000020d5ae2fc10 .part L_0000020d5ae8c830, 1, 1;
L_0000020d5ae2f670 .part L_0000020d5ae8c830, 0, 1;
L_0000020d5ae2f710 .part L_0000020d5ae8c830, 1, 1;
L_0000020d5ae2f2b0 .part L_0000020d5ae8c830, 0, 1;
L_0000020d5ae307f0 .part L_0000020d5ae8c830, 1, 1;
L_0000020d5ae30930 .part L_0000020d5ae8c830, 0, 1;
S_0000020d5ad2be60 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_0000020d5ad6a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v0000020d5ae23140_0 .net/s "data1", 31 0, v0000020d5ae23960_0;  alias, 1 drivers
L_0000020d5ae312d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d5ae231e0_0 .net/s "data2", 31 0, L_0000020d5ae312d8;  1 drivers
v0000020d5ae23d20_0 .net "eq", 0 0, L_0000020d5ae2fcb0;  alias, 1 drivers
v0000020d5ae251f0_0 .net "gt", 0 0, L_0000020d5ae30430;  alias, 1 drivers
v0000020d5ae241b0_0 .net "lt", 0 0, L_0000020d5ae30ed0;  alias, 1 drivers
L_0000020d5ae30ed0 .cmp/gt.s 32, L_0000020d5ae312d8, v0000020d5ae23960_0;
L_0000020d5ae30430 .cmp/gt.s 32, v0000020d5ae23960_0, L_0000020d5ae312d8;
L_0000020d5ae2fcb0 .cmp/eq 32, v0000020d5ae23960_0, L_0000020d5ae312d8;
S_0000020d5ad2bff0 .scope module, "destmux" "mux" 5 45, 10 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d5adbbea0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020d5ae25010_0 .net/s "a", 31 0, L_0000020d5ae30250;  1 drivers
v0000020d5ae24110_0 .net/s "b", 31 0, L_0000020d5ae30a70;  1 drivers
v0000020d5ae247f0_0 .net/s "out", 31 0, L_0000020d5ae2fe90;  alias, 1 drivers
v0000020d5ae24890_0 .net "s", 0 0, L_0000020d5ae8c790;  alias, 1 drivers
L_0000020d5ae2fe90 .functor MUXZ 32, L_0000020d5ae30250, L_0000020d5ae30a70, L_0000020d5ae8c790, C4<>;
S_0000020d5ad2e9a0 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v0000020d5ae24930_0 .net *"_ivl_0", 31 0, L_0000020d5ae30b10;  1 drivers
v0000020d5ae249d0_0 .net *"_ivl_3", 9 0, L_0000020d5ae30bb0;  1 drivers
v0000020d5ae25330_0 .net *"_ivl_4", 11 0, L_0000020d5ae2fa30;  1 drivers
L_0000020d5ae31368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d5ae24a70_0 .net *"_ivl_7", 1 0, L_0000020d5ae31368;  1 drivers
L_0000020d5ae313b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000020d5ae25290_0 .net *"_ivl_8", 31 0, L_0000020d5ae313b0;  1 drivers
v0000020d5ae24d90_0 .net "addr", 31 0, v0000020d5ae23500_0;  alias, 1 drivers
v0000020d5ae24b10_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae253d0_0 .net "din", 31 0, v0000020d5ae22060_0;  alias, 1 drivers
v0000020d5ae24bb0 .array/s "dmem", 1023 0, 31 0;
v0000020d5ae24cf0_0 .net "dout", 31 0, L_0000020d5ae30c50;  alias, 1 drivers
v0000020d5ae24e30_0 .var/i "k", 31 0;
v0000020d5ae256f0_0 .net "read", 0 0, L_0000020d5ae8c8d0;  alias, 1 drivers
v0000020d5ae25470_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
v0000020d5ae25970_0 .net "write", 0 0, L_0000020d5ae8cc90;  alias, 1 drivers
L_0000020d5ae30b10 .array/port v0000020d5ae24bb0, L_0000020d5ae2fa30;
L_0000020d5ae30bb0 .part v0000020d5ae23500_0, 0, 10;
L_0000020d5ae2fa30 .concat [ 10 2 0 0], L_0000020d5ae30bb0, L_0000020d5ae31368;
L_0000020d5ae30c50 .functor MUXZ 32, L_0000020d5ae313b0, L_0000020d5ae30b10, L_0000020d5ae8c8d0, C4<>;
S_0000020d5ad2eb30 .scope module, "ext" "signext" 5 47, 12 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000020d5ae25a10_0 .net *"_ivl_1", 0 0, L_0000020d5ae302f0;  1 drivers
v0000020d5ae29cb0_0 .net *"_ivl_2", 15 0, L_0000020d5ae30390;  1 drivers
v0000020d5ae28130_0 .net "a", 15 0, L_0000020d5ae2f5d0;  1 drivers
v0000020d5ae284f0_0 .net "y", 31 0, L_0000020d5ae30750;  alias, 1 drivers
L_0000020d5ae302f0 .part L_0000020d5ae2f5d0, 15, 1;
LS_0000020d5ae30390_0_0 .concat [ 1 1 1 1], L_0000020d5ae302f0, L_0000020d5ae302f0, L_0000020d5ae302f0, L_0000020d5ae302f0;
LS_0000020d5ae30390_0_4 .concat [ 1 1 1 1], L_0000020d5ae302f0, L_0000020d5ae302f0, L_0000020d5ae302f0, L_0000020d5ae302f0;
LS_0000020d5ae30390_0_8 .concat [ 1 1 1 1], L_0000020d5ae302f0, L_0000020d5ae302f0, L_0000020d5ae302f0, L_0000020d5ae302f0;
LS_0000020d5ae30390_0_12 .concat [ 1 1 1 1], L_0000020d5ae302f0, L_0000020d5ae302f0, L_0000020d5ae302f0, L_0000020d5ae302f0;
L_0000020d5ae30390 .concat [ 4 4 4 4], LS_0000020d5ae30390_0_0, LS_0000020d5ae30390_0_4, LS_0000020d5ae30390_0_8, LS_0000020d5ae30390_0_12;
L_0000020d5ae30750 .concat [ 16 16 0 0], L_0000020d5ae2f5d0, L_0000020d5ae30390;
S_0000020d5ad4f300 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v0000020d5ae28c70_0 .net "I", 31 0, L_0000020d5ae30070;  alias, 1 drivers
v0000020d5ae28090_0 .net *"_ivl_0", 31 0, L_0000020d5ae2f350;  1 drivers
v0000020d5ae297b0_0 .net *"_ivl_2", 7 0, L_0000020d5ae30d90;  1 drivers
L_0000020d5ae31098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d5ae283b0_0 .net *"_ivl_5", 1 0, L_0000020d5ae31098;  1 drivers
L_0000020d5ae310e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000020d5ae29710_0 .net *"_ivl_6", 31 0, L_0000020d5ae310e0;  1 drivers
v0000020d5ae29a30_0 .net "addr", 5 0, L_0000020d5ae30110;  1 drivers
v0000020d5ae28270 .array "imem", 63 0, 31 0;
v0000020d5ae286d0_0 .net "read", 0 0, L_0000020d5ae8b1b0;  alias, 1 drivers
L_0000020d5ae2f350 .array/port v0000020d5ae28270, L_0000020d5ae30d90;
L_0000020d5ae30d90 .concat [ 6 2 0 0], L_0000020d5ae30110, L_0000020d5ae31098;
L_0000020d5ae30070 .functor MUXZ 32, L_0000020d5ae310e0, L_0000020d5ae2f350, L_0000020d5ae8b1b0, C4<>;
S_0000020d5ad4f490 .scope module, "immreg" "register" 5 50, 6 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020d5ae28450_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae28310_0 .net/s "din", 31 0, L_0000020d5ae30750;  alias, 1 drivers
v0000020d5ae28770_0 .var/s "dout", 31 0;
v0000020d5ae28ef0_0 .net "ld", 0 0, L_0000020d5ae8c6f0;  alias, 1 drivers
v0000020d5ae28bd0_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
S_0000020d5ae2aa00 .scope module, "irreg" "register" 5 38, 6 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020d5ae28590_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae29990_0 .net/s "din", 31 0, L_0000020d5ae30070;  alias, 1 drivers
v0000020d5ae28630_0 .var/s "dout", 31 0;
v0000020d5ae290d0_0 .net "ld", 0 0, L_0000020d5ae8bf70;  alias, 1 drivers
v0000020d5ae29530_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
S_0000020d5ae2a0a0 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020d5ae28950_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae29f30_0 .net/s "din", 31 0, L_0000020d5ae30c50;  alias, 1 drivers
v0000020d5ae29ad0_0 .var/s "dout", 31 0;
v0000020d5ae298f0_0 .net "ld", 0 0, L_0000020d5ae8cb50;  alias, 1 drivers
v0000020d5ae29e90_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
S_0000020d5ae2a3c0 .scope module, "memmux" "mux" 5 62, 10 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d5adbb660 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020d5ae29670_0 .net/s "a", 31 0, v0000020d5ae29850_0;  alias, 1 drivers
v0000020d5ae28810_0 .net/s "b", 31 0, v0000020d5ae23500_0;  alias, 1 drivers
v0000020d5ae29b70_0 .net/s "out", 31 0, L_0000020d5ae30cf0;  alias, 1 drivers
v0000020d5ae28d10_0 .net "s", 0 0, L_0000020d5adab500;  alias, 1 drivers
L_0000020d5ae30cf0 .functor MUXZ 32, v0000020d5ae29850_0, v0000020d5ae23500_0, L_0000020d5adab500, C4<>;
S_0000020d5ae2ad20 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d5adbc1a0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020d5ae288b0_0 .net/s "a", 31 0, v0000020d5ae29850_0;  alias, 1 drivers
v0000020d5ae289f0_0 .net/s "b", 31 0, v0000020d5ae23960_0;  alias, 1 drivers
v0000020d5ae28a90_0 .net/s "out", 31 0, L_0000020d5ae30f70;  alias, 1 drivers
v0000020d5ae29030_0 .net "s", 0 0, L_0000020d5ae8c010;  alias, 1 drivers
L_0000020d5ae30f70 .functor MUXZ 32, v0000020d5ae29850_0, v0000020d5ae23960_0, L_0000020d5ae8c010, C4<>;
S_0000020d5ae2a550 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d5adbb360 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020d5ae29c10_0 .net/s "a", 31 0, v0000020d5ae22060_0;  alias, 1 drivers
v0000020d5ae28b30_0 .net/s "b", 31 0, v0000020d5ae28770_0;  alias, 1 drivers
v0000020d5ae29d50_0 .net/s "out", 31 0, L_0000020d5ae2f990;  alias, 1 drivers
v0000020d5ae28db0_0 .net "s", 0 0, L_0000020d5ae8c510;  alias, 1 drivers
L_0000020d5ae2f990 .functor MUXZ 32, v0000020d5ae22060_0, v0000020d5ae28770_0, L_0000020d5ae8c510, C4<>;
S_0000020d5ae2ab90 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d5adbc160 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020d5ae281d0_0 .net/s "a", 31 0, L_0000020d5ae30cf0;  alias, 1 drivers
v0000020d5ae292b0_0 .net/s "b", 31 0, L_0000020d5ae2f3f0;  alias, 1 drivers
v0000020d5ae29350_0 .net/s "out", 31 0, L_0000020d5ae30890;  alias, 1 drivers
v0000020d5ae28e50_0 .net "s", 0 0, L_0000020d5ae8b4d0;  alias, 1 drivers
L_0000020d5ae30890 .functor MUXZ 32, L_0000020d5ae30cf0, L_0000020d5ae2f3f0, L_0000020d5ae8b4d0, C4<>;
S_0000020d5ae2a230 .scope module, "npcreg" "register" 5 40, 6 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020d5ae295d0_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae28f90_0 .net/s "din", 31 0, L_0000020d5ae2fdf0;  alias, 1 drivers
v0000020d5ae29850_0 .var/s "dout", 31 0;
v0000020d5ae29170_0 .net "ld", 0 0, L_0000020d5ae8bb10;  alias, 1 drivers
v0000020d5ae29210_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
S_0000020d5ae2aeb0 .scope module, "pcreg" "register" 5 36, 6 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000020d5ae29df0_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae293f0_0 .net/s "din", 31 0, L_0000020d5ae30890;  alias, 1 drivers
v0000020d5ae29490_0 .var/s "dout", 31 0;
v0000020d5ae2b830_0 .net "ld", 0 0, L_0000020d5ae8cbf0;  alias, 1 drivers
v0000020d5ae2c410_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
S_0000020d5ae2a6e0 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_0000020d5adac0d0 .functor BUFZ 32, L_0000020d5ae2fb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020d5adabdc0 .functor BUFZ 32, L_0000020d5ae2f490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020d5ae2c4b0_0 .net *"_ivl_0", 31 0, L_0000020d5ae2fb70;  1 drivers
v0000020d5ae2bf10_0 .net *"_ivl_10", 6 0, L_0000020d5ae2f8f0;  1 drivers
L_0000020d5ae31290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d5ae2c2d0_0 .net *"_ivl_13", 1 0, L_0000020d5ae31290;  1 drivers
v0000020d5ae2ceb0_0 .net *"_ivl_2", 6 0, L_0000020d5ae30610;  1 drivers
L_0000020d5ae31248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d5ae2b0b0_0 .net *"_ivl_5", 1 0, L_0000020d5ae31248;  1 drivers
v0000020d5ae2c5f0_0 .net *"_ivl_8", 31 0, L_0000020d5ae2f490;  1 drivers
v0000020d5ae2ba10_0 .net "clk", 0 0, v0000020d5ae2ffd0_0;  alias, 1 drivers
v0000020d5ae2cb90_0 .net "dr", 4 0, L_0000020d5ae2f530;  1 drivers
v0000020d5ae2c7d0_0 .var/i "k", 31 0;
v0000020d5ae2b290_0 .net/s "rData1", 31 0, L_0000020d5adac0d0;  alias, 1 drivers
v0000020d5ae2b3d0_0 .net/s "rData2", 31 0, L_0000020d5adabdc0;  alias, 1 drivers
v0000020d5ae2b150 .array/s "regfile", 31 0, 31 0;
v0000020d5ae2b6f0_0 .net "reset", 0 0, v0000020d5ae2fad0_0;  alias, 1 drivers
v0000020d5ae2c370_0 .net "sr1", 4 0, L_0000020d5ae2f7b0;  1 drivers
v0000020d5ae2cc30_0 .net "sr2", 4 0, L_0000020d5ae2f210;  1 drivers
v0000020d5ae2b970_0 .net/s "wrData", 31 0, L_0000020d5ae8c970;  alias, 1 drivers
v0000020d5ae2bc90_0 .net "write", 0 0, L_0000020d5ae8cfb0;  alias, 1 drivers
L_0000020d5ae2fb70 .array/port v0000020d5ae2b150, L_0000020d5ae30610;
L_0000020d5ae30610 .concat [ 5 2 0 0], L_0000020d5ae2f7b0, L_0000020d5ae31248;
L_0000020d5ae2f490 .array/port v0000020d5ae2b150, L_0000020d5ae2f8f0;
L_0000020d5ae2f8f0 .concat [ 5 2 0 0], L_0000020d5ae2f210, L_0000020d5ae31290;
S_0000020d5ae2a870 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_0000020d5acdd480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d5adbbde0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000020d5ae2bfb0_0 .net/s "a", 31 0, v0000020d5ae29ad0_0;  alias, 1 drivers
v0000020d5ae2c550_0 .net/s "b", 31 0, v0000020d5ae23500_0;  alias, 1 drivers
v0000020d5ae2b330_0 .net/s "out", 31 0, L_0000020d5ae8c970;  alias, 1 drivers
v0000020d5ae2b650_0 .net "s", 0 0, L_0000020d5ae8be30;  alias, 1 drivers
L_0000020d5ae8c970 .functor MUXZ 32, v0000020d5ae29ad0_0, v0000020d5ae23500_0, L_0000020d5ae8be30, C4<>;
    .scope S_0000020d5ae2aeb0;
T_0 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae2c410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5ae29490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020d5ae2b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020d5ae293f0_0;
    %assign/vec4 v0000020d5ae29490_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020d5ae2aa00;
T_1 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae29530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5ae28630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020d5ae290d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020d5ae29990_0;
    %assign/vec4 v0000020d5ae28630_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020d5ae2a230;
T_2 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae29210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5ae29850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020d5ae29170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000020d5ae28f90_0;
    %assign/vec4 v0000020d5ae29850_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020d5ae2a6e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d5ae2b150, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000020d5ae2a6e0;
T_4 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae2b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5ae2c7d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020d5ae2c7d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020d5ae2c7d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d5ae2b150, 0, 4;
    %load/vec4 v0000020d5ae2c7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d5ae2c7d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020d5ae2bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020d5ae2cb90_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020d5ae2cb90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d5ae2b150, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000020d5ae2b970_0;
    %load/vec4 v0000020d5ae2cb90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d5ae2b150, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020d5addedf0;
T_5 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae22ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5ae23960_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020d5ae23dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000020d5ae229c0_0;
    %assign/vec4 v0000020d5ae23960_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020d5ad259f0;
T_6 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae23b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5ae22060_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020d5ae227e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000020d5ae22b00_0;
    %assign/vec4 v0000020d5ae22060_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020d5ad4f490;
T_7 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae28bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5ae28770_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020d5ae28ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020d5ae28310_0;
    %assign/vec4 v0000020d5ae28770_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020d5ad734d0;
T_8 ;
    %wait E_0000020d5adbb9e0;
    %load/vec4 v0000020d5ae23be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000020d5ae236e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %add;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %sub;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %and;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %or;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %xor;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %inv;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000020d5ae22ce0_0;
    %load/vec4 v0000020d5ae23e60_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000020d5ae23460_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020d5ad73660;
T_9 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae22920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5ae23500_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020d5ae235a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000020d5ae22a60_0;
    %assign/vec4 v0000020d5ae23500_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020d5ad2e9a0;
T_10 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae25470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d5ae24e30_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000020d5ae24e30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020d5ae24e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d5ae24bb0, 0, 4;
    %load/vec4 v0000020d5ae24e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d5ae24e30_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020d5ae25970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0000020d5ae253d0_0;
    %load/vec4 v0000020d5ae24d90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d5ae24bb0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020d5ae2a0a0;
T_11 ;
    %wait E_0000020d5adbbda0;
    %load/vec4 v0000020d5ae29e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d5ae29ad0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020d5ae298f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000020d5ae29f30_0;
    %assign/vec4 v0000020d5ae29ad0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020d5ad3b150;
T_12 ;
    %wait E_0000020d5adbbce0;
    %load/vec4 v0000020d5ae22380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000020d5ae22600_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020d5ae23000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020d5ae23000_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v0000020d5ae22d80_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000020d5ae22600_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000020d5ae23000_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020d5ae23000_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000020d5ae23000_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020d5ae23000_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020d5ae23000_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v0000020d5ae22d80_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020d5ae22600_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020d5ae23000_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000020d5ae22600_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000020d5ae23000_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020d5adb9df0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000020d5ae2ffd0_0;
    %inv;
    %store/vec4 v0000020d5ae2ffd0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020d5adb9df0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d5ae2ffd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d5ae2fad0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d5ae2fad0_0, 0, 1;
    %vpi_call 2 25 "$readmemh", "sorting_test.txt", v0000020d5ae28270 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000020d5adb9df0;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020d5adb9df0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d5ae24bb0, 4, 0;
    %vpi_call 2 60 "$monitor", $time, " Array: %d %d %d %d %d %d %d %d %d %d ", &A<v0000020d5ae24bb0, 100>, &A<v0000020d5ae24bb0, 101>, &A<v0000020d5ae24bb0, 102>, &A<v0000020d5ae24bb0, 103>, &A<v0000020d5ae24bb0, 104>, &A<v0000020d5ae24bb0, 105>, &A<v0000020d5ae24bb0, 106>, &A<v0000020d5ae24bb0, 107>, &A<v0000020d5ae24bb0, 108>, &A<v0000020d5ae24bb0, 109> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
