
---------- Begin Simulation Statistics ----------
final_tick                                28173641250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    375                       # Simulator instruction rate (inst/s)
host_mem_usage                               10723052                       # Number of bytes of host memory used
host_op_rate                                      384                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45118.21                       # Real time elapsed on the host
host_tick_rate                                 462848                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16903869                       # Number of instructions simulated
sim_ops                                      17305514                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020883                       # Number of seconds simulated
sim_ticks                                 20882881250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.721174                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  833631                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               853071                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1039                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6962                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            862190                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8233                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9795                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1562                       # Number of indirect misses.
system.cpu.branchPred.lookups                  928669                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1266                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5723394                       # Number of instructions committed
system.cpu.committedOps                       5811209                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.174826                       # CPI: cycles per instruction
system.cpu.discardedOps                         17271                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3152283                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            168059                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1590950                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5559093                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314978                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      997                       # number of quiesce instructions executed
system.cpu.numCycles                         18170778                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       997                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3989399     68.65%     68.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2443      0.04%     68.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                 187761      3.23%     71.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1631606     28.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5811209                       # Class of committed instruction
system.cpu.quiesceCycles                     15241832                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12611685                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1519115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              478510                       # Transaction distribution
system.membus.trans_dist::ReadResp             486945                       # Transaction distribution
system.membus.trans_dist::WriteReq             282585                       # Transaction distribution
system.membus.trans_dist::WriteResp            282585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          628                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7957                       # Transaction distribution
system.membus.trans_dist::ReadExReq               332                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7743                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           693                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       750877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        750877                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1504776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1525268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1501754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1501754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3050066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       495488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       495488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       137192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48688468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2272015                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000636                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025211                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2270570     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1445      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2272015                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3813235637                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20780750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            22329015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4310000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17129015                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2936235629                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           39781000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985089                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985089                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3107842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49487756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5209864250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4176108167                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2692353000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3138264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2353698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3138264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8630227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3138264                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2353698                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5491962                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3138264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5491962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5491962                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14122189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2353698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5491962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7845661                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2353698                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       809275                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3162974                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2353698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7845661                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       809275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11008634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       477469                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       477469                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       273408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       273408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1478656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1501754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       923482                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       923482    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       923482                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2149696000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2660740000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1539848818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31382643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1571231460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31382643                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31430529                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62813171                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1571231460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62813171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1634044632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     28244378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1518919905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    803395652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2350559935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    859884409                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1462431148                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2322315557                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     28244378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2378804314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2265826800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4672875492                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       495552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       497024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       495552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       495552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7743                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7766                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23730059                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70488                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23800547                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23730059                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23730059                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23730059                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70488                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23800547                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30539776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30621868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17538368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       477184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              478472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          629                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        47886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1462431148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       809275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3073905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1466362215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1927703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31382643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    803395652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3138264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            839844262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1927703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31430529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2265826800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3138264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       809275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3073905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2306206477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372231000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              864862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      478471                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274037                       # Number of write requests accepted
system.mem_ctrls.readBursts                    478471                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15423689655                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2392015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27981768405                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32239.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58489.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       390                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446285                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  255139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                478470                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    791                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.853234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.111164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.036200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1132      2.22%      2.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1226      2.40%      4.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          817      1.60%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          682      1.34%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          812      1.59%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          796      1.56%     10.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          900      1.76%     12.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          744      1.46%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43911     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1024.441113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1020.820079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           209     44.75%     44.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     13.92%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.21%     58.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     38.97%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.21%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.21%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.64%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.21%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.64%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     586.817987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    241.409999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.044330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            134     28.69%     28.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      3.85%     32.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      4.71%     37.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      3.00%     40.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.43%     40.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.64%     41.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.07%     42.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.64%     43.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      1.07%     44.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.64%     44.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.43%     45.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.21%     45.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.21%     45.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.21%     45.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.21%     46.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.21%     46.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      3.43%     49.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          235     50.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           467                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30617792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17538816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30621804                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17538368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1466.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       839.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1466.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    839.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20882660625                       # Total gap between requests
system.mem_ctrls.avgGap                      27750.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30535424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 47886.112458739386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1462222747.639289617538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 809275.300552695524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3070840.619754039217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1995126.989480917575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31382642.660959441215                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 803349681.452601313591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3138264.266095944215                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       477184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          629                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1398385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27917958610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19082050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43329360                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15428569750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  10113397375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 357927570500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3664945000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69919.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58505.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72007.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43242.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24528727.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    987636.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1365385.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3579047.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10901642440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1129590000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8851784810                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1994                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9555197.342026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2538551.842532                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          997    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        40250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11970125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18647109500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9526531750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2865261                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2865261                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2865261                       # number of overall hits
system.cpu.icache.overall_hits::total         2865261                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7743                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7743                       # number of overall misses
system.cpu.icache.overall_misses::total          7743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337703125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337703125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337703125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337703125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2873004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2873004                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2873004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2873004                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43613.990056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43613.990056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43613.990056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43613.990056                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7743                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7743                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7743                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7743                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    325739750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    325739750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    325739750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    325739750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002695                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002695                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002695                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002695                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42068.933230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42068.933230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42068.933230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42068.933230                       # average overall mshr miss latency
system.cpu.icache.replacements                   7559                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2865261                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2865261                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7743                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337703125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337703125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2873004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2873004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43613.990056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43613.990056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    325739750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    325739750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42068.933230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42068.933230                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.221632                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2353469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7559                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.346607                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.221632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5753750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5753750                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       308005                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           308005                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       308005                       # number of overall hits
system.cpu.dcache.overall_hits::total          308005                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1325                       # number of overall misses
system.cpu.dcache.overall_misses::total          1325                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    100238750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    100238750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    100238750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    100238750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       309330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       309330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       309330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       309330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004283                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004283                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75651.886792                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75651.886792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75651.886792                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75651.886792                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          628                       # number of writebacks
system.cpu.dcache.writebacks::total               628                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77292625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77292625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77292625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77292625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22681250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22681250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003314                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75407.439024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75407.439024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75407.439024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75407.439024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.734782                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.734782                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1026                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       188537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          188537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58016625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58016625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       189284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       189284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77666.164659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77666.164659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1041                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1041                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53609000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22681250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22681250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77357.864358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77357.864358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21787.944284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21787.944284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       119468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         119468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42222125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42222125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       120046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       120046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73048.659170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73048.659170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23683625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23683625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71336.219880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71336.219880                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       750877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       750877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7850607000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7850607000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.250327                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.250327                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       115905                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       115905                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       634972                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       634972                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7558221887                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7558221887                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11903.236500                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11903.236500                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.914149                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23174                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.564752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.914149                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7245362                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7245362                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28173641250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28173833750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    375                       # Simulator instruction rate (inst/s)
host_mem_usage                               10723052                       # Number of bytes of host memory used
host_op_rate                                      384                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45118.35                       # Real time elapsed on the host
host_tick_rate                                 462851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16903878                       # Number of instructions simulated
sim_ops                                      17305529                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020883                       # Number of seconds simulated
sim_ticks                                 20883073750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.720951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  833633                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               853075                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1040                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6964                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            862190                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8233                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9795                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1562                       # Number of indirect misses.
system.cpu.branchPred.lookups                  928676                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1266                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5723403                       # Number of instructions committed
system.cpu.committedOps                       5811224                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.174874                       # CPI: cycles per instruction
system.cpu.discardedOps                         17278                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3152302                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            168059                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1590953                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5559341                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314973                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      997                       # number of quiesce instructions executed
system.cpu.numCycles                         18171086                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       997                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3989407     68.65%     68.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2443      0.04%     68.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                 187767      3.23%     71.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1631606     28.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5811224                       # Class of committed instruction
system.cpu.quiesceCycles                     15241832                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12611745                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1519120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              478510                       # Transaction distribution
system.membus.trans_dist::ReadResp             486948                       # Transaction distribution
system.membus.trans_dist::WriteReq             282585                       # Transaction distribution
system.membus.trans_dist::WriteResp            282585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          630                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7958                       # Transaction distribution
system.membus.trans_dist::ReadExReq               332                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7743                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       750877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        750877                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1504782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1525274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1501754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1501754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3050074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       495552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       495552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       137448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48688788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2272017                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000636                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025211                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2270572     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1445      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2272017                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3813249262                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20780750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            22330765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4310000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17140515                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2936235629                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           39786000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985089                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985089                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3107842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49487756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5209864250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4176108167                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2692353000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3138235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2353677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3138235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8630147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3138235                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2353677                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5491912                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3138235                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5491912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5491912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     14122059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2353677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5491912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7845588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2353677                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       809268                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3162944                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2353677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7845588                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       809268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11008533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       477469                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       477469                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       273408                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       273408                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20520                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1478656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1501754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     48055788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       923482                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       923482    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       923482                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2149696000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2660740000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1539834623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31382353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1571216977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31382353                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31430239                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62812592                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1571216977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62812592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1634029569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     28244118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1518905903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    803388246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2350538268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    859876483                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1462417667                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2322294150                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     28244118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2378782386                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2265805914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4672832418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       495552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       497024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       495552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       495552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7743                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7766                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23729840                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70488                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       23800328                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23729840                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23729840                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23729840                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70488                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      23800328                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30539776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30621996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17538496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       477184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              478474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274039                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        47886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1462417667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       809268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3080006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1466354827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1933815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31382353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    803388246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3138235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            839842650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1933815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31430239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2265805914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3138235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       809268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3080006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2306197477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    739260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000372231000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              864868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      478473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     274039                       # Number of write requests accepted
system.mem_ctrls.readBursts                    478473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   274039                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15423689655                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2392025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27981820905                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32239.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58489.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       390                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   446287                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  255139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                478472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               274039                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    791                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.853234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.111164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.036200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1132      2.22%      2.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1226      2.40%      4.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          817      1.60%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          682      1.34%      7.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          812      1.59%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          796      1.56%     10.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          900      1.76%     12.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          744      1.46%     13.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43911     86.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1024.441113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1020.820079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           209     44.75%     44.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     13.92%     58.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.21%     58.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     38.97%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.21%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.21%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.64%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.21%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.64%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     586.817987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    241.409999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.044330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            134     28.69%     28.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      3.85%     32.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      4.71%     37.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      3.00%     40.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.43%     40.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.64%     41.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.07%     42.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.64%     43.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      1.07%     44.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.64%     44.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.43%     45.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.21%     45.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.21%     45.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.21%     45.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.21%     46.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.21%     46.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      3.43%     49.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          235     50.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           467                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30617920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17538816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30621932                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17538496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1466.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       839.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1466.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    839.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20883103125                       # Total gap between requests
system.mem_ctrls.avgGap                      27751.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30535424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 47885.671044953328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1462209268.882173061371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 809267.840659711277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3076941.678664520849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1995108.598416935420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31382353.376020614058                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 803342276.181924581528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3138235.337602061220                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       477184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          631                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1398385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27917958610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19082050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43381860                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15428569750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  10113397375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 357927570500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3664945000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     69919.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58505.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72007.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43209.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24450982.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    987636.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1365385.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3579047.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10901642440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1129590000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8851977310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1994                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9555197.342026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2538551.842532                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          997    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        40250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11970125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             997                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18647302000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9526531750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2865276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2865276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2865276                       # number of overall hits
system.cpu.icache.overall_hits::total         2865276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7743                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7743                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7743                       # number of overall misses
system.cpu.icache.overall_misses::total          7743                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337745625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337745625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337745625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337745625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2873019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2873019                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2873019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2873019                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43619.478884                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43619.478884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43619.478884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43619.478884                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7743                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7743                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7743                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7743                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    325781000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    325781000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    325781000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    325781000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002695                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002695                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002695                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002695                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42074.260622                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42074.260622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42074.260622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42074.260622                       # average overall mshr miss latency
system.cpu.icache.replacements                   7560                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2865276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2865276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7743                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7743                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337745625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337745625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2873019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2873019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43619.478884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43619.478884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7743                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    325781000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    325781000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42074.260622                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42074.260622                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.221639                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6063711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            758.627674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.221639                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5753781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5753781                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       308009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           308009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       308009                       # number of overall hits
system.cpu.dcache.overall_hits::total          308009                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1327                       # number of overall misses
system.cpu.dcache.overall_misses::total          1327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    100359375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    100359375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    100359375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    100359375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       309336                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       309336                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       309336                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       309336                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004290                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004290                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004290                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75628.767898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75628.767898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75628.767898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75628.767898                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          630                       # number of writebacks
system.cpu.dcache.writebacks::total               630                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77410000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77410000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22681250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22681250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003320                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003320                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75374.878286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75374.878286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75374.878286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75374.878286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.734782                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.734782                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1028                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       188541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          188541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58137250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58137250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       189290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       189290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77619.826435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77619.826435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1041                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1041                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53726375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53726375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22681250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22681250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77304.136691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77304.136691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21787.944284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21787.944284                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       119468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         119468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42222125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42222125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       120046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       120046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73048.659170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73048.659170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9177                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23683625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23683625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71336.219880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71336.219880                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       750877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       750877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7850607000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7850607000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.250327                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.250327                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       115905                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       115905                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       634972                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       634972                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7558221887                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7558221887                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11903.236500                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11903.236500                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.914141                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              312288                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1540                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            202.784416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.914141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7245388                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7245388                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28173833750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
