# Reading G:/DSD/PortableApps/Quartus90sp2Portable/App/Quartus/altera/90sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do SpectAnalyzer_top_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying G:\DSD\PortableApps\Quartus90sp2Portable\App\Quartus\altera\90sp2\modelsim_ase\win32aloem/../modelsim.ini
# 
# vcom -93 -work work {G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg0.vhd}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package spect_pkg0
# -- Compiling package body spect_pkg0
# -- Loading package spect_pkg0
# vcom -93 -work work {G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Compiling package spect_pkg
# -- Compiling package body spect_pkg
# -- Loading package spect_pkg
# vcom -93 -work work {G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity mag_sqr_fft
# -- Compiling architecture rtl of mag_sqr_fft
# vcom -93 -work work {G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity input_buffer
# -- Compiling architecture rtl of input_buffer
# vcom -93 -work work {G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity output_buffer
# -- Compiling architecture rtl of output_buffer
# vcom -93 -work work {G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity ram_sp
# -- Compiling architecture rtl of ram_sp
# vcom -93 -work work {G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package spect_pkg0
# -- Loading package spect_pkg
# -- Compiling entity spectanalyzer_top
# -- Compiling architecture rtl of spectanalyzer_top
# -- Loading entity ram_sp
# -- Loading entity input_buffer
# -- Loading entity mag_sqr_fft
# -- Loading entity output_buffer
# 
project open G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/tb/system/SpectAnalyzer_system
# Loading project SpectAnalyzer_system
