name: RTL CI
on:
  pull_request:
  push:
    paths-ignore:
      - "**.md"
      - "LICENSE"

jobs:
  generate:
    name: Generate Verilog
    runs-on: ubuntu-latest
    steps:
      - name: Checkout code
        uses: actions/checkout@v4

      - name: Setup Bazel
        uses: bazel-contrib/setup-bazel@0.15.0
        with:
          bazelisk-cache: true
          disk-cache: ${{ github.workflow }}
          repository-cache: true

      - name: Emit Verilog
        run: make gen

  simulate:
    name: Run Simulations
    needs: generate
    runs-on: ubuntu-latest
    steps:
      - name: Checkout code
        uses: actions/checkout@v4

      - name: Setup Bazel
        uses: bazel-contrib/setup-bazel@0.15.0
        with:
          bazelisk-cache: true
          disk-cache: ${{ github.workflow }}-sim
          repository-cache: true

      - name: Run Simulations
        run: make run

      - name: Debug Simulations
        run: make debug

  eda:
    name: EDA Flow
    needs: generate
    runs-on: ubuntu-latest
    steps:
      - name: Checkout code
        uses: actions/checkout@v4

      - name: Setup Bazel
        uses: bazel-contrib/setup-bazel@0.15.0
        with:
          bazelisk-cache: true
          disk-cache: ${{ github.workflow }}-eda
          repository-cache: true

      - name: EDA Flow
        run: make eda

  compile_commands:
    name: Clangd Compile Commands Extractor
    runs-on: ubuntu-latest
    steps:
      - name: Checkout code
        uses: actions/checkout@v4

      - name: Setup Bazel
        uses: bazel-contrib/setup-bazel@0.15.0
        with:
          bazelisk-cache: true
          disk-cache: ${{ github.workflow }}
          repository-cache: true

      - name: Run Compile Commands Extractor
        run: bazel run :refresh_compile_commands
