

================================================================
== Vitis HLS Report for 'ethernet_header_inserter'
================================================================
* Date:           Wed Nov  3 14:22:48 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.816 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9|  27.900 ns|  27.900 ns|    1|    1|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                   |                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |              Instance             |             Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |broadcaster_and_mac_request_U0     |broadcaster_and_mac_request     |        2|        2|   6.200 ns|   6.200 ns|    1|    1|      yes|
        |compute_and_insert_ip_checksum_U0  |compute_and_insert_ip_checksum  |        4|        4|  12.400 ns|  12.400 ns|    1|    1|      yes|
        |handle_output_U0                   |handle_output                   |        2|        2|   6.200 ns|   6.200 ns|    1|    1|      yes|
        +-----------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        0|     -|     9276|     4971|    -|
|Instance             |        -|     -|     4684|     2509|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    13960|     7480|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |broadcaster_and_mac_request_U0     |broadcaster_and_mac_request     |        0|   0|   654|   190|    0|
    |compute_and_insert_ip_checksum_U0  |compute_and_insert_ip_checksum  |        0|   0|  2859|  2072|    0|
    |handle_output_U0                   |handle_output                   |        0|   0|  1171|   247|    0|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                              |                                |        0|   0|  4684|  2509|    0|
    +-----------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+------+----+-----+------+------+---------+
    |         Name         | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +----------------------+---------+------+----+-----+------+------+---------+
    |ip_header_checksum_U  |        0|  3092|   0|    -|    16|  1024|    16384|
    |ip_header_out_U       |        0|  3092|   0|    -|    16|  1024|    16384|
    |no_ip_header_out_U    |        0|  3092|   0|    -|    16|  1024|    16384|
    +----------------------+---------+------+----+-----+------+------+---------+
    |Total                 |        0|  9276|   0|    0|    48|  3072|    49152|
    +----------------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+--------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+--------------------------+-----+-----+--------------+--------------------------+--------------+
|dataIn_TDATA              |   in|  512|          axis|           dataIn_V_data_V|       pointer|
|dataIn_TKEEP              |   in|   64|          axis|           dataIn_V_keep_V|       pointer|
|dataIn_TSTRB              |   in|   64|          axis|           dataIn_V_strb_V|       pointer|
|dataIn_TLAST              |   in|    1|          axis|           dataIn_V_last_V|       pointer|
|dataIn_TVALID             |   in|    1|          axis|           dataIn_V_last_V|       pointer|
|dataIn_TREADY             |  out|    1|          axis|           dataIn_V_last_V|       pointer|
|dataOut_TDATA             |  out|  512|          axis|          dataOut_V_data_V|       pointer|
|dataOut_TKEEP             |  out|   64|          axis|          dataOut_V_keep_V|       pointer|
|dataOut_TSTRB             |  out|   64|          axis|          dataOut_V_strb_V|       pointer|
|dataOut_TLAST             |  out|    1|          axis|          dataOut_V_last_V|       pointer|
|dataOut_TVALID            |  out|    1|          axis|          dataOut_V_last_V|       pointer|
|dataOut_TREADY            |   in|    1|          axis|          dataOut_V_last_V|       pointer|
|arpTableReplay_V_TDATA    |   in|  128|          axis|          arpTableReplay_V|       pointer|
|arpTableReplay_V_TVALID   |   in|    1|          axis|          arpTableReplay_V|       pointer|
|arpTableReplay_V_TREADY   |  out|    1|          axis|          arpTableReplay_V|       pointer|
|arpTableRequest_V_TDATA   |  out|   32|          axis|         arpTableRequest_V|       pointer|
|arpTableRequest_V_TVALID  |  out|    1|          axis|         arpTableRequest_V|       pointer|
|arpTableRequest_V_TREADY  |   in|    1|          axis|         arpTableRequest_V|       pointer|
|myMacAddress              |   in|   48|       ap_none|              myMacAddress|       pointer|
|regSubNetMask             |   in|   32|       ap_none|             regSubNetMask|       pointer|
|regDefaultGateway         |   in|   32|       ap_none|         regDefaultGateway|       pointer|
|ap_clk                    |   in|    1|  ap_ctrl_none|  ethernet_header_inserter|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_none|  ethernet_header_inserter|  return value|
+--------------------------+-----+-----+--------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 14 [3/3] (0.85ns)   --->   "%call_ln344 = call void @broadcaster_and_mac_request, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V, i32 %arpTableRequest_V, i32 %regSubNetMask, i32 %regDefaultGateway, i1 %bmr_fsm_state, i1024 %ip_header_out, i1024 %no_ip_header_out" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:344]   --->   Operation 14 'call' 'call_ln344' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/3] (0.00ns)   --->   "%call_ln344 = call void @broadcaster_and_mac_request, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V, i32 %arpTableRequest_V, i32 %regSubNetMask, i32 %regDefaultGateway, i1 %bmr_fsm_state, i1024 %ip_header_out, i1024 %no_ip_header_out" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:344]   --->   Operation 15 'call' 'call_ln344' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/3] (0.00ns)   --->   "%call_ln344 = call void @broadcaster_and_mac_request, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V, i32 %arpTableRequest_V, i32 %regSubNetMask, i32 %regDefaultGateway, i1 %bmr_fsm_state, i1024 %ip_header_out, i1024 %no_ip_header_out" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:344]   --->   Operation 16 'call' 'call_ln344' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [5/5] (0.00ns)   --->   "%call_ln352 = call void @compute_and_insert_ip_checksum, i1024 %ip_header_out, i1024 %ip_header_checksum" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:352]   --->   Operation 17 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [4/5] (0.00ns)   --->   "%call_ln352 = call void @compute_and_insert_ip_checksum, i1024 %ip_header_out, i1024 %ip_header_checksum" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:352]   --->   Operation 18 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [3/5] (0.00ns)   --->   "%call_ln352 = call void @compute_and_insert_ip_checksum, i1024 %ip_header_out, i1024 %ip_header_checksum" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:352]   --->   Operation 19 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 20 [2/5] (0.00ns)   --->   "%call_ln352 = call void @compute_and_insert_ip_checksum, i1024 %ip_header_out, i1024 %ip_header_checksum" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:352]   --->   Operation 20 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 21 [1/5] (0.00ns)   --->   "%call_ln352 = call void @compute_and_insert_ip_checksum, i1024 %ip_header_out, i1024 %ip_header_checksum" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:352]   --->   Operation 21 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.41>
ST_10 : Operation 22 [3/3] (0.41ns)   --->   "%call_ln356 = call void @handle_output, i128 %arpTableReplay_V, i48 %myMacAddress, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i3 %mw_state, i112 %previous_word_data_V, i14 %previous_word_keep_V, i1024 %ip_header_checksum, i1024 %no_ip_header_out" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:356]   --->   Operation 22 'call' 'call_ln356' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.22>
ST_11 : Operation 23 [2/3] (2.22ns)   --->   "%call_ln356 = call void @handle_output, i128 %arpTableReplay_V, i48 %myMacAddress, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i3 %mw_state, i112 %previous_word_data_V, i14 %previous_word_keep_V, i1024 %ip_header_checksum, i1024 %no_ip_header_out" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:356]   --->   Operation 23 'call' 'call_ln356' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 24 [1/3] (0.00ns)   --->   "%call_ln356 = call void @handle_output, i128 %arpTableReplay_V, i48 %myMacAddress, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, i3 %mw_state, i112 %previous_word_data_V, i14 %previous_word_keep_V, i1024 %ip_header_checksum, i1024 %no_ip_header_out" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:356]   --->   Operation 24 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty"   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 26 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ip_header_checksum_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i1024 %ip_header_checksum, i1024 %ip_header_checksum"   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 27 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @ip_header_out_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i1024 %ip_header_out, i1024 %ip_header_out"   --->   Operation 27 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 28 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @no_ip_header_out_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i1024 %no_ip_header_out, i1024 %no_ip_header_out"   --->   Operation 28 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 29 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dataIn_V_data_V, i64 %dataIn_V_keep_V, i64 %dataIn_V_strb_V, i1 %dataIn_V_last_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %dataIn_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dataIn_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dataIn_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dataIn_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dataOut_V_data_V, i64 %dataOut_V_keep_V, i64 %dataOut_V_strb_V, i1 %dataOut_V_last_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %dataOut_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dataOut_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dataOut_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dataOut_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableReplay_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %arpTableReplay_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpTableRequest_V, void @empty_1, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arpTableRequest_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %myMacAddress"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regSubNetMask"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regSubNetMask, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %regDefaultGateway"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regDefaultGateway, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %no_ip_header_out, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ip_header_checksum, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln362 = ret" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:362]   --->   Operation 54 'ret' 'ret_ln362' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ dataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpTableReplay_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpTableRequest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ myMacAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regSubNetMask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regDefaultGateway]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bmr_fsm_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ip_header_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ no_ip_header_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ ip_header_checksum]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ mw_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ previous_word_data_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ previous_word_keep_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln344               (call                ) [ 00000000000000]
call_ln352               (call                ) [ 00000000000000]
call_ln356               (call                ) [ 00000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000000000]
empty                    (specchannel         ) [ 00000000000000]
empty_24                 (specchannel         ) [ 00000000000000]
empty_25                 (specchannel         ) [ 00000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000]
ret_ln362                (ret                 ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataIn_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataIn_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataOut_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dataOut_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dataOut_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dataOut_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arpTableReplay_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableReplay_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arpTableRequest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableRequest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="myMacAddress">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myMacAddress"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="regSubNetMask">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regSubNetMask"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="regDefaultGateway">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regDefaultGateway"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bmr_fsm_state">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmr_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ip_header_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_header_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="no_ip_header_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_ip_header_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ip_header_checksum">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_header_checksum"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mw_state">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mw_state"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="previous_word_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previous_word_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="previous_word_keep_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previous_word_keep_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="broadcaster_and_mac_request"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_and_insert_ip_checksum"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="handle_output"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_header_checksum_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_header_out_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="no_ip_header_out_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="grp_broadcaster_and_mac_request_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="512" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="0" index="3" bw="64" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="0"/>
<pin id="93" dir="0" index="6" bw="32" slack="0"/>
<pin id="94" dir="0" index="7" bw="32" slack="0"/>
<pin id="95" dir="0" index="8" bw="1" slack="0"/>
<pin id="96" dir="0" index="9" bw="1024" slack="0"/>
<pin id="97" dir="0" index="10" bw="1024" slack="0"/>
<pin id="98" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln344/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_compute_and_insert_ip_checksum_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="0" index="2" bw="1024" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln352/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_handle_output_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="48" slack="0"/>
<pin id="122" dir="0" index="3" bw="512" slack="0"/>
<pin id="123" dir="0" index="4" bw="64" slack="0"/>
<pin id="124" dir="0" index="5" bw="64" slack="0"/>
<pin id="125" dir="0" index="6" bw="1" slack="0"/>
<pin id="126" dir="0" index="7" bw="3" slack="0"/>
<pin id="127" dir="0" index="8" bw="112" slack="0"/>
<pin id="128" dir="0" index="9" bw="14" slack="0"/>
<pin id="129" dir="0" index="10" bw="1024" slack="0"/>
<pin id="130" dir="0" index="11" bw="1024" slack="0"/>
<pin id="131" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln356/10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="86" pin=9"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="86" pin=10"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="118" pin=9"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="118" pin=10"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="118" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataOut_V_data_V | {12 }
	Port: dataOut_V_keep_V | {12 }
	Port: dataOut_V_strb_V | {12 }
	Port: dataOut_V_last_V | {12 }
	Port: arpTableRequest_V | {4 }
	Port: bmr_fsm_state | {2 }
	Port: ip_header_out | {3 }
	Port: no_ip_header_out | {3 }
	Port: ip_header_checksum | {9 }
	Port: mw_state | {10 }
	Port: previous_word_data_V | {10 }
	Port: previous_word_keep_V | {10 }
 - Input state : 
	Port: ethernet_header_inserter : dataIn_V_data_V | {2 }
	Port: ethernet_header_inserter : dataIn_V_keep_V | {2 }
	Port: ethernet_header_inserter : dataIn_V_strb_V | {2 }
	Port: ethernet_header_inserter : dataIn_V_last_V | {2 }
	Port: ethernet_header_inserter : arpTableReplay_V | {10 }
	Port: ethernet_header_inserter : myMacAddress | {10 }
	Port: ethernet_header_inserter : regSubNetMask | {2 }
	Port: ethernet_header_inserter : regDefaultGateway | {2 }
	Port: ethernet_header_inserter : bmr_fsm_state | {2 }
	Port: ethernet_header_inserter : ip_header_out | {5 }
	Port: ethernet_header_inserter : no_ip_header_out | {10 }
	Port: ethernet_header_inserter : ip_header_checksum | {10 }
	Port: ethernet_header_inserter : mw_state | {10 }
	Port: ethernet_header_inserter : previous_word_data_V | {10 }
	Port: ethernet_header_inserter : previous_word_keep_V | {10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |   grp_broadcaster_and_mac_request_fu_86   |  0.387  |   645   |    93   |
|   call   | grp_compute_and_insert_ip_checksum_fu_110 |    0    |   2645  |   1909  |
|          |          grp_handle_output_fu_118         | 2.36214 |   2763  |   109   |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           | 2.74914 |   6053  |   2111  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |  6053  |  2111  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  6053  |  2111  |
+-----------+--------+--------+--------+
