#define CATCH_CONFIG_MAIN

#include "catch.hpp"

#include "coreir.h"
#include "coreir-passes/analysis/pass_sim.h"
#include "coreir/passes/transform/rungenerators.h"

#include "../src/simulator/output.hpp"
#include "../src/simulator/sim.hpp"
#include "../src/simulator/utils.hpp"

#include "fuzzing.hpp"

#include <iostream>

using namespace CoreIR;
using namespace CoreIR::Passes;
using namespace std;

namespace CoreIR {

  bool splitNodeEdgesCorrect(const NGraph& g) {

    //assert(false);

    //cout << "Edges" << endl;

    for (auto& ed : g.getEdges()) {
      vdisc source = g.source(ed);
      vdisc target = g.target(ed);

      WireNode sourceNode = g.getNode(source);
      WireNode targetNode = g.getNode(target);

      //cout << (c.first).toString() << " ---> " << (c.second).toString() << endl;

      // Either the first edge is not a register or it is not a receiver
      Wireable* fstParent = g.getNode(source).getWire(); //toSelect(*(c.first.getWire())).getParent();

      bool notRec = !isRegisterInstance(fstParent) ||
      	(sourceNode.isSequential && !(sourceNode.isReceiver));

      if (!notRec) { return false; }

      // Either the second edge is not a register or it is a reciver
      Wireable* sndParent = g.getNode(target).getWire(); //toSelect(*(c.second.getWire())).getParent();
      bool isRec = !isRegisterInstance(sndParent) ||
      	(targetNode.isSequential && targetNode.isReceiver);

      if (!isRec) { return false; }
    }

    return true;

  }

  TEST_CASE("Sequential logic") {

    Context* c = newContext();

    SECTION("Memory primitive") {
      uint width = 16;
      uint depth = 2;
      uint index = 1;

      Type* memoryType = c->Record({
      	  {"clk", c->Named("coreir.clkIn")},
      	    {"write_data", c->BitIn()->Arr(width)},
      	      {"write_addr", c->BitIn()->Arr(index)},
      		{"write_en", c->BitIn()},
      		  {"read_data", c->Bit()->Arr(width)},
      		    {"read_addr", c->BitIn()->Arr(index)}
      	});

      
      Module* memory = c->getGlobal()->newModuleDecl("memory0", memoryType);
      ModuleDef* def = memory->newModuleDef();

      def->addInstance("m0",
      		       "coreir.mem",
      		       {{"width", Const::make(c, width)},{"depth", Const::make(c, depth)}});
		       //      		       {{"init", Const::make(c, BitVector(width*depth,0))}});

      def->connect("self.clk", "m0.clk");
      def->connect("self.write_en", "m0.wen");
      def->connect("self.write_data", "m0.wdata");
      def->connect("self.write_addr", "m0.waddr");
      def->connect("self.read_data", "m0.rdata");
      def->connect("self.read_addr", "m0.raddr");

      memory->setDef(def);

      c->runPasses({"rungenerators"});
      // RunGenerators rg;
      // rg.runOnNamespace(c->getGlobal());

      cout << "Building graph" << endl;

      NGraph g;
      buildOrderedGraph(memory, g);

      SECTION("Checking graph size") {
	REQUIRE(numVertices(g) == 8);
      }

      SECTION("Source mem node in operation graph gets raddr as an input") {
	for (auto& vd : g.getVerts()) {
	  WireNode w = g.getNode(vd);

	  if (w.isSequential && !w.isReceiver) {
	    auto ins = getInputConnections(vd, g);

	    REQUIRE(ins.size() == 1);
	  }
	}
      }
      
      cout << "Done building graph" << endl;

      deque<vdisc> topoOrder = topologicalSort(g);

      SECTION("Compile and run") {
	int s = compileCodeAndRun(topoOrder,
				  g,
				  memory,
				  "./gencode/",
				  "memory",
				  "test_memory.cpp");

      	REQUIRE(s == 0);
      }
      
    }
    
    SECTION("Non standard width register") {
      uint n = 5;

      Type* RegType = c->Record({
	  {"en", c->BitIn()},
	    {"out", c->Array(n, c->Bit())},
	      {"a", c->Array(n, c->BitIn())},
	      {"clk", c->Named("coreir.clkIn")}
	});

      Module* rg = c->getGlobal()->newModuleDecl("offReg", RegType);

      ModuleDef* def = rg->newModuleDef();

      def->addInstance("r", "mantle.reg", {{"width", Const::make(c,n)}, {"has_en", Const::make(c,true)}});

      def->connect("self.en", "r.en");
      def->connect("self.clk", "r.clk");
      def->connect("self.a", "r.in");
      def->connect("r.out", "self.out");

      rg->setDef(def);

      c->runPasses({"rungenerators"});
      // RunGenerators runGen;
      // runGen.runOnNamespace(c->getGlobal());

      NGraph g;
      buildOrderedGraph(rg, g);

      SECTION("Checking number of vertices") {
      	REQUIRE(numVertices(g) == 6);
      }

      cout << "About to topological sort" << endl;
      deque<vdisc> topoOrder = topologicalSort(g);
      cout << "Done topological sorting" << endl;

      REQUIRE(splitNodeEdgesCorrect(g));

      auto str = printCode(topoOrder, g, rg, "reg5.h");
      cout << "CODE STRING" << endl;
      cout << str << endl;

      SECTION("Compile and run") {      
	string outFile = "reg5";

	int s = compileCodeAndRun(topoOrder,
				  g,
				  rg,
				  "./gencode/",
				  outFile,
				  "test_reg5.cpp");

	REQUIRE(s == 0);

      }

    }

    SECTION("Counter") {

      Type* CounterType = c->Record({
	  {"en",c->BitIn()}, 
	    {"out",c->Bit()->Arr(16)}, //Convenient Arr Type Constructor
	      {"clk",c->Named("coreir.clkIn")}, //Named Ref constructor 
		});

      //Now lets create a module declaration. Declarations are specified separately from the definition
      Module* counter = c->getGlobal()->newModuleDecl("counter",CounterType); //use getGlobalFunction
      ModuleDef* def = counter->newModuleDef();

      Values wArg({{"width", Const::make(c,16)}});
      def->addInstance("ai","coreir.add",wArg); // using <namespace>.<module> notation
      def->addInstance("ci","coreir.const",wArg,{{"value", Const::make(c,BitVector(16, 1))}});

      //Reg has default arguments. en/clr/rst are False by default. Init is also 0 by default
      def->addInstance("ri","mantle.reg",{{"width", Const::make(c,16)},{"has_en", Const::make(c,true)}});
    
      //Connections
      def->connect("self.clk","ri.clk");
      def->connect("self.en","ri.en");
      def->connect("ci.out","ai.in0");
      def->connect("ai.out","ri.in");
      def->connect("ri.out","ai.in1");
      def->connect("ri.out","self.out");

      counter->setDef(def);
      counter->print();

      c->runPasses({"rungenerators"});
      // RunGenerators rg;
      // rg.runOnNamespace(c->getGlobal());

      NGraph g;
      buildOrderedGraph(counter, g);

      SECTION("Checking number of vertices") {
      	// clk, en, out, ai, ci, ri_in, ri_out
      	REQUIRE(numVertices(g) == 7);
      }

      cout << "About to topological sort" << endl;
      deque<vdisc> topoOrder = topologicalSort(g);
      cout << "Done topological sorting" << endl;

      REQUIRE(splitNodeEdgesCorrect(g));

      auto str = printCode(topoOrder, g, counter, "counter.h");
      cout << "CODE STRING" << endl;
      cout << str << endl;

      SECTION("Compile and run") {      
	string outFile = "counter";

	int s = compileCodeAndRun(topoOrder,
				  g,
				  counter,
				  "./gencode/",
				  outFile,
				  "test_counter.cpp");

	REQUIRE(s == 0);

      }

      SECTION("Compile and run single cycle test") {      
	string outFile = "counter";

	int s = compileCodeAndRun(topoOrder,
				  g,
				  counter,
				  "./gencode/",
				  outFile,
				  "test_counter_one_cycle.cpp");

	REQUIRE(s == 0);

      }
      
    }

    SECTION("Register chain") {

      Type* regChainType = c->Record({
	  {"en",c->BitIn()},
	    {"ap", c->BitIn()->Arr(16)},
	    {"bp", c->BitIn()->Arr(16)},
	    {"out",c->Bit()->Arr(16)}, //Convenient Arr Type Constructor
	      {"clk",c->Named("coreir.clkIn")}, //Named Ref constructor 
		});

      Module* regChain = c->getGlobal()->newModuleDecl("regChain", regChainType);
      ModuleDef* def = regChain->newModuleDef();
      Values wArg({{"width", Const::make(c,16)}});

      def->addInstance("ai", "coreir.add", wArg);
      def->addInstance("r0","mantle.reg",{{"width", Const::make(c,16)},{"has_en", Const::make(c,true)}});
      def->addInstance("r1","mantle.reg",{{"width", Const::make(c,16)},{"has_en", Const::make(c,true)}});
      def->addInstance("r2","mantle.reg",{{"width", Const::make(c,16)},{"has_en", Const::make(c,true)}});
    
      //Connections
      def->connect("self.clk", "r0.clk");
      def->connect("self.clk", "r1.clk");
      def->connect("self.clk", "r2.clk");
      
      def->connect("self.en", "r0.en");
      def->connect("self.en", "r1.en");
      def->connect("self.en", "r2.en");

      def->connect("self.ap", "r0.in");
      def->connect("r0.out","r1.in");
      def->connect("r1.out","r2.in");
      def->connect("r2.out","ai.in0");

      def->connect("self.bp", "ai.in1");

      def->connect("ai.out","self.out");

      regChain->setDef(def);
      regChain->print();

      c->runPasses({"rungenerators"});
      // RunGenerators rg;
      // rg.runOnNamespace(c->getGlobal());

      NGraph g;
      buildOrderedGraph(regChain, g);

      SECTION("Checking number of vertices") {
	REQUIRE(splitNodeEdgesCorrect(g));	

      	// clk, en, ap, bp, out, ai, r0_in, r0_out, r1_in, r1_out, r2_in, r2_out
      	REQUIRE(numVertices(g) == 12);
      }



      cout << "About to topological sort" << endl;
      deque<vdisc> topoOrder = topologicalSort(g);
      cout << "Done topological sorting" << endl;

      SECTION("Compile and run") {
	int s = compileCode(topoOrder, g, regChain, "./gencode/", "register_chain");
	REQUIRE(s == 0);
      }
      
    }

    SECTION("Register without enable") {

      int n = 8;

      Type* regChainType = c->Record({
	  {"a", c->BitIn()->Arr(n)},
	    {"cout",c->Bit()->Arr(n)},
	      {"clk",c->Named("coreir.clkIn")},
		});

      Module* regChain = c->getGlobal()->newModuleDecl("regChain", regChainType);
      ModuleDef* def = regChain->newModuleDef();

      def->addInstance("r0","mantle.reg",{{"width", Const::make(c,n)},{"has_en", Const::make(c,false)}});
    
      //Connections
      def->connect("self.clk", "r0.clk");
      def->connect("self.a", "r0.in");
      def->connect("r0.out","self.cout");

      regChain->setDef(def);

      c->runPasses({"rungenerators"});
      // RunGenerators rg;
      // rg.runOnNamespace(c->getGlobal());

      NGraph g;
      buildOrderedGraph(regChain, g);

      SECTION("Checking number of vertices") {
	REQUIRE(splitNodeEdgesCorrect(g));	

      	REQUIRE(numVertices(g) == 5);
      }

      cout << "About to topological sort" << endl;
      deque<vdisc> topoOrder = topologicalSort(g);
      cout << "Done topological sorting" << endl;

      SECTION("Compile and run") {
	int s = compileCode(topoOrder, g, regChain, "./gencode/", "register_no_enable");
	REQUIRE(s == 0);
      }
    }

    SECTION("Long (103 bit) Register without enable") {

      int n = 103;

      Type* regChainType = c->Record({
	  {"a", c->BitIn()->Arr(n)},
	    {"cout",c->Bit()->Arr(n)},
	      {"clk",c->Named("coreir.clkIn")},
		});

      Module* regChain = c->getGlobal()->newModuleDecl("regChain", regChainType);
      ModuleDef* def = regChain->newModuleDef();

      def->addInstance("r0","mantle.reg",{{"width", Const::make(c,n)},{"has_en", Const::make(c,false)}});
    
      //Connections
      def->connect("self.clk", "r0.clk");
      def->connect("self.a", "r0.in");
      def->connect("r0.out","self.cout");

      regChain->setDef(def);

      c->runPasses({"rungenerators"});
      // RunGenerators rg;
      // rg.runOnNamespace(c->getGlobal());

      NGraph g;
      buildOrderedGraph(regChain, g);

      SECTION("Checking number of vertices") {
	REQUIRE(splitNodeEdgesCorrect(g));	

      	REQUIRE(numVertices(g) == 5);
      }

      cout << "About to topological sort" << endl;
      deque<vdisc> topoOrder = topologicalSort(g);
      cout << "Done topological sorting" << endl;

      // auto str = printCode(topoOrder, g, regChain, "long_register_no_enable.h");
      // cout << "CODE STRING" << endl;
      // cout << str << endl;

      SECTION("Compile code") {
	//string outFile = "./gencode/long_register_no_enable.cpp";
	int s =
	  compileCode(topoOrder,
		      g,
		      regChain,
		      "./gencode/",
		      "long_register_no_enable"); //compileCode(str, outFile);

	REQUIRE(s == 0);
      }
    }

    SECTION("Clock array") {
      uint n = 16;
      uint nRegs = 3;

      Type* clkArrayType = c->Record({
	  {"clkArr", c->Array(nRegs, c->Named("coreir.clkIn"))},
	    {"a", c->Array(nRegs, c->Array(n, c->BitIn()))},
	      {"b", c->Array(nRegs, c->Array(n, c->Bit()))}
	});

      Module* clkArr = c->getGlobal()->newModuleDecl("clkArr", clkArrayType);

      ModuleDef* def = clkArr->newModuleDef();
      Wireable* self = def->sel("self");

      for (uint i = 0; i < nRegs; i++) {
	string rName = "r" + to_string(i);
	Wireable* r = def->addInstance(rName,
				       "mantle.reg",
				       {{"width", Const::make(c,n)},
					   {"has_en", Const::make(c,false)}});

	def->connect(self->sel("clkArr")->sel(i), r->sel("clk"));
	def->connect(self->sel("a")->sel(i), r->sel("in"));

	def->connect(r->sel("out"), self->sel("b")->sel(i));
      }

      clkArr->setDef(def);

      c->runPasses({"rungenerators"});
      // RunGenerators rg;
      // rg.runOnNamespace(c->getGlobal());

      cout << "Building graph" << endl;

      NGraph g;
      buildOrderedGraph(clkArr, g);

      cout << "Done building graph" << endl;

      SECTION("Checking number of vertices") {
	REQUIRE(splitNodeEdgesCorrect(g));	

      	REQUIRE(numVertices(g) == 9);
      }

      deque<vdisc> topoOrder = topologicalSort(g);

      SECTION("Compile and run") {
	int s = compileCode(topoOrder, g, clkArr, "./gencode/", "clock_array");
	REQUIRE(s == 0);
      }
      
    }

    
    deleteContext(c);

  }
  
}
