<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="547" />
   <clocksource preferredWidth="547" />
   <frequency preferredWidth="530" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1030" x="0" y="0" />
 <generation
   path="C:/Users/HeshDS/Desktop/FYP/project/git/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC" />
 <hdlexample language="VERILOG" />
</preferences>
