// Copyright Â© 2019-2023
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include <vortex.h>
#include <utils.h>
#include <malloc.h>
#include "driver.h"
#include <iostream>
#include <stdio.h>
#include <stdlib.h>
#include <cstdlib>
#include <cstring>
#include <uuid/uuid.h>
#include <unistd.h>
#include <assert.h>
#include <cmath>
#include <sstream>
#include <unordered_map>
#include <array>
#include <algorithm>
#include <memory>
#include <list>

#include <VX_config.h>
#include <VX_types.h>
#include <vortex_afu.h>

#ifdef SCOPE
#include "scope.h"
#endif

using namespace vortex;

#define CMD_MEM_READ        AFU_IMAGE_CMD_MEM_READ
#define CMD_MEM_WRITE       AFU_IMAGE_CMD_MEM_WRITE
#define CMD_RUN             AFU_IMAGE_CMD_RUN
#define CMD_DCR_WRITE       AFU_IMAGE_CMD_DCR_WRITE

#define MMIO_CMD_TYPE       (AFU_IMAGE_MMIO_CMD_TYPE * 4)
#define MMIO_CMD_ARG0       (AFU_IMAGE_MMIO_CMD_ARG0 * 4)
#define MMIO_CMD_ARG1       (AFU_IMAGE_MMIO_CMD_ARG1 * 4)
#define MMIO_CMD_ARG2       (AFU_IMAGE_MMIO_CMD_ARG2 * 4)
#define MMIO_STATUS         (AFU_IMAGE_MMIO_STATUS   * 4)
#define MMIO_DEV_CAPS       (AFU_IMAGE_MMIO_DEV_CAPS * 4)
#define MMIO_ISA_CAPS       (AFU_IMAGE_MMIO_ISA_CAPS * 4)
#define MMIO_SCOPE_READ     (AFU_IMAGE_MMIO_SCOPE_READ * 4)
#define MMIO_SCOPE_WRITE    (AFU_IMAGE_MMIO_SCOPE_WRITE * 4)

#define STATUS_STATE_BITS   8

#define RAM_PAGE_SIZE       4096

#ifndef NDEBUG
#define DBGPRINT(format, ...) do { printf("[VXDRV] " format "", ##__VA_ARGS__); } while (0)
#else
#define DBGPRINT(format, ...) ((void)0)
#endif

#define CHECK_HANDLE(handle, _expr, _cleanup)   \
    auto handle = _expr;                        \
    if (handle == nullptr) {                    \
        printf("[VXDRV] Error: '%s' returned NULL!\n", #_expr); \
        _cleanup                                \
    }

#define CHECK_FPGA_ERR(_expr, _cleanup)              \
    do {                                        \
        auto err = _expr;                       \
        if (err == 0)                           \
            break;                              \
        printf("[VXDRV] Error: '%s' returned %d, %s!\n", #_expr, (int)err, api_.fpgaErrStr(err)); \
        _cleanup                                \
    } while (false)

#define CHECK_ERR(_expr, _cleanup)              \
    do {                                        \
        auto err = _expr;                       \
        if (err == 0)                           \
            break;                              \
        printf("[VXDRV] Error: '%s' returned %d!\n", #_expr, (int)err); \
        _cleanup                                \
    } while (false)

///////////////////////////////////////////////////////////////////////////////

class vx_device {
public:
    vx_device(opae_drv_api_t api)
        : api_(api)
        , fpga_(nullptr)
        , global_mem_(ALLOC_BASE_ADDR, GLOBAL_MEM_SIZE - ALLOC_BASE_ADDR, RAM_PAGE_SIZE, CACHE_BLOCK_SIZE)
        , staging_wsid_(0)
        , staging_ioaddr_(0)
        , staging_ptr_(nullptr)
        , staging_size_(0)
    {}

    ~vx_device() {
        if (fpga_ != nullptr) {
            if (staging_size_ != 0) {
                api_.fpgaReleaseBuffer(fpga_, staging_wsid_);
                staging_size_ = 0;
            }
            api_.fpgaClose(fpga_);
        }

        profiling_remove(profiling_id_);
    }

    int init() {
        fpga_token accel_token;
        fpga_properties filter;
        fpga_guid guid;
        uint32_t num_matches;

        // Set up a filter that will search for an accelerator
        CHECK_FPGA_ERR(api_.fpgaGetProperties(nullptr, &filter), {
            return -1;
        });

        CHECK_FPGA_ERR(api_.fpgaPropertiesSetObjectType(filter, FPGA_ACCELERATOR), {
            api_.fpgaDestroyProperties(&filter);
            return -1;
        });

        // Add the desired UUID to the filter
        std::string s_uuid(AFU_ACCEL_UUID);
        std::replace(s_uuid.begin(), s_uuid.end(), '_', '-');
        uuid_parse(s_uuid.c_str(), guid);
        CHECK_FPGA_ERR(api_.fpgaPropertiesSetGUID(filter, guid), {
            api_.fpgaDestroyProperties(&filter);
            return -1;
        });

        // Do the search across the available FPGA contexts
        CHECK_FPGA_ERR(api_.fpgaEnumerate(&filter, 1, &accel_token, 1, &num_matches), {
            api_.fpgaDestroyProperties(&filter);
            return -1;
        });

        // Not needed anymore
        CHECK_FPGA_ERR(api_.fpgaDestroyProperties(&filter), {
            api_.fpgaDestroyToken(&accel_token);
            return -1;
        });

        if (num_matches < 1) {
            fprintf(stderr, "[VXDRV] Error: accelerator %s not found!\n", AFU_ACCEL_UUID);
            api_.fpgaDestroyToken(&accel_token);
            return -1;
        }

        // Open accelerator
        CHECK_FPGA_ERR(api_.fpgaOpen(accel_token, &fpga_, 0), {
            api_.fpgaDestroyToken(&accel_token);
            return -1;
        });

        // Done with token
        CHECK_FPGA_ERR(api_.fpgaDestroyToken(&accel_token), {
            api_.fpgaClose(fpga_);
            return -1;
        });

        {
            // retrieve FPGA global memory size
            CHECK_FPGA_ERR(api_.fpgaPropertiesGetLocalMemorySize(filter, &global_mem_size_), {
                // assume 8GB as default
                global_mem_size_ = GLOBAL_MEM_SIZE;
            });

            // Load ISA CAPS
            CHECK_FPGA_ERR(api_.fpgaReadMMIO64(fpga_, 0, MMIO_ISA_CAPS, &isa_caps_), {
                api_.fpgaClose(fpga_);
                return -1;
            });

            // Load device CAPS
            CHECK_FPGA_ERR(api_.fpgaReadMMIO64(fpga_, 0, MMIO_DEV_CAPS, &dev_caps_), {
                api_.fpgaClose(fpga_);
                return -1;
            });
        }

    #ifdef SCOPE
        {
            scope_callback_t callback;
            callback.registerWrite = [](vx_device_h hdevice, uint64_t value)->int {
                auto device = (vx_device*)hdevice;
                return device->api_.fpgaWriteMMIO64(device->fpga_, 0, MMIO_SCOPE_WRITE, value);
            };
            callback.registerRead = [](vx_device_h hdevice, uint64_t* value)->int {
                auto device = (vx_device*)hdevice;
                return device->api_.fpgaReadMMIO64(device->fpga_, 0, MMIO_SCOPE_READ, value);
            };
            int ret = vx_scope_start(&callback, this, 0, -1);
            if (ret != 0) {
                api_.fpgaClose(fpga_);
                return ret;
            }
        }
    #endif

        CHECK_ERR(dcr_initialize(this), {
            return err;
        });

        profiling_id_ = profiling_add(this);

        return 0;
    }

    int get_caps(uint32_t caps_id, uint64_t *value) {
        uint64_t _value;

        switch (caps_id) {
        case VX_CAPS_VERSION:
            _value = (dev_caps_ >> 0) & 0xff;
            break;
        case VX_CAPS_NUM_THREADS:
            _value = (dev_caps_ >> 8) & 0xff;
            break;
        case VX_CAPS_NUM_WARPS:
            _value = (dev_caps_ >> 16) & 0xff;
            break;
        case VX_CAPS_NUM_CORES:
            _value = (dev_caps_ >> 24) & 0xffff;
            break;
        case VX_CAPS_NUM_BARRIERS:
            _value = (dev_caps_ >> 40) & 0xff;
            break;
        case VX_CAPS_CACHE_LINE_SIZE:
            _value = CACHE_BLOCK_SIZE;
            break;
        case VX_CAPS_GLOBAL_MEM_SIZE:
            _value = global_mem_size_;
            break;
        case VX_CAPS_LOCAL_MEM_SIZE:
            _value = 1ull << ((dev_caps_ >> 48) & 0xff);
            break;
        case VX_CAPS_LOCAL_MEM_ADDR:
            _value = LMEM_BASE_ADDR;
            break;
        case VX_CAPS_ISA_FLAGS:
            _value = isa_caps_;
            break;
        default:
            fprintf(stderr, "[VXDRV] Error: invalid caps id: %d\n", caps_id);
            std::abort();
            return -1;
        }

        *value = _value;

        return 0;
    }

    int mem_alloc(uint64_t size, int flags, uint64_t* dev_addr) {
        uint64_t addr;
        CHECK_ERR(global_mem_.allocate(size, &addr), {
            return err;
        });
        CHECK_ERR(this->mem_access(addr, size, flags), {
            global_mem_.release(addr);
            return err;
        });
        *dev_addr = addr;
        return 0;
    }

    int mem_reserve(uint64_t dev_addr, uint64_t size, int flags) {
        CHECK_ERR(global_mem_.reserve(dev_addr, size), {
            return err;
        });
        CHECK_ERR(this->mem_access(dev_addr, size, flags), {
            global_mem_.release(dev_addr);
            return err;
        });
        return 0;
    }

    int mem_free(uint64_t dev_addr) {
        return global_mem_.release(dev_addr);
    }

    int mem_access(uint64_t /*dev_addr*/, uint64_t /*size*/, int /*flags*/) {
        return 0;
    }

    int mem_info(uint64_t* mem_free, uint64_t* mem_used) const {
        if (mem_free)
            *mem_free = global_mem_.free();
        if (mem_used)
            *mem_used = global_mem_.allocated();
        return 0;
    }

    int upload(uint64_t dev_addr, const void* host_ptr, uint64_t size) {
        // check alignment
        if (!is_aligned(dev_addr, CACHE_BLOCK_SIZE))
            return -1;

        auto asize = aligned_size(size, CACHE_BLOCK_SIZE);

        // bound checking
        if (dev_addr + asize > global_mem_size_)
            return -1;

        // ensure ready for new command
        if (this->ready_wait(VX_MAX_TIMEOUT) != 0)
            return -1;

        if (this->ensure_staging(asize) != 0)
            return -1;

        // update staging buffer
        memcpy(staging_ptr_, host_ptr, size);

        auto ls_shift = (int)std::log2(CACHE_BLOCK_SIZE);

        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_ARG0, staging_ioaddr_ >> ls_shift), {
            return -1;
        });
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_ARG1, dev_addr >> ls_shift), {
            return -1;
        });
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_ARG2, asize >> ls_shift), {
            return -1;
        });
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_TYPE, CMD_MEM_WRITE), {
            return -1;
        });

        // Wait for the write operation to finish
        if (this->ready_wait(VX_MAX_TIMEOUT) != 0)
            return -1;

        return 0;
    }

    int download(void* host_ptr, uint64_t dev_addr, uint64_t size) {
        // check alignment
        if (!is_aligned(dev_addr, CACHE_BLOCK_SIZE))
            return -1;

        auto asize = aligned_size(size, CACHE_BLOCK_SIZE);

        // bound checking
        if (dev_addr + asize > global_mem_size_)
            return -1;

        // ensure ready for new command
        if (this->ready_wait(VX_MAX_TIMEOUT) != 0)
            return -1;

        if (this->ensure_staging(asize) != 0)
            return -1;

        auto ls_shift = (int)std::log2(CACHE_BLOCK_SIZE);

        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_ARG0, staging_ioaddr_ >> ls_shift), {
            return -1;
        });
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_ARG1, dev_addr >> ls_shift), {
            return -1;
        });
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_ARG2, asize >> ls_shift), {
            return -1;
        });
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_TYPE, CMD_MEM_READ), {
            return -1;
        });

        // Wait for the write operation to finish
        if (this->ready_wait(VX_MAX_TIMEOUT) != 0)
            return -1;

        // read staging buffer
        memcpy(host_ptr, staging_ptr_, size);

        return 0;
    }

    int start(uint64_t krnl_addr, uint64_t args_addr) {
        // set kernel info
        CHECK_ERR(this->dcr_write(VX_DCR_BASE_STARTUP_ADDR0, krnl_addr & 0xffffffff), {
            return err;
        });
        CHECK_ERR(this->dcr_write(VX_DCR_BASE_STARTUP_ADDR1, krnl_addr >> 32), {
            return err;
        });
        CHECK_ERR(this->dcr_write(VX_DCR_BASE_STARTUP_ARG0, args_addr & 0xffffffff), {
            return err;
        });
        CHECK_ERR(this->dcr_write(VX_DCR_BASE_STARTUP_ARG1, args_addr >> 32), {
            return err;
        });

        profiling_begin(profiling_id_);

        // start execution
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_TYPE, CMD_RUN), {
            return -1;
        });

        // clear mpm cache
        mpm_cache_.clear();

        return 0;
    }

    int ready_wait(uint64_t timeout) {
        std::unordered_map<uint32_t, std::stringstream> print_bufs;

        struct timespec sleep_time;
        sleep_time.tv_sec = 0;
        sleep_time.tv_nsec = 1000000;

        // to milliseconds
        uint64_t sleep_time_ms = (sleep_time.tv_sec * 1000) + (sleep_time.tv_nsec / 1000000);

        for (;;) {
            uint64_t status;
            CHECK_FPGA_ERR(api_.fpgaReadMMIO64(fpga_, 0, MMIO_STATUS, &status), {
                return -1;
            });

            // check for console data
            uint32_t cout_data = status >> STATUS_STATE_BITS;
            if (cout_data & 0x1) {
                // retrieve console data
                do {
                    char cout_char = (cout_data >> 1) & 0xff;
                    uint32_t cout_tid = (cout_data >> 9) & 0xff;
                    auto& ss_buf = print_bufs[cout_tid];
                    ss_buf << cout_char;
                    if (cout_char == '\n') {
                        std::cout << std::dec << "#" << cout_tid << ": " << ss_buf.str() << std::flush;
                        ss_buf.str("");
                    }
                    CHECK_FPGA_ERR(api_.fpgaReadMMIO64(fpga_, 0, MMIO_STATUS, &status), {
                        return -1;
                    });
                    cout_data = status >> STATUS_STATE_BITS;
                } while (cout_data & 0x1);
            }

            uint32_t state = status & ((1 << STATUS_STATE_BITS)-1);

            if (0 == state || 0 == timeout) {
                for (auto& buf : print_bufs) {
                    auto str = buf.second.str();
                    if (!str.empty()) {
                        std::cout << "#" << buf.first << ": " << str << std::endl;
                    }
                }
                if (state != 0) {
                    fprintf(stdout, "[VXDRV] ready-wait timed out: state=%d\n", state);
                    return -1;
                }
                break;
            }

            nanosleep(&sleep_time, nullptr);
            timeout -= sleep_time_ms;
        };

        profiling_end(profiling_id_);

        return 0;
    }

    int dcr_write(uint32_t addr, uint32_t value) {
        // write DCR value
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_ARG0, addr), {
            return -1;
        });
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_ARG1, value), {
            return -1;
        });
        CHECK_FPGA_ERR(api_.fpgaWriteMMIO64(fpga_, 0, MMIO_CMD_TYPE, CMD_DCR_WRITE), {
            return -1;
        });
        dcrs_.write(addr, value);
        return 0;
    }

    int dcr_read(uint32_t addr, uint32_t* value) const {
        return dcrs_.read(addr, value);
    }

    int mpm_query(uint32_t addr, uint32_t core_id, uint64_t* value) {
        uint32_t offset = addr - VX_CSR_MPM_BASE;
        if (offset > 31)
            return -1;
        if (mpm_cache_.count(core_id) == 0) {
            uint64_t mpm_mem_addr = IO_MPM_ADDR + core_id * 32 * sizeof(uint64_t);
            CHECK_ERR(this->download(mpm_cache_[core_id].data(), mpm_mem_addr, 32 * sizeof(uint64_t)), {
                return err;
            });
        }
        *value = mpm_cache_.at(core_id).at(offset);
        return 0;
    }

private:

    int ensure_staging(uint64_t size) {
        if (staging_size_ >= size)
            return 0;

        if (staging_size_ != 0) {
            // release existing buffer
            api_.fpgaReleaseBuffer(fpga_, staging_wsid_);
            staging_size_ = 0;
        }

        // allocate new buffer
        CHECK_FPGA_ERR(api_.fpgaPrepareBuffer(fpga_, size, (void**)&staging_ptr_, &staging_wsid_, 0), {
            return -1;
        });

        // get the physical address of the buffer in the accelerator
        CHECK_FPGA_ERR(api_.fpgaGetIOAddress(fpga_, staging_wsid_, &staging_ioaddr_), {
            api_.fpgaReleaseBuffer(fpga_, staging_wsid_);
            return -1;
        });

        staging_size_ = size;

        return 0;
    }

    opae_drv_api_t api_;
    fpga_handle fpga_;
    MemoryAllocator global_mem_;
    DeviceConfig dcrs_;
    uint64_t dev_caps_;
    uint64_t isa_caps_;
    uint64_t global_mem_size_;
    uint64_t staging_wsid_;
    uint64_t staging_ioaddr_;
    uint8_t* staging_ptr_;
    uint64_t staging_size_;
    std::unordered_map<uint32_t, std::array<uint64_t, 32>> mpm_cache_;
    int profiling_id_;
};

struct vx_buffer {
    vx_device* device;
    uint64_t addr;
    uint64_t size;
};

///////////////////////////////////////////////////////////////////////////////

extern int vx_dev_open(vx_device_h* hdevice) {
    if (nullptr == hdevice)
        return  -1;

    opae_drv_api_t api;
    memset(&api, 0, sizeof(opae_drv_api_t));
    if (drv_init(&api) !=0) {
        return -1;
    }

    // allocate device object
    auto device = new vx_device(api);
    if (nullptr == device) {
        return -1;
    }

    // initialize device
    CHECK_ERR(device->init(), {
        return err;
    });

    DBGPRINT("DEV_OPEN: hdevice=%p\n", (void*)device);

    *hdevice = device;

    return 0;
}

extern int vx_dev_close(vx_device_h hdevice) {
    if (nullptr == hdevice)
        return -1;

    DBGPRINT("DEV_CLOSE: hdevice=%p\n", hdevice);

    auto device = ((vx_device*)hdevice);

#ifdef SCOPE
    vx_scope_stop(hdevice);
#endif

    delete device;

    drv_close();

    return 0;
}

extern int vx_dev_caps(vx_device_h hdevice, uint32_t caps_id, uint64_t *value) {
    if (nullptr == hdevice)
        return -1;

    vx_device *device = ((vx_device*)hdevice);

    uint64_t _value;

    CHECK_ERR(device->get_caps(caps_id, &_value), {
        return err;
    });

    DBGPRINT("DEV_CAPS: hdevice=%p, caps_id=%d, value=%ld\n", hdevice, caps_id, _value);

    *value = _value;

    return 0;
}

extern int vx_mem_alloc(vx_device_h hdevice, uint64_t size, int flags, vx_buffer_h* hbuffer) {
    if (nullptr == hdevice
    || nullptr == hbuffer
    || 0 == size)
        return -1;

    DBGPRINT("MEM_ALLOC: size=%ld, flags=0x%d\n", size, flags);

    auto device = ((vx_device*)hdevice);

    uint64_t dev_addr;
    CHECK_ERR(device->mem_alloc(size, flags, &dev_addr), {
        return err;
    });

    auto buffer = new vx_buffer{device, dev_addr, size};
    if (nullptr == buffer) {
        device->mem_free(dev_addr);
        return -1;
    }

    DBGPRINT("MEM_ALLOC: hdevice=%p, size=%ld, flags=0x%d, hbuffer=%p\n", hdevice, size, flags, (void*)buffer);

    *hbuffer = buffer;

    return 0;
}

extern int vx_mem_reserve(vx_device_h hdevice, uint64_t address, uint64_t size, int flags, vx_buffer_h* hbuffer) {
    if (nullptr == hdevice
     || nullptr == hbuffer
     || 0 == size)
        return -1;

    auto device = ((vx_device*)hdevice);

    CHECK_ERR(device->mem_reserve(address, size, flags), {
        return err;
    });

    auto buffer = new vx_buffer{device, address, size};
    if (nullptr == buffer) {
        device->mem_free(address);
        return -1;
    }

    DBGPRINT("MEM_RESERVE: hdevice=%p, address=0x%lx, size=%ld, flags=0x%d, hbuffer=%p\n", hdevice, address, size, flags, (void*)buffer);

    *hbuffer = buffer;

    return 0;
}

extern int vx_mem_free(vx_buffer_h hbuffer) {
    if (nullptr == hbuffer)
        return 0;

    DBGPRINT("MEM_FREE: hbuffer=%p\n", hbuffer);

    auto buffer = ((vx_buffer*)hbuffer);
    auto device = ((vx_device*)buffer->device);

    vx_mem_access(hbuffer, 0, buffer->size, 0);

    int err = device->mem_free(buffer->addr);

    delete buffer;

    return err;
}

extern int vx_mem_access(vx_buffer_h hbuffer, uint64_t offset, uint64_t size, int flags) {
   if (nullptr == hbuffer)
        return -1;

    auto buffer = ((vx_buffer*)hbuffer);
    auto device = ((vx_device*)buffer->device);

    if ((offset + size) > buffer->size)
        return -1;

    DBGPRINT("MEM_ACCESS: hbuffer=%p, offset=%ld, size=%ld, flags=%d\n", hbuffer, offset, size, flags);

    return device->mem_access(buffer->addr + offset, size, flags);
}

extern int vx_mem_address(vx_buffer_h hbuffer, uint64_t* address) {
    if (nullptr == hbuffer)
        return -1;

    auto buffer = ((vx_buffer*)hbuffer);

    DBGPRINT("MEM_ADDRESS: hbuffer=%p, address=0x%lx\n", hbuffer, buffer->addr);

    *address = buffer->addr;

    return 0;
}

extern int vx_mem_info(vx_device_h hdevice, uint64_t* mem_free, uint64_t* mem_used) {
    if (nullptr == hdevice)
        return -1;

    auto device = ((vx_device*)hdevice);

    uint64_t _mem_free, _mem_used;

    CHECK_ERR(device->mem_info(&_mem_free, &_mem_used), {
        return err;
    });

    DBGPRINT("MEM_INFO: hdevice=%p, mem_free=%ld, mem_used=%ld\n", hdevice, _mem_free, _mem_used);

    if (mem_free) {
        *mem_free = _mem_free;
    }

    if (mem_used) {
        *mem_used = _mem_used;
    }

    return 0;
}

extern int vx_copy_to_dev(vx_buffer_h hbuffer, const void* host_ptr, uint64_t dst_offset, uint64_t size) {
    if (nullptr == hbuffer || nullptr == host_ptr)
        return -1;

    auto buffer = ((vx_buffer*)hbuffer);
    auto device = ((vx_device*)buffer->device);

    if ((dst_offset + size) > buffer->size)
        return -1;

    DBGPRINT("COPY_TO_DEV: hbuffer=%p, host_addr=%p, dst_offset=%ld, size=%ld\n", hbuffer, host_ptr, dst_offset, size);

    return device->upload(buffer->addr + dst_offset, host_ptr, size);
}

extern int vx_copy_from_dev(void* host_ptr, vx_buffer_h hbuffer, uint64_t src_offset, uint64_t size) {
    if (nullptr == hbuffer || nullptr == host_ptr)
        return -1;

    auto buffer = ((vx_buffer*)hbuffer);
    auto device = ((vx_device*)buffer->device);

    if ((src_offset + size) > buffer->size)
        return -1;

    DBGPRINT("COPY_FROM_DEV: hbuffer=%p, host_addr=%p, src_offset=%ld, size=%ld\n", hbuffer, host_ptr, src_offset, size);

    return device->download(host_ptr, buffer->addr + src_offset, size);
}

extern int vx_start(vx_device_h hdevice, vx_buffer_h hkernel, vx_buffer_h harguments) {
    if (nullptr == hdevice || nullptr == hkernel || nullptr == harguments)
        return -1;

    DBGPRINT("START: hdevice=%p, hkernel=%p, harguments=%p\n", hdevice, hkernel, harguments);

    auto device = ((vx_device*)hdevice);
    auto kernel = ((vx_buffer*)hkernel);
    auto arguments = ((vx_buffer*)harguments);

    return device->start(kernel->addr, arguments->addr);
}

extern int vx_ready_wait(vx_device_h hdevice, uint64_t timeout) {
    if (nullptr == hdevice)
        return -1;

    DBGPRINT("READY_WAIT: hdevice=%p, timeout=%ld\n", hdevice, timeout);

    auto device = ((vx_device*)hdevice);

    return device->ready_wait(timeout);
}

extern int vx_dcr_read(vx_device_h hdevice, uint32_t addr, uint32_t* value) {
    if (nullptr == hdevice)
        return -1;

    auto device = (vx_device*)hdevice;

    uint32_t _value;

    CHECK_ERR(device->dcr_read(addr, &_value), {
        return err;
    });

    DBGPRINT("DCR_READ: hdevice=%p, addr=0x%x, value=0x%x\n", hdevice, addr, _value);

    *value = _value;

    return 0;
}

extern int vx_dcr_write(vx_device_h hdevice, uint32_t addr, uint32_t value) {
    if (nullptr == hdevice)
        return -1;

    DBGPRINT("DCR_WRITE: hdevice=%p, addr=0x%x, value=0x%x\n", hdevice, addr, value);

    auto device = ((vx_device*)hdevice);

    return device->dcr_write(addr, value);
}

extern int vx_mpm_query(vx_device_h hdevice, uint32_t addr, uint32_t core_id, uint64_t* value) {
    if (nullptr == hdevice)
        return -1;

    auto device = ((vx_device*)hdevice);

    uint64_t _value;

    CHECK_ERR(device->mpm_query(addr, core_id, &_value), {
        return err;
    });

    DBGPRINT("MPM_QUERY: hdevice=%p, addr=0x%x, core_id=%d, value=0x%lx\n", hdevice, addr, core_id, _value);

    *value = _value;

    return 0;
}
