/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_15z;
  wire [38:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [28:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_5z & celloutsig_1_3z);
  assign celloutsig_1_14z = ~(celloutsig_1_8z & celloutsig_1_2z[9]);
  assign celloutsig_0_11z = ~(celloutsig_0_2z & celloutsig_0_6z[10]);
  assign celloutsig_0_20z = ~(celloutsig_0_15z[9] & celloutsig_0_16z[33]);
  assign celloutsig_0_2z = ~(in_data[15] & celloutsig_0_0z);
  assign celloutsig_1_0z = ~(in_data[171] & in_data[184]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  reg [5:0] _08_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 6'h00;
    else _08_ <= { celloutsig_1_2z[27:25], celloutsig_1_10z };
  assign out_data[101:96] = _08_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_15z[12], celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[84:62] > { in_data[33:15], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[187:185], celloutsig_1_0z } < { celloutsig_1_2z[7], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_2z[25:14], celloutsig_1_1z } % { 1'h1, in_data[115:107], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_2z[12], celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, celloutsig_1_6z[2], celloutsig_1_5z };
  assign celloutsig_0_4z = { in_data[9:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[65:48] };
  assign celloutsig_1_15z = { celloutsig_1_6z[0], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_14z } % { 1'h1, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_6z = { celloutsig_0_4z[15:3], celloutsig_0_2z } % { 1'h1, in_data[90:79], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_6z[12:7] % { 1'h1, celloutsig_0_5z[6:2] };
  assign celloutsig_0_26z = { celloutsig_0_4z[11:5], celloutsig_0_20z } % { 1'h1, celloutsig_0_7z[5:0], celloutsig_0_11z };
  assign celloutsig_0_27z = _00_[5:0] % { 1'h1, celloutsig_0_5z[8:4] };
  assign celloutsig_1_9z = { celloutsig_1_2z[28:21], celloutsig_1_8z, celloutsig_1_5z } % { 1'h1, in_data[172:170], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_4z[18:10], celloutsig_0_3z } % { 1'h1, in_data[86:78] };
  assign celloutsig_0_7z = celloutsig_0_4z[9:3] % { 1'h1, celloutsig_0_5z[6:1] };
  assign celloutsig_0_15z = { celloutsig_0_4z[17:4], celloutsig_0_8z } % { 1'h1, celloutsig_0_9z[4:0], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_16z = { in_data[62:41], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_8z } % { 1'h1, celloutsig_0_15z[4:3], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[167:139] % { 1'h1, in_data[178:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_2z[19:15] !== { celloutsig_1_9z[5:3], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_15z[8:0] !== { celloutsig_1_7z[12:5], celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[39:31] !== { in_data[18:11], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[106:105], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } !== { celloutsig_1_2z[28:25], celloutsig_1_0z };
  assign celloutsig_0_0z = ^ in_data[70:64];
  assign celloutsig_0_8z = ^ celloutsig_0_5z[8:2];
  assign celloutsig_0_12z = ^ celloutsig_0_7z[2:0];
  assign celloutsig_1_5z = ^ { in_data[157:156], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_2z[22], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } ~^ { celloutsig_1_2z[4:2], celloutsig_1_1z };
  assign { out_data[128], out_data[39:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
