
SGD-1_v3.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084dc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f4  0800859c  0800859c  0001859c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008c90  08008c90  00018c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008c94  08008c94  00018c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000144  20000000  08008c98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000484  20000148  08008ddc  00020148  2**3
                  ALLOC
  7 ._user_heap_stack 00000604  200005cc  08008ddc  000205cc  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f86b  00000000  00000000  0002016c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000044e3  00000000  00000000  0003f9d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loc    00011f0f  00000000  00000000  00043eba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011a0  00000000  00000000  00055dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000010d0  00000000  00000000  00056f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00013bc8  00000000  00000000  00058040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e76a  00000000  00000000  0006bc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0006a451  00000000  00000000  0008a372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f47c3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003d28  00000000  00000000  000f4818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  000f8540  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  000f860c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000148 	.word	0x20000148
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008584 	.word	0x08008584

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000014c 	.word	0x2000014c
 8000104:	08008584 	.word	0x08008584

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cdrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	1c10      	adds	r0, r2, #0
 8000238:	4662      	mov	r2, ip
 800023a:	468c      	mov	ip, r1
 800023c:	1c19      	adds	r1, r3, #0
 800023e:	4663      	mov	r3, ip
 8000240:	e000      	b.n	8000244 <__aeabi_cdcmpeq>
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_cdcmpeq>:
 8000244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000246:	f001 fe85 	bl	8001f54 <__ledf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	d401      	bmi.n	8000252 <__aeabi_cdcmpeq+0xe>
 800024e:	2100      	movs	r1, #0
 8000250:	42c8      	cmn	r0, r1
 8000252:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000254 <__aeabi_dcmpeq>:
 8000254:	b510      	push	{r4, lr}
 8000256:	f001 fdcf 	bl	8001df8 <__eqdf2>
 800025a:	4240      	negs	r0, r0
 800025c:	3001      	adds	r0, #1
 800025e:	bd10      	pop	{r4, pc}

08000260 <__aeabi_dcmplt>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f001 fe77 	bl	8001f54 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	db01      	blt.n	800026e <__aeabi_dcmplt+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmple>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f001 fe6d 	bl	8001f54 <__ledf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dd01      	ble.n	8000282 <__aeabi_dcmple+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpgt>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f001 fdf1 	bl	8001e70 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	dc01      	bgt.n	8000296 <__aeabi_dcmpgt+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_dcmpge>:
 800029c:	b510      	push	{r4, lr}
 800029e:	f001 fde7 	bl	8001e70 <__gedf2>
 80002a2:	2800      	cmp	r0, #0
 80002a4:	da01      	bge.n	80002aa <__aeabi_dcmpge+0xe>
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	2001      	movs	r0, #1
 80002ac:	bd10      	pop	{r4, pc}
 80002ae:	46c0      	nop			; (mov r8, r8)

080002b0 <__aeabi_cfrcmple>:
 80002b0:	4684      	mov	ip, r0
 80002b2:	1c08      	adds	r0, r1, #0
 80002b4:	4661      	mov	r1, ip
 80002b6:	e7ff      	b.n	80002b8 <__aeabi_cfcmpeq>

080002b8 <__aeabi_cfcmpeq>:
 80002b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002ba:	f000 fb67 	bl	800098c <__lesf2>
 80002be:	2800      	cmp	r0, #0
 80002c0:	d401      	bmi.n	80002c6 <__aeabi_cfcmpeq+0xe>
 80002c2:	2100      	movs	r1, #0
 80002c4:	42c8      	cmn	r0, r1
 80002c6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002c8 <__aeabi_fcmpeq>:
 80002c8:	b510      	push	{r4, lr}
 80002ca:	f000 faeb 	bl	80008a4 <__eqsf2>
 80002ce:	4240      	negs	r0, r0
 80002d0:	3001      	adds	r0, #1
 80002d2:	bd10      	pop	{r4, pc}

080002d4 <__aeabi_fcmplt>:
 80002d4:	b510      	push	{r4, lr}
 80002d6:	f000 fb59 	bl	800098c <__lesf2>
 80002da:	2800      	cmp	r0, #0
 80002dc:	db01      	blt.n	80002e2 <__aeabi_fcmplt+0xe>
 80002de:	2000      	movs	r0, #0
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)

080002e8 <__aeabi_fcmple>:
 80002e8:	b510      	push	{r4, lr}
 80002ea:	f000 fb4f 	bl	800098c <__lesf2>
 80002ee:	2800      	cmp	r0, #0
 80002f0:	dd01      	ble.n	80002f6 <__aeabi_fcmple+0xe>
 80002f2:	2000      	movs	r0, #0
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	2001      	movs	r0, #1
 80002f8:	bd10      	pop	{r4, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)

080002fc <__aeabi_fcmpgt>:
 80002fc:	b510      	push	{r4, lr}
 80002fe:	f000 faf9 	bl	80008f4 <__gesf2>
 8000302:	2800      	cmp	r0, #0
 8000304:	dc01      	bgt.n	800030a <__aeabi_fcmpgt+0xe>
 8000306:	2000      	movs	r0, #0
 8000308:	bd10      	pop	{r4, pc}
 800030a:	2001      	movs	r0, #1
 800030c:	bd10      	pop	{r4, pc}
 800030e:	46c0      	nop			; (mov r8, r8)

08000310 <__aeabi_fcmpge>:
 8000310:	b510      	push	{r4, lr}
 8000312:	f000 faef 	bl	80008f4 <__gesf2>
 8000316:	2800      	cmp	r0, #0
 8000318:	da01      	bge.n	800031e <__aeabi_fcmpge+0xe>
 800031a:	2000      	movs	r0, #0
 800031c:	bd10      	pop	{r4, pc}
 800031e:	2001      	movs	r0, #1
 8000320:	bd10      	pop	{r4, pc}
 8000322:	46c0      	nop			; (mov r8, r8)

08000324 <__aeabi_f2uiz>:
 8000324:	219e      	movs	r1, #158	; 0x9e
 8000326:	b510      	push	{r4, lr}
 8000328:	05c9      	lsls	r1, r1, #23
 800032a:	1c04      	adds	r4, r0, #0
 800032c:	f7ff fff0 	bl	8000310 <__aeabi_fcmpge>
 8000330:	2800      	cmp	r0, #0
 8000332:	d103      	bne.n	800033c <__aeabi_f2uiz+0x18>
 8000334:	1c20      	adds	r0, r4, #0
 8000336:	f000 fe6b 	bl	8001010 <__aeabi_f2iz>
 800033a:	bd10      	pop	{r4, pc}
 800033c:	219e      	movs	r1, #158	; 0x9e
 800033e:	1c20      	adds	r0, r4, #0
 8000340:	05c9      	lsls	r1, r1, #23
 8000342:	f000 fc87 	bl	8000c54 <__aeabi_fsub>
 8000346:	f000 fe63 	bl	8001010 <__aeabi_f2iz>
 800034a:	2380      	movs	r3, #128	; 0x80
 800034c:	061b      	lsls	r3, r3, #24
 800034e:	469c      	mov	ip, r3
 8000350:	4460      	add	r0, ip
 8000352:	e7f2      	b.n	800033a <__aeabi_f2uiz+0x16>

08000354 <__aeabi_fadd>:
 8000354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000356:	4646      	mov	r6, r8
 8000358:	46d6      	mov	lr, sl
 800035a:	464f      	mov	r7, r9
 800035c:	024d      	lsls	r5, r1, #9
 800035e:	0242      	lsls	r2, r0, #9
 8000360:	b5c0      	push	{r6, r7, lr}
 8000362:	0a52      	lsrs	r2, r2, #9
 8000364:	0a6e      	lsrs	r6, r5, #9
 8000366:	0047      	lsls	r7, r0, #1
 8000368:	46b0      	mov	r8, r6
 800036a:	0e3f      	lsrs	r7, r7, #24
 800036c:	004e      	lsls	r6, r1, #1
 800036e:	0fc4      	lsrs	r4, r0, #31
 8000370:	00d0      	lsls	r0, r2, #3
 8000372:	4694      	mov	ip, r2
 8000374:	003b      	movs	r3, r7
 8000376:	4682      	mov	sl, r0
 8000378:	0e36      	lsrs	r6, r6, #24
 800037a:	0fc9      	lsrs	r1, r1, #31
 800037c:	09ad      	lsrs	r5, r5, #6
 800037e:	428c      	cmp	r4, r1
 8000380:	d06d      	beq.n	800045e <__aeabi_fadd+0x10a>
 8000382:	1bb8      	subs	r0, r7, r6
 8000384:	4681      	mov	r9, r0
 8000386:	2800      	cmp	r0, #0
 8000388:	dd4d      	ble.n	8000426 <__aeabi_fadd+0xd2>
 800038a:	2e00      	cmp	r6, #0
 800038c:	d100      	bne.n	8000390 <__aeabi_fadd+0x3c>
 800038e:	e088      	b.n	80004a2 <__aeabi_fadd+0x14e>
 8000390:	2fff      	cmp	r7, #255	; 0xff
 8000392:	d05a      	beq.n	800044a <__aeabi_fadd+0xf6>
 8000394:	2380      	movs	r3, #128	; 0x80
 8000396:	04db      	lsls	r3, r3, #19
 8000398:	431d      	orrs	r5, r3
 800039a:	464b      	mov	r3, r9
 800039c:	2201      	movs	r2, #1
 800039e:	2b1b      	cmp	r3, #27
 80003a0:	dc0a      	bgt.n	80003b8 <__aeabi_fadd+0x64>
 80003a2:	002b      	movs	r3, r5
 80003a4:	464a      	mov	r2, r9
 80003a6:	4649      	mov	r1, r9
 80003a8:	40d3      	lsrs	r3, r2
 80003aa:	2220      	movs	r2, #32
 80003ac:	1a52      	subs	r2, r2, r1
 80003ae:	4095      	lsls	r5, r2
 80003b0:	002a      	movs	r2, r5
 80003b2:	1e55      	subs	r5, r2, #1
 80003b4:	41aa      	sbcs	r2, r5
 80003b6:	431a      	orrs	r2, r3
 80003b8:	4653      	mov	r3, sl
 80003ba:	1a9a      	subs	r2, r3, r2
 80003bc:	0153      	lsls	r3, r2, #5
 80003be:	d400      	bmi.n	80003c2 <__aeabi_fadd+0x6e>
 80003c0:	e0b9      	b.n	8000536 <__aeabi_fadd+0x1e2>
 80003c2:	0192      	lsls	r2, r2, #6
 80003c4:	0996      	lsrs	r6, r2, #6
 80003c6:	0030      	movs	r0, r6
 80003c8:	f002 fd32 	bl	8002e30 <__clzsi2>
 80003cc:	3805      	subs	r0, #5
 80003ce:	4086      	lsls	r6, r0
 80003d0:	4287      	cmp	r7, r0
 80003d2:	dd00      	ble.n	80003d6 <__aeabi_fadd+0x82>
 80003d4:	e0d4      	b.n	8000580 <__aeabi_fadd+0x22c>
 80003d6:	0033      	movs	r3, r6
 80003d8:	1bc7      	subs	r7, r0, r7
 80003da:	2020      	movs	r0, #32
 80003dc:	3701      	adds	r7, #1
 80003de:	40fb      	lsrs	r3, r7
 80003e0:	1bc7      	subs	r7, r0, r7
 80003e2:	40be      	lsls	r6, r7
 80003e4:	0032      	movs	r2, r6
 80003e6:	1e56      	subs	r6, r2, #1
 80003e8:	41b2      	sbcs	r2, r6
 80003ea:	2700      	movs	r7, #0
 80003ec:	431a      	orrs	r2, r3
 80003ee:	0753      	lsls	r3, r2, #29
 80003f0:	d004      	beq.n	80003fc <__aeabi_fadd+0xa8>
 80003f2:	230f      	movs	r3, #15
 80003f4:	4013      	ands	r3, r2
 80003f6:	2b04      	cmp	r3, #4
 80003f8:	d000      	beq.n	80003fc <__aeabi_fadd+0xa8>
 80003fa:	3204      	adds	r2, #4
 80003fc:	0153      	lsls	r3, r2, #5
 80003fe:	d400      	bmi.n	8000402 <__aeabi_fadd+0xae>
 8000400:	e09c      	b.n	800053c <__aeabi_fadd+0x1e8>
 8000402:	1c7b      	adds	r3, r7, #1
 8000404:	2ffe      	cmp	r7, #254	; 0xfe
 8000406:	d100      	bne.n	800040a <__aeabi_fadd+0xb6>
 8000408:	e09a      	b.n	8000540 <__aeabi_fadd+0x1ec>
 800040a:	0192      	lsls	r2, r2, #6
 800040c:	0a52      	lsrs	r2, r2, #9
 800040e:	4694      	mov	ip, r2
 8000410:	b2db      	uxtb	r3, r3
 8000412:	05d8      	lsls	r0, r3, #23
 8000414:	4663      	mov	r3, ip
 8000416:	07e4      	lsls	r4, r4, #31
 8000418:	4318      	orrs	r0, r3
 800041a:	4320      	orrs	r0, r4
 800041c:	bce0      	pop	{r5, r6, r7}
 800041e:	46ba      	mov	sl, r7
 8000420:	46b1      	mov	r9, r6
 8000422:	46a8      	mov	r8, r5
 8000424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000426:	2800      	cmp	r0, #0
 8000428:	d049      	beq.n	80004be <__aeabi_fadd+0x16a>
 800042a:	1bf3      	subs	r3, r6, r7
 800042c:	2f00      	cmp	r7, #0
 800042e:	d000      	beq.n	8000432 <__aeabi_fadd+0xde>
 8000430:	e0b6      	b.n	80005a0 <__aeabi_fadd+0x24c>
 8000432:	4652      	mov	r2, sl
 8000434:	2a00      	cmp	r2, #0
 8000436:	d060      	beq.n	80004fa <__aeabi_fadd+0x1a6>
 8000438:	3b01      	subs	r3, #1
 800043a:	2b00      	cmp	r3, #0
 800043c:	d100      	bne.n	8000440 <__aeabi_fadd+0xec>
 800043e:	e0fc      	b.n	800063a <__aeabi_fadd+0x2e6>
 8000440:	2eff      	cmp	r6, #255	; 0xff
 8000442:	d000      	beq.n	8000446 <__aeabi_fadd+0xf2>
 8000444:	e0b4      	b.n	80005b0 <__aeabi_fadd+0x25c>
 8000446:	000c      	movs	r4, r1
 8000448:	4642      	mov	r2, r8
 800044a:	2a00      	cmp	r2, #0
 800044c:	d078      	beq.n	8000540 <__aeabi_fadd+0x1ec>
 800044e:	2080      	movs	r0, #128	; 0x80
 8000450:	03c0      	lsls	r0, r0, #15
 8000452:	4310      	orrs	r0, r2
 8000454:	0242      	lsls	r2, r0, #9
 8000456:	0a53      	lsrs	r3, r2, #9
 8000458:	469c      	mov	ip, r3
 800045a:	23ff      	movs	r3, #255	; 0xff
 800045c:	e7d9      	b.n	8000412 <__aeabi_fadd+0xbe>
 800045e:	1bb9      	subs	r1, r7, r6
 8000460:	2900      	cmp	r1, #0
 8000462:	dd71      	ble.n	8000548 <__aeabi_fadd+0x1f4>
 8000464:	2e00      	cmp	r6, #0
 8000466:	d03f      	beq.n	80004e8 <__aeabi_fadd+0x194>
 8000468:	2fff      	cmp	r7, #255	; 0xff
 800046a:	d0ee      	beq.n	800044a <__aeabi_fadd+0xf6>
 800046c:	2380      	movs	r3, #128	; 0x80
 800046e:	04db      	lsls	r3, r3, #19
 8000470:	431d      	orrs	r5, r3
 8000472:	2201      	movs	r2, #1
 8000474:	291b      	cmp	r1, #27
 8000476:	dc07      	bgt.n	8000488 <__aeabi_fadd+0x134>
 8000478:	002a      	movs	r2, r5
 800047a:	2320      	movs	r3, #32
 800047c:	40ca      	lsrs	r2, r1
 800047e:	1a59      	subs	r1, r3, r1
 8000480:	408d      	lsls	r5, r1
 8000482:	1e6b      	subs	r3, r5, #1
 8000484:	419d      	sbcs	r5, r3
 8000486:	432a      	orrs	r2, r5
 8000488:	4452      	add	r2, sl
 800048a:	0153      	lsls	r3, r2, #5
 800048c:	d553      	bpl.n	8000536 <__aeabi_fadd+0x1e2>
 800048e:	3701      	adds	r7, #1
 8000490:	2fff      	cmp	r7, #255	; 0xff
 8000492:	d055      	beq.n	8000540 <__aeabi_fadd+0x1ec>
 8000494:	2301      	movs	r3, #1
 8000496:	497b      	ldr	r1, [pc, #492]	; (8000684 <__aeabi_fadd+0x330>)
 8000498:	4013      	ands	r3, r2
 800049a:	0852      	lsrs	r2, r2, #1
 800049c:	400a      	ands	r2, r1
 800049e:	431a      	orrs	r2, r3
 80004a0:	e7a5      	b.n	80003ee <__aeabi_fadd+0x9a>
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d02c      	beq.n	8000500 <__aeabi_fadd+0x1ac>
 80004a6:	2301      	movs	r3, #1
 80004a8:	425b      	negs	r3, r3
 80004aa:	469c      	mov	ip, r3
 80004ac:	44e1      	add	r9, ip
 80004ae:	464b      	mov	r3, r9
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_fadd+0x162>
 80004b4:	e0ad      	b.n	8000612 <__aeabi_fadd+0x2be>
 80004b6:	2fff      	cmp	r7, #255	; 0xff
 80004b8:	d000      	beq.n	80004bc <__aeabi_fadd+0x168>
 80004ba:	e76e      	b.n	800039a <__aeabi_fadd+0x46>
 80004bc:	e7c5      	b.n	800044a <__aeabi_fadd+0xf6>
 80004be:	20fe      	movs	r0, #254	; 0xfe
 80004c0:	1c7e      	adds	r6, r7, #1
 80004c2:	4230      	tst	r0, r6
 80004c4:	d160      	bne.n	8000588 <__aeabi_fadd+0x234>
 80004c6:	2f00      	cmp	r7, #0
 80004c8:	d000      	beq.n	80004cc <__aeabi_fadd+0x178>
 80004ca:	e093      	b.n	80005f4 <__aeabi_fadd+0x2a0>
 80004cc:	4652      	mov	r2, sl
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	d100      	bne.n	80004d4 <__aeabi_fadd+0x180>
 80004d2:	e0b6      	b.n	8000642 <__aeabi_fadd+0x2ee>
 80004d4:	2d00      	cmp	r5, #0
 80004d6:	d09c      	beq.n	8000412 <__aeabi_fadd+0xbe>
 80004d8:	1b52      	subs	r2, r2, r5
 80004da:	0150      	lsls	r0, r2, #5
 80004dc:	d400      	bmi.n	80004e0 <__aeabi_fadd+0x18c>
 80004de:	e0c3      	b.n	8000668 <__aeabi_fadd+0x314>
 80004e0:	4653      	mov	r3, sl
 80004e2:	000c      	movs	r4, r1
 80004e4:	1aea      	subs	r2, r5, r3
 80004e6:	e782      	b.n	80003ee <__aeabi_fadd+0x9a>
 80004e8:	2d00      	cmp	r5, #0
 80004ea:	d009      	beq.n	8000500 <__aeabi_fadd+0x1ac>
 80004ec:	3901      	subs	r1, #1
 80004ee:	2900      	cmp	r1, #0
 80004f0:	d100      	bne.n	80004f4 <__aeabi_fadd+0x1a0>
 80004f2:	e08b      	b.n	800060c <__aeabi_fadd+0x2b8>
 80004f4:	2fff      	cmp	r7, #255	; 0xff
 80004f6:	d1bc      	bne.n	8000472 <__aeabi_fadd+0x11e>
 80004f8:	e7a7      	b.n	800044a <__aeabi_fadd+0xf6>
 80004fa:	000c      	movs	r4, r1
 80004fc:	4642      	mov	r2, r8
 80004fe:	0037      	movs	r7, r6
 8000500:	2fff      	cmp	r7, #255	; 0xff
 8000502:	d0a2      	beq.n	800044a <__aeabi_fadd+0xf6>
 8000504:	0252      	lsls	r2, r2, #9
 8000506:	0a53      	lsrs	r3, r2, #9
 8000508:	469c      	mov	ip, r3
 800050a:	b2fb      	uxtb	r3, r7
 800050c:	e781      	b.n	8000412 <__aeabi_fadd+0xbe>
 800050e:	21fe      	movs	r1, #254	; 0xfe
 8000510:	3701      	adds	r7, #1
 8000512:	4239      	tst	r1, r7
 8000514:	d165      	bne.n	80005e2 <__aeabi_fadd+0x28e>
 8000516:	2b00      	cmp	r3, #0
 8000518:	d17e      	bne.n	8000618 <__aeabi_fadd+0x2c4>
 800051a:	2800      	cmp	r0, #0
 800051c:	d100      	bne.n	8000520 <__aeabi_fadd+0x1cc>
 800051e:	e0aa      	b.n	8000676 <__aeabi_fadd+0x322>
 8000520:	2d00      	cmp	r5, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_fadd+0x1d2>
 8000524:	e775      	b.n	8000412 <__aeabi_fadd+0xbe>
 8000526:	002a      	movs	r2, r5
 8000528:	4452      	add	r2, sl
 800052a:	2700      	movs	r7, #0
 800052c:	0153      	lsls	r3, r2, #5
 800052e:	d502      	bpl.n	8000536 <__aeabi_fadd+0x1e2>
 8000530:	4b55      	ldr	r3, [pc, #340]	; (8000688 <__aeabi_fadd+0x334>)
 8000532:	3701      	adds	r7, #1
 8000534:	401a      	ands	r2, r3
 8000536:	0753      	lsls	r3, r2, #29
 8000538:	d000      	beq.n	800053c <__aeabi_fadd+0x1e8>
 800053a:	e75a      	b.n	80003f2 <__aeabi_fadd+0x9e>
 800053c:	08d2      	lsrs	r2, r2, #3
 800053e:	e7df      	b.n	8000500 <__aeabi_fadd+0x1ac>
 8000540:	2200      	movs	r2, #0
 8000542:	23ff      	movs	r3, #255	; 0xff
 8000544:	4694      	mov	ip, r2
 8000546:	e764      	b.n	8000412 <__aeabi_fadd+0xbe>
 8000548:	2900      	cmp	r1, #0
 800054a:	d0e0      	beq.n	800050e <__aeabi_fadd+0x1ba>
 800054c:	1bf3      	subs	r3, r6, r7
 800054e:	2f00      	cmp	r7, #0
 8000550:	d03e      	beq.n	80005d0 <__aeabi_fadd+0x27c>
 8000552:	2eff      	cmp	r6, #255	; 0xff
 8000554:	d100      	bne.n	8000558 <__aeabi_fadd+0x204>
 8000556:	e777      	b.n	8000448 <__aeabi_fadd+0xf4>
 8000558:	2280      	movs	r2, #128	; 0x80
 800055a:	0001      	movs	r1, r0
 800055c:	04d2      	lsls	r2, r2, #19
 800055e:	4311      	orrs	r1, r2
 8000560:	468a      	mov	sl, r1
 8000562:	2201      	movs	r2, #1
 8000564:	2b1b      	cmp	r3, #27
 8000566:	dc08      	bgt.n	800057a <__aeabi_fadd+0x226>
 8000568:	4652      	mov	r2, sl
 800056a:	2120      	movs	r1, #32
 800056c:	4650      	mov	r0, sl
 800056e:	40da      	lsrs	r2, r3
 8000570:	1acb      	subs	r3, r1, r3
 8000572:	4098      	lsls	r0, r3
 8000574:	1e43      	subs	r3, r0, #1
 8000576:	4198      	sbcs	r0, r3
 8000578:	4302      	orrs	r2, r0
 800057a:	0037      	movs	r7, r6
 800057c:	1952      	adds	r2, r2, r5
 800057e:	e784      	b.n	800048a <__aeabi_fadd+0x136>
 8000580:	4a41      	ldr	r2, [pc, #260]	; (8000688 <__aeabi_fadd+0x334>)
 8000582:	1a3f      	subs	r7, r7, r0
 8000584:	4032      	ands	r2, r6
 8000586:	e732      	b.n	80003ee <__aeabi_fadd+0x9a>
 8000588:	4653      	mov	r3, sl
 800058a:	1b5e      	subs	r6, r3, r5
 800058c:	0173      	lsls	r3, r6, #5
 800058e:	d42d      	bmi.n	80005ec <__aeabi_fadd+0x298>
 8000590:	2e00      	cmp	r6, #0
 8000592:	d000      	beq.n	8000596 <__aeabi_fadd+0x242>
 8000594:	e717      	b.n	80003c6 <__aeabi_fadd+0x72>
 8000596:	2200      	movs	r2, #0
 8000598:	2400      	movs	r4, #0
 800059a:	2300      	movs	r3, #0
 800059c:	4694      	mov	ip, r2
 800059e:	e738      	b.n	8000412 <__aeabi_fadd+0xbe>
 80005a0:	2eff      	cmp	r6, #255	; 0xff
 80005a2:	d100      	bne.n	80005a6 <__aeabi_fadd+0x252>
 80005a4:	e74f      	b.n	8000446 <__aeabi_fadd+0xf2>
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	4650      	mov	r0, sl
 80005aa:	04d2      	lsls	r2, r2, #19
 80005ac:	4310      	orrs	r0, r2
 80005ae:	4682      	mov	sl, r0
 80005b0:	2201      	movs	r2, #1
 80005b2:	2b1b      	cmp	r3, #27
 80005b4:	dc08      	bgt.n	80005c8 <__aeabi_fadd+0x274>
 80005b6:	4652      	mov	r2, sl
 80005b8:	2420      	movs	r4, #32
 80005ba:	4650      	mov	r0, sl
 80005bc:	40da      	lsrs	r2, r3
 80005be:	1ae3      	subs	r3, r4, r3
 80005c0:	4098      	lsls	r0, r3
 80005c2:	1e43      	subs	r3, r0, #1
 80005c4:	4198      	sbcs	r0, r3
 80005c6:	4302      	orrs	r2, r0
 80005c8:	000c      	movs	r4, r1
 80005ca:	0037      	movs	r7, r6
 80005cc:	1aaa      	subs	r2, r5, r2
 80005ce:	e6f5      	b.n	80003bc <__aeabi_fadd+0x68>
 80005d0:	2800      	cmp	r0, #0
 80005d2:	d093      	beq.n	80004fc <__aeabi_fadd+0x1a8>
 80005d4:	3b01      	subs	r3, #1
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d04f      	beq.n	800067a <__aeabi_fadd+0x326>
 80005da:	2eff      	cmp	r6, #255	; 0xff
 80005dc:	d1c1      	bne.n	8000562 <__aeabi_fadd+0x20e>
 80005de:	4642      	mov	r2, r8
 80005e0:	e733      	b.n	800044a <__aeabi_fadd+0xf6>
 80005e2:	2fff      	cmp	r7, #255	; 0xff
 80005e4:	d0ac      	beq.n	8000540 <__aeabi_fadd+0x1ec>
 80005e6:	4455      	add	r5, sl
 80005e8:	086a      	lsrs	r2, r5, #1
 80005ea:	e7a4      	b.n	8000536 <__aeabi_fadd+0x1e2>
 80005ec:	4653      	mov	r3, sl
 80005ee:	000c      	movs	r4, r1
 80005f0:	1aee      	subs	r6, r5, r3
 80005f2:	e6e8      	b.n	80003c6 <__aeabi_fadd+0x72>
 80005f4:	4653      	mov	r3, sl
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d128      	bne.n	800064c <__aeabi_fadd+0x2f8>
 80005fa:	2d00      	cmp	r5, #0
 80005fc:	d000      	beq.n	8000600 <__aeabi_fadd+0x2ac>
 80005fe:	e722      	b.n	8000446 <__aeabi_fadd+0xf2>
 8000600:	2380      	movs	r3, #128	; 0x80
 8000602:	03db      	lsls	r3, r3, #15
 8000604:	469c      	mov	ip, r3
 8000606:	2400      	movs	r4, #0
 8000608:	23ff      	movs	r3, #255	; 0xff
 800060a:	e702      	b.n	8000412 <__aeabi_fadd+0xbe>
 800060c:	002a      	movs	r2, r5
 800060e:	4452      	add	r2, sl
 8000610:	e73b      	b.n	800048a <__aeabi_fadd+0x136>
 8000612:	4653      	mov	r3, sl
 8000614:	1b5a      	subs	r2, r3, r5
 8000616:	e6d1      	b.n	80003bc <__aeabi_fadd+0x68>
 8000618:	2800      	cmp	r0, #0
 800061a:	d100      	bne.n	800061e <__aeabi_fadd+0x2ca>
 800061c:	e714      	b.n	8000448 <__aeabi_fadd+0xf4>
 800061e:	2d00      	cmp	r5, #0
 8000620:	d100      	bne.n	8000624 <__aeabi_fadd+0x2d0>
 8000622:	e712      	b.n	800044a <__aeabi_fadd+0xf6>
 8000624:	2380      	movs	r3, #128	; 0x80
 8000626:	03db      	lsls	r3, r3, #15
 8000628:	421a      	tst	r2, r3
 800062a:	d100      	bne.n	800062e <__aeabi_fadd+0x2da>
 800062c:	e70d      	b.n	800044a <__aeabi_fadd+0xf6>
 800062e:	4641      	mov	r1, r8
 8000630:	4219      	tst	r1, r3
 8000632:	d000      	beq.n	8000636 <__aeabi_fadd+0x2e2>
 8000634:	e709      	b.n	800044a <__aeabi_fadd+0xf6>
 8000636:	4642      	mov	r2, r8
 8000638:	e707      	b.n	800044a <__aeabi_fadd+0xf6>
 800063a:	000c      	movs	r4, r1
 800063c:	0037      	movs	r7, r6
 800063e:	1aaa      	subs	r2, r5, r2
 8000640:	e6bc      	b.n	80003bc <__aeabi_fadd+0x68>
 8000642:	2d00      	cmp	r5, #0
 8000644:	d013      	beq.n	800066e <__aeabi_fadd+0x31a>
 8000646:	000c      	movs	r4, r1
 8000648:	46c4      	mov	ip, r8
 800064a:	e6e2      	b.n	8000412 <__aeabi_fadd+0xbe>
 800064c:	2d00      	cmp	r5, #0
 800064e:	d100      	bne.n	8000652 <__aeabi_fadd+0x2fe>
 8000650:	e6fb      	b.n	800044a <__aeabi_fadd+0xf6>
 8000652:	2380      	movs	r3, #128	; 0x80
 8000654:	03db      	lsls	r3, r3, #15
 8000656:	421a      	tst	r2, r3
 8000658:	d100      	bne.n	800065c <__aeabi_fadd+0x308>
 800065a:	e6f6      	b.n	800044a <__aeabi_fadd+0xf6>
 800065c:	4640      	mov	r0, r8
 800065e:	4218      	tst	r0, r3
 8000660:	d000      	beq.n	8000664 <__aeabi_fadd+0x310>
 8000662:	e6f2      	b.n	800044a <__aeabi_fadd+0xf6>
 8000664:	000c      	movs	r4, r1
 8000666:	e6ef      	b.n	8000448 <__aeabi_fadd+0xf4>
 8000668:	2a00      	cmp	r2, #0
 800066a:	d000      	beq.n	800066e <__aeabi_fadd+0x31a>
 800066c:	e763      	b.n	8000536 <__aeabi_fadd+0x1e2>
 800066e:	2200      	movs	r2, #0
 8000670:	2400      	movs	r4, #0
 8000672:	4694      	mov	ip, r2
 8000674:	e6cd      	b.n	8000412 <__aeabi_fadd+0xbe>
 8000676:	46c4      	mov	ip, r8
 8000678:	e6cb      	b.n	8000412 <__aeabi_fadd+0xbe>
 800067a:	002a      	movs	r2, r5
 800067c:	0037      	movs	r7, r6
 800067e:	4452      	add	r2, sl
 8000680:	e703      	b.n	800048a <__aeabi_fadd+0x136>
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	7dffffff 	.word	0x7dffffff
 8000688:	fbffffff 	.word	0xfbffffff

0800068c <__aeabi_fdiv>:
 800068c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800068e:	464f      	mov	r7, r9
 8000690:	4646      	mov	r6, r8
 8000692:	46d6      	mov	lr, sl
 8000694:	0245      	lsls	r5, r0, #9
 8000696:	b5c0      	push	{r6, r7, lr}
 8000698:	0047      	lsls	r7, r0, #1
 800069a:	1c0c      	adds	r4, r1, #0
 800069c:	0a6d      	lsrs	r5, r5, #9
 800069e:	0e3f      	lsrs	r7, r7, #24
 80006a0:	0fc6      	lsrs	r6, r0, #31
 80006a2:	2f00      	cmp	r7, #0
 80006a4:	d066      	beq.n	8000774 <__aeabi_fdiv+0xe8>
 80006a6:	2fff      	cmp	r7, #255	; 0xff
 80006a8:	d06c      	beq.n	8000784 <__aeabi_fdiv+0xf8>
 80006aa:	2300      	movs	r3, #0
 80006ac:	00ea      	lsls	r2, r5, #3
 80006ae:	2580      	movs	r5, #128	; 0x80
 80006b0:	4699      	mov	r9, r3
 80006b2:	469a      	mov	sl, r3
 80006b4:	04ed      	lsls	r5, r5, #19
 80006b6:	4315      	orrs	r5, r2
 80006b8:	3f7f      	subs	r7, #127	; 0x7f
 80006ba:	0260      	lsls	r0, r4, #9
 80006bc:	0061      	lsls	r1, r4, #1
 80006be:	0a43      	lsrs	r3, r0, #9
 80006c0:	4698      	mov	r8, r3
 80006c2:	0e09      	lsrs	r1, r1, #24
 80006c4:	0fe4      	lsrs	r4, r4, #31
 80006c6:	2900      	cmp	r1, #0
 80006c8:	d048      	beq.n	800075c <__aeabi_fdiv+0xd0>
 80006ca:	29ff      	cmp	r1, #255	; 0xff
 80006cc:	d010      	beq.n	80006f0 <__aeabi_fdiv+0x64>
 80006ce:	2280      	movs	r2, #128	; 0x80
 80006d0:	00d8      	lsls	r0, r3, #3
 80006d2:	04d2      	lsls	r2, r2, #19
 80006d4:	4302      	orrs	r2, r0
 80006d6:	4690      	mov	r8, r2
 80006d8:	2000      	movs	r0, #0
 80006da:	397f      	subs	r1, #127	; 0x7f
 80006dc:	464a      	mov	r2, r9
 80006de:	0033      	movs	r3, r6
 80006e0:	1a7f      	subs	r7, r7, r1
 80006e2:	4302      	orrs	r2, r0
 80006e4:	496c      	ldr	r1, [pc, #432]	; (8000898 <__aeabi_fdiv+0x20c>)
 80006e6:	0092      	lsls	r2, r2, #2
 80006e8:	588a      	ldr	r2, [r1, r2]
 80006ea:	4063      	eors	r3, r4
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	4697      	mov	pc, r2
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d16d      	bne.n	80007d0 <__aeabi_fdiv+0x144>
 80006f4:	2002      	movs	r0, #2
 80006f6:	3fff      	subs	r7, #255	; 0xff
 80006f8:	e033      	b.n	8000762 <__aeabi_fdiv+0xd6>
 80006fa:	2300      	movs	r3, #0
 80006fc:	4698      	mov	r8, r3
 80006fe:	0026      	movs	r6, r4
 8000700:	4645      	mov	r5, r8
 8000702:	4682      	mov	sl, r0
 8000704:	4653      	mov	r3, sl
 8000706:	2b02      	cmp	r3, #2
 8000708:	d100      	bne.n	800070c <__aeabi_fdiv+0x80>
 800070a:	e07f      	b.n	800080c <__aeabi_fdiv+0x180>
 800070c:	2b03      	cmp	r3, #3
 800070e:	d100      	bne.n	8000712 <__aeabi_fdiv+0x86>
 8000710:	e094      	b.n	800083c <__aeabi_fdiv+0x1b0>
 8000712:	2b01      	cmp	r3, #1
 8000714:	d017      	beq.n	8000746 <__aeabi_fdiv+0xba>
 8000716:	0038      	movs	r0, r7
 8000718:	307f      	adds	r0, #127	; 0x7f
 800071a:	2800      	cmp	r0, #0
 800071c:	dd5f      	ble.n	80007de <__aeabi_fdiv+0x152>
 800071e:	076b      	lsls	r3, r5, #29
 8000720:	d004      	beq.n	800072c <__aeabi_fdiv+0xa0>
 8000722:	230f      	movs	r3, #15
 8000724:	402b      	ands	r3, r5
 8000726:	2b04      	cmp	r3, #4
 8000728:	d000      	beq.n	800072c <__aeabi_fdiv+0xa0>
 800072a:	3504      	adds	r5, #4
 800072c:	012b      	lsls	r3, r5, #4
 800072e:	d503      	bpl.n	8000738 <__aeabi_fdiv+0xac>
 8000730:	0038      	movs	r0, r7
 8000732:	4b5a      	ldr	r3, [pc, #360]	; (800089c <__aeabi_fdiv+0x210>)
 8000734:	3080      	adds	r0, #128	; 0x80
 8000736:	401d      	ands	r5, r3
 8000738:	28fe      	cmp	r0, #254	; 0xfe
 800073a:	dc67      	bgt.n	800080c <__aeabi_fdiv+0x180>
 800073c:	01ad      	lsls	r5, r5, #6
 800073e:	0a6d      	lsrs	r5, r5, #9
 8000740:	b2c0      	uxtb	r0, r0
 8000742:	e002      	b.n	800074a <__aeabi_fdiv+0xbe>
 8000744:	001e      	movs	r6, r3
 8000746:	2000      	movs	r0, #0
 8000748:	2500      	movs	r5, #0
 800074a:	05c0      	lsls	r0, r0, #23
 800074c:	4328      	orrs	r0, r5
 800074e:	07f6      	lsls	r6, r6, #31
 8000750:	4330      	orrs	r0, r6
 8000752:	bce0      	pop	{r5, r6, r7}
 8000754:	46ba      	mov	sl, r7
 8000756:	46b1      	mov	r9, r6
 8000758:	46a8      	mov	r8, r5
 800075a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800075c:	2b00      	cmp	r3, #0
 800075e:	d12b      	bne.n	80007b8 <__aeabi_fdiv+0x12c>
 8000760:	2001      	movs	r0, #1
 8000762:	464a      	mov	r2, r9
 8000764:	0033      	movs	r3, r6
 8000766:	494e      	ldr	r1, [pc, #312]	; (80008a0 <__aeabi_fdiv+0x214>)
 8000768:	4302      	orrs	r2, r0
 800076a:	0092      	lsls	r2, r2, #2
 800076c:	588a      	ldr	r2, [r1, r2]
 800076e:	4063      	eors	r3, r4
 8000770:	b2db      	uxtb	r3, r3
 8000772:	4697      	mov	pc, r2
 8000774:	2d00      	cmp	r5, #0
 8000776:	d113      	bne.n	80007a0 <__aeabi_fdiv+0x114>
 8000778:	2304      	movs	r3, #4
 800077a:	4699      	mov	r9, r3
 800077c:	3b03      	subs	r3, #3
 800077e:	2700      	movs	r7, #0
 8000780:	469a      	mov	sl, r3
 8000782:	e79a      	b.n	80006ba <__aeabi_fdiv+0x2e>
 8000784:	2d00      	cmp	r5, #0
 8000786:	d105      	bne.n	8000794 <__aeabi_fdiv+0x108>
 8000788:	2308      	movs	r3, #8
 800078a:	4699      	mov	r9, r3
 800078c:	3b06      	subs	r3, #6
 800078e:	27ff      	movs	r7, #255	; 0xff
 8000790:	469a      	mov	sl, r3
 8000792:	e792      	b.n	80006ba <__aeabi_fdiv+0x2e>
 8000794:	230c      	movs	r3, #12
 8000796:	4699      	mov	r9, r3
 8000798:	3b09      	subs	r3, #9
 800079a:	27ff      	movs	r7, #255	; 0xff
 800079c:	469a      	mov	sl, r3
 800079e:	e78c      	b.n	80006ba <__aeabi_fdiv+0x2e>
 80007a0:	0028      	movs	r0, r5
 80007a2:	f002 fb45 	bl	8002e30 <__clzsi2>
 80007a6:	2776      	movs	r7, #118	; 0x76
 80007a8:	1f43      	subs	r3, r0, #5
 80007aa:	409d      	lsls	r5, r3
 80007ac:	2300      	movs	r3, #0
 80007ae:	427f      	negs	r7, r7
 80007b0:	4699      	mov	r9, r3
 80007b2:	469a      	mov	sl, r3
 80007b4:	1a3f      	subs	r7, r7, r0
 80007b6:	e780      	b.n	80006ba <__aeabi_fdiv+0x2e>
 80007b8:	0018      	movs	r0, r3
 80007ba:	f002 fb39 	bl	8002e30 <__clzsi2>
 80007be:	4642      	mov	r2, r8
 80007c0:	1f43      	subs	r3, r0, #5
 80007c2:	2176      	movs	r1, #118	; 0x76
 80007c4:	409a      	lsls	r2, r3
 80007c6:	4249      	negs	r1, r1
 80007c8:	1a09      	subs	r1, r1, r0
 80007ca:	4690      	mov	r8, r2
 80007cc:	2000      	movs	r0, #0
 80007ce:	e785      	b.n	80006dc <__aeabi_fdiv+0x50>
 80007d0:	21ff      	movs	r1, #255	; 0xff
 80007d2:	2003      	movs	r0, #3
 80007d4:	e782      	b.n	80006dc <__aeabi_fdiv+0x50>
 80007d6:	001e      	movs	r6, r3
 80007d8:	20ff      	movs	r0, #255	; 0xff
 80007da:	2500      	movs	r5, #0
 80007dc:	e7b5      	b.n	800074a <__aeabi_fdiv+0xbe>
 80007de:	2301      	movs	r3, #1
 80007e0:	1a1b      	subs	r3, r3, r0
 80007e2:	2b1b      	cmp	r3, #27
 80007e4:	dcaf      	bgt.n	8000746 <__aeabi_fdiv+0xba>
 80007e6:	379e      	adds	r7, #158	; 0x9e
 80007e8:	0029      	movs	r1, r5
 80007ea:	40bd      	lsls	r5, r7
 80007ec:	40d9      	lsrs	r1, r3
 80007ee:	1e6a      	subs	r2, r5, #1
 80007f0:	4195      	sbcs	r5, r2
 80007f2:	430d      	orrs	r5, r1
 80007f4:	076b      	lsls	r3, r5, #29
 80007f6:	d004      	beq.n	8000802 <__aeabi_fdiv+0x176>
 80007f8:	230f      	movs	r3, #15
 80007fa:	402b      	ands	r3, r5
 80007fc:	2b04      	cmp	r3, #4
 80007fe:	d000      	beq.n	8000802 <__aeabi_fdiv+0x176>
 8000800:	3504      	adds	r5, #4
 8000802:	016b      	lsls	r3, r5, #5
 8000804:	d544      	bpl.n	8000890 <__aeabi_fdiv+0x204>
 8000806:	2001      	movs	r0, #1
 8000808:	2500      	movs	r5, #0
 800080a:	e79e      	b.n	800074a <__aeabi_fdiv+0xbe>
 800080c:	20ff      	movs	r0, #255	; 0xff
 800080e:	2500      	movs	r5, #0
 8000810:	e79b      	b.n	800074a <__aeabi_fdiv+0xbe>
 8000812:	2580      	movs	r5, #128	; 0x80
 8000814:	2600      	movs	r6, #0
 8000816:	20ff      	movs	r0, #255	; 0xff
 8000818:	03ed      	lsls	r5, r5, #15
 800081a:	e796      	b.n	800074a <__aeabi_fdiv+0xbe>
 800081c:	2300      	movs	r3, #0
 800081e:	4698      	mov	r8, r3
 8000820:	2080      	movs	r0, #128	; 0x80
 8000822:	03c0      	lsls	r0, r0, #15
 8000824:	4205      	tst	r5, r0
 8000826:	d009      	beq.n	800083c <__aeabi_fdiv+0x1b0>
 8000828:	4643      	mov	r3, r8
 800082a:	4203      	tst	r3, r0
 800082c:	d106      	bne.n	800083c <__aeabi_fdiv+0x1b0>
 800082e:	4645      	mov	r5, r8
 8000830:	4305      	orrs	r5, r0
 8000832:	026d      	lsls	r5, r5, #9
 8000834:	0026      	movs	r6, r4
 8000836:	20ff      	movs	r0, #255	; 0xff
 8000838:	0a6d      	lsrs	r5, r5, #9
 800083a:	e786      	b.n	800074a <__aeabi_fdiv+0xbe>
 800083c:	2080      	movs	r0, #128	; 0x80
 800083e:	03c0      	lsls	r0, r0, #15
 8000840:	4305      	orrs	r5, r0
 8000842:	026d      	lsls	r5, r5, #9
 8000844:	20ff      	movs	r0, #255	; 0xff
 8000846:	0a6d      	lsrs	r5, r5, #9
 8000848:	e77f      	b.n	800074a <__aeabi_fdiv+0xbe>
 800084a:	4641      	mov	r1, r8
 800084c:	016a      	lsls	r2, r5, #5
 800084e:	0148      	lsls	r0, r1, #5
 8000850:	4282      	cmp	r2, r0
 8000852:	d219      	bcs.n	8000888 <__aeabi_fdiv+0x1fc>
 8000854:	211b      	movs	r1, #27
 8000856:	2500      	movs	r5, #0
 8000858:	3f01      	subs	r7, #1
 800085a:	2601      	movs	r6, #1
 800085c:	0014      	movs	r4, r2
 800085e:	006d      	lsls	r5, r5, #1
 8000860:	0052      	lsls	r2, r2, #1
 8000862:	2c00      	cmp	r4, #0
 8000864:	db01      	blt.n	800086a <__aeabi_fdiv+0x1de>
 8000866:	4290      	cmp	r0, r2
 8000868:	d801      	bhi.n	800086e <__aeabi_fdiv+0x1e2>
 800086a:	1a12      	subs	r2, r2, r0
 800086c:	4335      	orrs	r5, r6
 800086e:	3901      	subs	r1, #1
 8000870:	2900      	cmp	r1, #0
 8000872:	d1f3      	bne.n	800085c <__aeabi_fdiv+0x1d0>
 8000874:	1e50      	subs	r0, r2, #1
 8000876:	4182      	sbcs	r2, r0
 8000878:	0038      	movs	r0, r7
 800087a:	307f      	adds	r0, #127	; 0x7f
 800087c:	001e      	movs	r6, r3
 800087e:	4315      	orrs	r5, r2
 8000880:	2800      	cmp	r0, #0
 8000882:	dd00      	ble.n	8000886 <__aeabi_fdiv+0x1fa>
 8000884:	e74b      	b.n	800071e <__aeabi_fdiv+0x92>
 8000886:	e7aa      	b.n	80007de <__aeabi_fdiv+0x152>
 8000888:	211a      	movs	r1, #26
 800088a:	2501      	movs	r5, #1
 800088c:	1a12      	subs	r2, r2, r0
 800088e:	e7e4      	b.n	800085a <__aeabi_fdiv+0x1ce>
 8000890:	01ad      	lsls	r5, r5, #6
 8000892:	2000      	movs	r0, #0
 8000894:	0a6d      	lsrs	r5, r5, #9
 8000896:	e758      	b.n	800074a <__aeabi_fdiv+0xbe>
 8000898:	08008978 	.word	0x08008978
 800089c:	f7ffffff 	.word	0xf7ffffff
 80008a0:	080089b8 	.word	0x080089b8

080008a4 <__eqsf2>:
 80008a4:	b570      	push	{r4, r5, r6, lr}
 80008a6:	0042      	lsls	r2, r0, #1
 80008a8:	024e      	lsls	r6, r1, #9
 80008aa:	004c      	lsls	r4, r1, #1
 80008ac:	0245      	lsls	r5, r0, #9
 80008ae:	0a6d      	lsrs	r5, r5, #9
 80008b0:	0e12      	lsrs	r2, r2, #24
 80008b2:	0fc3      	lsrs	r3, r0, #31
 80008b4:	0a76      	lsrs	r6, r6, #9
 80008b6:	0e24      	lsrs	r4, r4, #24
 80008b8:	0fc9      	lsrs	r1, r1, #31
 80008ba:	2aff      	cmp	r2, #255	; 0xff
 80008bc:	d00f      	beq.n	80008de <__eqsf2+0x3a>
 80008be:	2cff      	cmp	r4, #255	; 0xff
 80008c0:	d011      	beq.n	80008e6 <__eqsf2+0x42>
 80008c2:	2001      	movs	r0, #1
 80008c4:	42a2      	cmp	r2, r4
 80008c6:	d000      	beq.n	80008ca <__eqsf2+0x26>
 80008c8:	bd70      	pop	{r4, r5, r6, pc}
 80008ca:	42b5      	cmp	r5, r6
 80008cc:	d1fc      	bne.n	80008c8 <__eqsf2+0x24>
 80008ce:	428b      	cmp	r3, r1
 80008d0:	d00d      	beq.n	80008ee <__eqsf2+0x4a>
 80008d2:	2a00      	cmp	r2, #0
 80008d4:	d1f8      	bne.n	80008c8 <__eqsf2+0x24>
 80008d6:	0028      	movs	r0, r5
 80008d8:	1e45      	subs	r5, r0, #1
 80008da:	41a8      	sbcs	r0, r5
 80008dc:	e7f4      	b.n	80008c8 <__eqsf2+0x24>
 80008de:	2001      	movs	r0, #1
 80008e0:	2d00      	cmp	r5, #0
 80008e2:	d1f1      	bne.n	80008c8 <__eqsf2+0x24>
 80008e4:	e7eb      	b.n	80008be <__eqsf2+0x1a>
 80008e6:	2001      	movs	r0, #1
 80008e8:	2e00      	cmp	r6, #0
 80008ea:	d1ed      	bne.n	80008c8 <__eqsf2+0x24>
 80008ec:	e7e9      	b.n	80008c2 <__eqsf2+0x1e>
 80008ee:	2000      	movs	r0, #0
 80008f0:	e7ea      	b.n	80008c8 <__eqsf2+0x24>
 80008f2:	46c0      	nop			; (mov r8, r8)

080008f4 <__gesf2>:
 80008f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008f6:	0042      	lsls	r2, r0, #1
 80008f8:	0246      	lsls	r6, r0, #9
 80008fa:	024d      	lsls	r5, r1, #9
 80008fc:	004c      	lsls	r4, r1, #1
 80008fe:	0fc3      	lsrs	r3, r0, #31
 8000900:	0a76      	lsrs	r6, r6, #9
 8000902:	0e12      	lsrs	r2, r2, #24
 8000904:	0a6d      	lsrs	r5, r5, #9
 8000906:	0e24      	lsrs	r4, r4, #24
 8000908:	0fc8      	lsrs	r0, r1, #31
 800090a:	2aff      	cmp	r2, #255	; 0xff
 800090c:	d01f      	beq.n	800094e <__gesf2+0x5a>
 800090e:	2cff      	cmp	r4, #255	; 0xff
 8000910:	d010      	beq.n	8000934 <__gesf2+0x40>
 8000912:	2a00      	cmp	r2, #0
 8000914:	d11f      	bne.n	8000956 <__gesf2+0x62>
 8000916:	4271      	negs	r1, r6
 8000918:	4171      	adcs	r1, r6
 800091a:	2c00      	cmp	r4, #0
 800091c:	d101      	bne.n	8000922 <__gesf2+0x2e>
 800091e:	2d00      	cmp	r5, #0
 8000920:	d01e      	beq.n	8000960 <__gesf2+0x6c>
 8000922:	2900      	cmp	r1, #0
 8000924:	d10e      	bne.n	8000944 <__gesf2+0x50>
 8000926:	4283      	cmp	r3, r0
 8000928:	d01e      	beq.n	8000968 <__gesf2+0x74>
 800092a:	2102      	movs	r1, #2
 800092c:	1e58      	subs	r0, r3, #1
 800092e:	4008      	ands	r0, r1
 8000930:	3801      	subs	r0, #1
 8000932:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000934:	2d00      	cmp	r5, #0
 8000936:	d126      	bne.n	8000986 <__gesf2+0x92>
 8000938:	2a00      	cmp	r2, #0
 800093a:	d1f4      	bne.n	8000926 <__gesf2+0x32>
 800093c:	4271      	negs	r1, r6
 800093e:	4171      	adcs	r1, r6
 8000940:	2900      	cmp	r1, #0
 8000942:	d0f0      	beq.n	8000926 <__gesf2+0x32>
 8000944:	2800      	cmp	r0, #0
 8000946:	d1f4      	bne.n	8000932 <__gesf2+0x3e>
 8000948:	2001      	movs	r0, #1
 800094a:	4240      	negs	r0, r0
 800094c:	e7f1      	b.n	8000932 <__gesf2+0x3e>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d119      	bne.n	8000986 <__gesf2+0x92>
 8000952:	2cff      	cmp	r4, #255	; 0xff
 8000954:	d0ee      	beq.n	8000934 <__gesf2+0x40>
 8000956:	2c00      	cmp	r4, #0
 8000958:	d1e5      	bne.n	8000926 <__gesf2+0x32>
 800095a:	2d00      	cmp	r5, #0
 800095c:	d1e3      	bne.n	8000926 <__gesf2+0x32>
 800095e:	e7e4      	b.n	800092a <__gesf2+0x36>
 8000960:	2000      	movs	r0, #0
 8000962:	2e00      	cmp	r6, #0
 8000964:	d0e5      	beq.n	8000932 <__gesf2+0x3e>
 8000966:	e7e0      	b.n	800092a <__gesf2+0x36>
 8000968:	42a2      	cmp	r2, r4
 800096a:	dc05      	bgt.n	8000978 <__gesf2+0x84>
 800096c:	dbea      	blt.n	8000944 <__gesf2+0x50>
 800096e:	42ae      	cmp	r6, r5
 8000970:	d802      	bhi.n	8000978 <__gesf2+0x84>
 8000972:	d3e7      	bcc.n	8000944 <__gesf2+0x50>
 8000974:	2000      	movs	r0, #0
 8000976:	e7dc      	b.n	8000932 <__gesf2+0x3e>
 8000978:	4241      	negs	r1, r0
 800097a:	4141      	adcs	r1, r0
 800097c:	4248      	negs	r0, r1
 800097e:	2102      	movs	r1, #2
 8000980:	4008      	ands	r0, r1
 8000982:	3801      	subs	r0, #1
 8000984:	e7d5      	b.n	8000932 <__gesf2+0x3e>
 8000986:	2002      	movs	r0, #2
 8000988:	4240      	negs	r0, r0
 800098a:	e7d2      	b.n	8000932 <__gesf2+0x3e>

0800098c <__lesf2>:
 800098c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800098e:	0042      	lsls	r2, r0, #1
 8000990:	0246      	lsls	r6, r0, #9
 8000992:	024d      	lsls	r5, r1, #9
 8000994:	004c      	lsls	r4, r1, #1
 8000996:	0fc3      	lsrs	r3, r0, #31
 8000998:	0a76      	lsrs	r6, r6, #9
 800099a:	0e12      	lsrs	r2, r2, #24
 800099c:	0a6d      	lsrs	r5, r5, #9
 800099e:	0e24      	lsrs	r4, r4, #24
 80009a0:	0fc8      	lsrs	r0, r1, #31
 80009a2:	2aff      	cmp	r2, #255	; 0xff
 80009a4:	d00d      	beq.n	80009c2 <__lesf2+0x36>
 80009a6:	2cff      	cmp	r4, #255	; 0xff
 80009a8:	d00f      	beq.n	80009ca <__lesf2+0x3e>
 80009aa:	2a00      	cmp	r2, #0
 80009ac:	d123      	bne.n	80009f6 <__lesf2+0x6a>
 80009ae:	4271      	negs	r1, r6
 80009b0:	4171      	adcs	r1, r6
 80009b2:	2c00      	cmp	r4, #0
 80009b4:	d10f      	bne.n	80009d6 <__lesf2+0x4a>
 80009b6:	2d00      	cmp	r5, #0
 80009b8:	d10d      	bne.n	80009d6 <__lesf2+0x4a>
 80009ba:	2000      	movs	r0, #0
 80009bc:	2e00      	cmp	r6, #0
 80009be:	d014      	beq.n	80009ea <__lesf2+0x5e>
 80009c0:	e00d      	b.n	80009de <__lesf2+0x52>
 80009c2:	2e00      	cmp	r6, #0
 80009c4:	d110      	bne.n	80009e8 <__lesf2+0x5c>
 80009c6:	2cff      	cmp	r4, #255	; 0xff
 80009c8:	d115      	bne.n	80009f6 <__lesf2+0x6a>
 80009ca:	2d00      	cmp	r5, #0
 80009cc:	d10c      	bne.n	80009e8 <__lesf2+0x5c>
 80009ce:	2a00      	cmp	r2, #0
 80009d0:	d103      	bne.n	80009da <__lesf2+0x4e>
 80009d2:	4271      	negs	r1, r6
 80009d4:	4171      	adcs	r1, r6
 80009d6:	2900      	cmp	r1, #0
 80009d8:	d108      	bne.n	80009ec <__lesf2+0x60>
 80009da:	4283      	cmp	r3, r0
 80009dc:	d010      	beq.n	8000a00 <__lesf2+0x74>
 80009de:	2102      	movs	r1, #2
 80009e0:	1e58      	subs	r0, r3, #1
 80009e2:	4008      	ands	r0, r1
 80009e4:	3801      	subs	r0, #1
 80009e6:	e000      	b.n	80009ea <__lesf2+0x5e>
 80009e8:	2002      	movs	r0, #2
 80009ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ec:	2800      	cmp	r0, #0
 80009ee:	d1fc      	bne.n	80009ea <__lesf2+0x5e>
 80009f0:	2001      	movs	r0, #1
 80009f2:	4240      	negs	r0, r0
 80009f4:	e7f9      	b.n	80009ea <__lesf2+0x5e>
 80009f6:	2c00      	cmp	r4, #0
 80009f8:	d1ef      	bne.n	80009da <__lesf2+0x4e>
 80009fa:	2d00      	cmp	r5, #0
 80009fc:	d1ed      	bne.n	80009da <__lesf2+0x4e>
 80009fe:	e7ee      	b.n	80009de <__lesf2+0x52>
 8000a00:	42a2      	cmp	r2, r4
 8000a02:	dc05      	bgt.n	8000a10 <__lesf2+0x84>
 8000a04:	dbf2      	blt.n	80009ec <__lesf2+0x60>
 8000a06:	42ae      	cmp	r6, r5
 8000a08:	d802      	bhi.n	8000a10 <__lesf2+0x84>
 8000a0a:	d3ef      	bcc.n	80009ec <__lesf2+0x60>
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	e7ec      	b.n	80009ea <__lesf2+0x5e>
 8000a10:	4241      	negs	r1, r0
 8000a12:	4141      	adcs	r1, r0
 8000a14:	4248      	negs	r0, r1
 8000a16:	2102      	movs	r1, #2
 8000a18:	4008      	ands	r0, r1
 8000a1a:	3801      	subs	r0, #1
 8000a1c:	e7e5      	b.n	80009ea <__lesf2+0x5e>
 8000a1e:	46c0      	nop			; (mov r8, r8)

08000a20 <__aeabi_fmul>:
 8000a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a22:	4657      	mov	r7, sl
 8000a24:	464e      	mov	r6, r9
 8000a26:	4645      	mov	r5, r8
 8000a28:	46de      	mov	lr, fp
 8000a2a:	0244      	lsls	r4, r0, #9
 8000a2c:	b5e0      	push	{r5, r6, r7, lr}
 8000a2e:	0045      	lsls	r5, r0, #1
 8000a30:	1c0f      	adds	r7, r1, #0
 8000a32:	0a64      	lsrs	r4, r4, #9
 8000a34:	0e2d      	lsrs	r5, r5, #24
 8000a36:	0fc6      	lsrs	r6, r0, #31
 8000a38:	2d00      	cmp	r5, #0
 8000a3a:	d047      	beq.n	8000acc <__aeabi_fmul+0xac>
 8000a3c:	2dff      	cmp	r5, #255	; 0xff
 8000a3e:	d04d      	beq.n	8000adc <__aeabi_fmul+0xbc>
 8000a40:	2300      	movs	r3, #0
 8000a42:	2080      	movs	r0, #128	; 0x80
 8000a44:	469a      	mov	sl, r3
 8000a46:	469b      	mov	fp, r3
 8000a48:	00e4      	lsls	r4, r4, #3
 8000a4a:	04c0      	lsls	r0, r0, #19
 8000a4c:	4304      	orrs	r4, r0
 8000a4e:	3d7f      	subs	r5, #127	; 0x7f
 8000a50:	0278      	lsls	r0, r7, #9
 8000a52:	0a43      	lsrs	r3, r0, #9
 8000a54:	4699      	mov	r9, r3
 8000a56:	007a      	lsls	r2, r7, #1
 8000a58:	0ffb      	lsrs	r3, r7, #31
 8000a5a:	4698      	mov	r8, r3
 8000a5c:	0e12      	lsrs	r2, r2, #24
 8000a5e:	464b      	mov	r3, r9
 8000a60:	d044      	beq.n	8000aec <__aeabi_fmul+0xcc>
 8000a62:	2aff      	cmp	r2, #255	; 0xff
 8000a64:	d011      	beq.n	8000a8a <__aeabi_fmul+0x6a>
 8000a66:	00d8      	lsls	r0, r3, #3
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	04db      	lsls	r3, r3, #19
 8000a6c:	4303      	orrs	r3, r0
 8000a6e:	4699      	mov	r9, r3
 8000a70:	2000      	movs	r0, #0
 8000a72:	3a7f      	subs	r2, #127	; 0x7f
 8000a74:	18ad      	adds	r5, r5, r2
 8000a76:	4647      	mov	r7, r8
 8000a78:	4653      	mov	r3, sl
 8000a7a:	4077      	eors	r7, r6
 8000a7c:	1c69      	adds	r1, r5, #1
 8000a7e:	2b0f      	cmp	r3, #15
 8000a80:	d83f      	bhi.n	8000b02 <__aeabi_fmul+0xe2>
 8000a82:	4a72      	ldr	r2, [pc, #456]	; (8000c4c <__aeabi_fmul+0x22c>)
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	58d3      	ldr	r3, [r2, r3]
 8000a88:	469f      	mov	pc, r3
 8000a8a:	35ff      	adds	r5, #255	; 0xff
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d000      	beq.n	8000a92 <__aeabi_fmul+0x72>
 8000a90:	e079      	b.n	8000b86 <__aeabi_fmul+0x166>
 8000a92:	4652      	mov	r2, sl
 8000a94:	2302      	movs	r3, #2
 8000a96:	431a      	orrs	r2, r3
 8000a98:	4692      	mov	sl, r2
 8000a9a:	2002      	movs	r0, #2
 8000a9c:	e7eb      	b.n	8000a76 <__aeabi_fmul+0x56>
 8000a9e:	4647      	mov	r7, r8
 8000aa0:	464c      	mov	r4, r9
 8000aa2:	4683      	mov	fp, r0
 8000aa4:	465b      	mov	r3, fp
 8000aa6:	2b02      	cmp	r3, #2
 8000aa8:	d028      	beq.n	8000afc <__aeabi_fmul+0xdc>
 8000aaa:	2b03      	cmp	r3, #3
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_fmul+0x90>
 8000aae:	e0c6      	b.n	8000c3e <__aeabi_fmul+0x21e>
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d14f      	bne.n	8000b54 <__aeabi_fmul+0x134>
 8000ab4:	2000      	movs	r0, #0
 8000ab6:	2400      	movs	r4, #0
 8000ab8:	05c0      	lsls	r0, r0, #23
 8000aba:	07ff      	lsls	r7, r7, #31
 8000abc:	4320      	orrs	r0, r4
 8000abe:	4338      	orrs	r0, r7
 8000ac0:	bcf0      	pop	{r4, r5, r6, r7}
 8000ac2:	46bb      	mov	fp, r7
 8000ac4:	46b2      	mov	sl, r6
 8000ac6:	46a9      	mov	r9, r5
 8000ac8:	46a0      	mov	r8, r4
 8000aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000acc:	2c00      	cmp	r4, #0
 8000ace:	d171      	bne.n	8000bb4 <__aeabi_fmul+0x194>
 8000ad0:	2304      	movs	r3, #4
 8000ad2:	469a      	mov	sl, r3
 8000ad4:	3b03      	subs	r3, #3
 8000ad6:	2500      	movs	r5, #0
 8000ad8:	469b      	mov	fp, r3
 8000ada:	e7b9      	b.n	8000a50 <__aeabi_fmul+0x30>
 8000adc:	2c00      	cmp	r4, #0
 8000ade:	d163      	bne.n	8000ba8 <__aeabi_fmul+0x188>
 8000ae0:	2308      	movs	r3, #8
 8000ae2:	469a      	mov	sl, r3
 8000ae4:	3b06      	subs	r3, #6
 8000ae6:	25ff      	movs	r5, #255	; 0xff
 8000ae8:	469b      	mov	fp, r3
 8000aea:	e7b1      	b.n	8000a50 <__aeabi_fmul+0x30>
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d150      	bne.n	8000b92 <__aeabi_fmul+0x172>
 8000af0:	4652      	mov	r2, sl
 8000af2:	3301      	adds	r3, #1
 8000af4:	431a      	orrs	r2, r3
 8000af6:	4692      	mov	sl, r2
 8000af8:	2001      	movs	r0, #1
 8000afa:	e7bc      	b.n	8000a76 <__aeabi_fmul+0x56>
 8000afc:	20ff      	movs	r0, #255	; 0xff
 8000afe:	2400      	movs	r4, #0
 8000b00:	e7da      	b.n	8000ab8 <__aeabi_fmul+0x98>
 8000b02:	4648      	mov	r0, r9
 8000b04:	0c26      	lsrs	r6, r4, #16
 8000b06:	0424      	lsls	r4, r4, #16
 8000b08:	0c22      	lsrs	r2, r4, #16
 8000b0a:	0404      	lsls	r4, r0, #16
 8000b0c:	0c24      	lsrs	r4, r4, #16
 8000b0e:	464b      	mov	r3, r9
 8000b10:	0020      	movs	r0, r4
 8000b12:	0c1b      	lsrs	r3, r3, #16
 8000b14:	4350      	muls	r0, r2
 8000b16:	4374      	muls	r4, r6
 8000b18:	435a      	muls	r2, r3
 8000b1a:	435e      	muls	r6, r3
 8000b1c:	1912      	adds	r2, r2, r4
 8000b1e:	0c03      	lsrs	r3, r0, #16
 8000b20:	189b      	adds	r3, r3, r2
 8000b22:	429c      	cmp	r4, r3
 8000b24:	d903      	bls.n	8000b2e <__aeabi_fmul+0x10e>
 8000b26:	2280      	movs	r2, #128	; 0x80
 8000b28:	0252      	lsls	r2, r2, #9
 8000b2a:	4694      	mov	ip, r2
 8000b2c:	4466      	add	r6, ip
 8000b2e:	0400      	lsls	r0, r0, #16
 8000b30:	041a      	lsls	r2, r3, #16
 8000b32:	0c00      	lsrs	r0, r0, #16
 8000b34:	1812      	adds	r2, r2, r0
 8000b36:	0194      	lsls	r4, r2, #6
 8000b38:	1e60      	subs	r0, r4, #1
 8000b3a:	4184      	sbcs	r4, r0
 8000b3c:	0c1b      	lsrs	r3, r3, #16
 8000b3e:	0e92      	lsrs	r2, r2, #26
 8000b40:	199b      	adds	r3, r3, r6
 8000b42:	4314      	orrs	r4, r2
 8000b44:	019b      	lsls	r3, r3, #6
 8000b46:	431c      	orrs	r4, r3
 8000b48:	011b      	lsls	r3, r3, #4
 8000b4a:	d572      	bpl.n	8000c32 <__aeabi_fmul+0x212>
 8000b4c:	2001      	movs	r0, #1
 8000b4e:	0863      	lsrs	r3, r4, #1
 8000b50:	4004      	ands	r4, r0
 8000b52:	431c      	orrs	r4, r3
 8000b54:	0008      	movs	r0, r1
 8000b56:	307f      	adds	r0, #127	; 0x7f
 8000b58:	2800      	cmp	r0, #0
 8000b5a:	dd3c      	ble.n	8000bd6 <__aeabi_fmul+0x1b6>
 8000b5c:	0763      	lsls	r3, r4, #29
 8000b5e:	d004      	beq.n	8000b6a <__aeabi_fmul+0x14a>
 8000b60:	230f      	movs	r3, #15
 8000b62:	4023      	ands	r3, r4
 8000b64:	2b04      	cmp	r3, #4
 8000b66:	d000      	beq.n	8000b6a <__aeabi_fmul+0x14a>
 8000b68:	3404      	adds	r4, #4
 8000b6a:	0123      	lsls	r3, r4, #4
 8000b6c:	d503      	bpl.n	8000b76 <__aeabi_fmul+0x156>
 8000b6e:	3180      	adds	r1, #128	; 0x80
 8000b70:	0008      	movs	r0, r1
 8000b72:	4b37      	ldr	r3, [pc, #220]	; (8000c50 <__aeabi_fmul+0x230>)
 8000b74:	401c      	ands	r4, r3
 8000b76:	28fe      	cmp	r0, #254	; 0xfe
 8000b78:	dcc0      	bgt.n	8000afc <__aeabi_fmul+0xdc>
 8000b7a:	01a4      	lsls	r4, r4, #6
 8000b7c:	0a64      	lsrs	r4, r4, #9
 8000b7e:	b2c0      	uxtb	r0, r0
 8000b80:	e79a      	b.n	8000ab8 <__aeabi_fmul+0x98>
 8000b82:	0037      	movs	r7, r6
 8000b84:	e78e      	b.n	8000aa4 <__aeabi_fmul+0x84>
 8000b86:	4652      	mov	r2, sl
 8000b88:	2303      	movs	r3, #3
 8000b8a:	431a      	orrs	r2, r3
 8000b8c:	4692      	mov	sl, r2
 8000b8e:	2003      	movs	r0, #3
 8000b90:	e771      	b.n	8000a76 <__aeabi_fmul+0x56>
 8000b92:	4648      	mov	r0, r9
 8000b94:	f002 f94c 	bl	8002e30 <__clzsi2>
 8000b98:	464a      	mov	r2, r9
 8000b9a:	1f43      	subs	r3, r0, #5
 8000b9c:	409a      	lsls	r2, r3
 8000b9e:	1a2d      	subs	r5, r5, r0
 8000ba0:	4691      	mov	r9, r2
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	3d76      	subs	r5, #118	; 0x76
 8000ba6:	e766      	b.n	8000a76 <__aeabi_fmul+0x56>
 8000ba8:	230c      	movs	r3, #12
 8000baa:	469a      	mov	sl, r3
 8000bac:	3b09      	subs	r3, #9
 8000bae:	25ff      	movs	r5, #255	; 0xff
 8000bb0:	469b      	mov	fp, r3
 8000bb2:	e74d      	b.n	8000a50 <__aeabi_fmul+0x30>
 8000bb4:	0020      	movs	r0, r4
 8000bb6:	f002 f93b 	bl	8002e30 <__clzsi2>
 8000bba:	2576      	movs	r5, #118	; 0x76
 8000bbc:	1f43      	subs	r3, r0, #5
 8000bbe:	409c      	lsls	r4, r3
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	426d      	negs	r5, r5
 8000bc4:	469a      	mov	sl, r3
 8000bc6:	469b      	mov	fp, r3
 8000bc8:	1a2d      	subs	r5, r5, r0
 8000bca:	e741      	b.n	8000a50 <__aeabi_fmul+0x30>
 8000bcc:	2480      	movs	r4, #128	; 0x80
 8000bce:	2700      	movs	r7, #0
 8000bd0:	20ff      	movs	r0, #255	; 0xff
 8000bd2:	03e4      	lsls	r4, r4, #15
 8000bd4:	e770      	b.n	8000ab8 <__aeabi_fmul+0x98>
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	1a1b      	subs	r3, r3, r0
 8000bda:	2b1b      	cmp	r3, #27
 8000bdc:	dd00      	ble.n	8000be0 <__aeabi_fmul+0x1c0>
 8000bde:	e769      	b.n	8000ab4 <__aeabi_fmul+0x94>
 8000be0:	319e      	adds	r1, #158	; 0x9e
 8000be2:	0020      	movs	r0, r4
 8000be4:	408c      	lsls	r4, r1
 8000be6:	40d8      	lsrs	r0, r3
 8000be8:	1e63      	subs	r3, r4, #1
 8000bea:	419c      	sbcs	r4, r3
 8000bec:	4304      	orrs	r4, r0
 8000bee:	0763      	lsls	r3, r4, #29
 8000bf0:	d004      	beq.n	8000bfc <__aeabi_fmul+0x1dc>
 8000bf2:	230f      	movs	r3, #15
 8000bf4:	4023      	ands	r3, r4
 8000bf6:	2b04      	cmp	r3, #4
 8000bf8:	d000      	beq.n	8000bfc <__aeabi_fmul+0x1dc>
 8000bfa:	3404      	adds	r4, #4
 8000bfc:	0163      	lsls	r3, r4, #5
 8000bfe:	d51a      	bpl.n	8000c36 <__aeabi_fmul+0x216>
 8000c00:	2001      	movs	r0, #1
 8000c02:	2400      	movs	r4, #0
 8000c04:	e758      	b.n	8000ab8 <__aeabi_fmul+0x98>
 8000c06:	2080      	movs	r0, #128	; 0x80
 8000c08:	03c0      	lsls	r0, r0, #15
 8000c0a:	4204      	tst	r4, r0
 8000c0c:	d009      	beq.n	8000c22 <__aeabi_fmul+0x202>
 8000c0e:	464b      	mov	r3, r9
 8000c10:	4203      	tst	r3, r0
 8000c12:	d106      	bne.n	8000c22 <__aeabi_fmul+0x202>
 8000c14:	464c      	mov	r4, r9
 8000c16:	4304      	orrs	r4, r0
 8000c18:	0264      	lsls	r4, r4, #9
 8000c1a:	4647      	mov	r7, r8
 8000c1c:	20ff      	movs	r0, #255	; 0xff
 8000c1e:	0a64      	lsrs	r4, r4, #9
 8000c20:	e74a      	b.n	8000ab8 <__aeabi_fmul+0x98>
 8000c22:	2080      	movs	r0, #128	; 0x80
 8000c24:	03c0      	lsls	r0, r0, #15
 8000c26:	4304      	orrs	r4, r0
 8000c28:	0264      	lsls	r4, r4, #9
 8000c2a:	0037      	movs	r7, r6
 8000c2c:	20ff      	movs	r0, #255	; 0xff
 8000c2e:	0a64      	lsrs	r4, r4, #9
 8000c30:	e742      	b.n	8000ab8 <__aeabi_fmul+0x98>
 8000c32:	0029      	movs	r1, r5
 8000c34:	e78e      	b.n	8000b54 <__aeabi_fmul+0x134>
 8000c36:	01a4      	lsls	r4, r4, #6
 8000c38:	2000      	movs	r0, #0
 8000c3a:	0a64      	lsrs	r4, r4, #9
 8000c3c:	e73c      	b.n	8000ab8 <__aeabi_fmul+0x98>
 8000c3e:	2080      	movs	r0, #128	; 0x80
 8000c40:	03c0      	lsls	r0, r0, #15
 8000c42:	4304      	orrs	r4, r0
 8000c44:	0264      	lsls	r4, r4, #9
 8000c46:	20ff      	movs	r0, #255	; 0xff
 8000c48:	0a64      	lsrs	r4, r4, #9
 8000c4a:	e735      	b.n	8000ab8 <__aeabi_fmul+0x98>
 8000c4c:	080089f8 	.word	0x080089f8
 8000c50:	f7ffffff 	.word	0xf7ffffff

08000c54 <__aeabi_fsub>:
 8000c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c56:	4646      	mov	r6, r8
 8000c58:	46d6      	mov	lr, sl
 8000c5a:	464f      	mov	r7, r9
 8000c5c:	0243      	lsls	r3, r0, #9
 8000c5e:	0a5b      	lsrs	r3, r3, #9
 8000c60:	00da      	lsls	r2, r3, #3
 8000c62:	4694      	mov	ip, r2
 8000c64:	024a      	lsls	r2, r1, #9
 8000c66:	b5c0      	push	{r6, r7, lr}
 8000c68:	0044      	lsls	r4, r0, #1
 8000c6a:	0a56      	lsrs	r6, r2, #9
 8000c6c:	1c05      	adds	r5, r0, #0
 8000c6e:	46b0      	mov	r8, r6
 8000c70:	0e24      	lsrs	r4, r4, #24
 8000c72:	004e      	lsls	r6, r1, #1
 8000c74:	0992      	lsrs	r2, r2, #6
 8000c76:	001f      	movs	r7, r3
 8000c78:	0020      	movs	r0, r4
 8000c7a:	4692      	mov	sl, r2
 8000c7c:	0fed      	lsrs	r5, r5, #31
 8000c7e:	0e36      	lsrs	r6, r6, #24
 8000c80:	0fc9      	lsrs	r1, r1, #31
 8000c82:	2eff      	cmp	r6, #255	; 0xff
 8000c84:	d100      	bne.n	8000c88 <__aeabi_fsub+0x34>
 8000c86:	e07f      	b.n	8000d88 <__aeabi_fsub+0x134>
 8000c88:	2201      	movs	r2, #1
 8000c8a:	4051      	eors	r1, r2
 8000c8c:	428d      	cmp	r5, r1
 8000c8e:	d051      	beq.n	8000d34 <__aeabi_fsub+0xe0>
 8000c90:	1ba2      	subs	r2, r4, r6
 8000c92:	4691      	mov	r9, r2
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	dc00      	bgt.n	8000c9a <__aeabi_fsub+0x46>
 8000c98:	e07e      	b.n	8000d98 <__aeabi_fsub+0x144>
 8000c9a:	2e00      	cmp	r6, #0
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_fsub+0x4c>
 8000c9e:	e099      	b.n	8000dd4 <__aeabi_fsub+0x180>
 8000ca0:	2cff      	cmp	r4, #255	; 0xff
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_fsub+0x52>
 8000ca4:	e08c      	b.n	8000dc0 <__aeabi_fsub+0x16c>
 8000ca6:	2380      	movs	r3, #128	; 0x80
 8000ca8:	4652      	mov	r2, sl
 8000caa:	04db      	lsls	r3, r3, #19
 8000cac:	431a      	orrs	r2, r3
 8000cae:	4692      	mov	sl, r2
 8000cb0:	464a      	mov	r2, r9
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	2a1b      	cmp	r2, #27
 8000cb6:	dc08      	bgt.n	8000cca <__aeabi_fsub+0x76>
 8000cb8:	4653      	mov	r3, sl
 8000cba:	2120      	movs	r1, #32
 8000cbc:	40d3      	lsrs	r3, r2
 8000cbe:	1a89      	subs	r1, r1, r2
 8000cc0:	4652      	mov	r2, sl
 8000cc2:	408a      	lsls	r2, r1
 8000cc4:	1e51      	subs	r1, r2, #1
 8000cc6:	418a      	sbcs	r2, r1
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	4662      	mov	r2, ip
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	015a      	lsls	r2, r3, #5
 8000cd0:	d400      	bmi.n	8000cd4 <__aeabi_fsub+0x80>
 8000cd2:	e0f3      	b.n	8000ebc <__aeabi_fsub+0x268>
 8000cd4:	019b      	lsls	r3, r3, #6
 8000cd6:	099e      	lsrs	r6, r3, #6
 8000cd8:	0030      	movs	r0, r6
 8000cda:	f002 f8a9 	bl	8002e30 <__clzsi2>
 8000cde:	3805      	subs	r0, #5
 8000ce0:	4086      	lsls	r6, r0
 8000ce2:	4284      	cmp	r4, r0
 8000ce4:	dd00      	ble.n	8000ce8 <__aeabi_fsub+0x94>
 8000ce6:	e0f7      	b.n	8000ed8 <__aeabi_fsub+0x284>
 8000ce8:	0032      	movs	r2, r6
 8000cea:	1b04      	subs	r4, r0, r4
 8000cec:	2020      	movs	r0, #32
 8000cee:	3401      	adds	r4, #1
 8000cf0:	40e2      	lsrs	r2, r4
 8000cf2:	1b04      	subs	r4, r0, r4
 8000cf4:	40a6      	lsls	r6, r4
 8000cf6:	0033      	movs	r3, r6
 8000cf8:	1e5e      	subs	r6, r3, #1
 8000cfa:	41b3      	sbcs	r3, r6
 8000cfc:	2400      	movs	r4, #0
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	075a      	lsls	r2, r3, #29
 8000d02:	d004      	beq.n	8000d0e <__aeabi_fsub+0xba>
 8000d04:	220f      	movs	r2, #15
 8000d06:	401a      	ands	r2, r3
 8000d08:	2a04      	cmp	r2, #4
 8000d0a:	d000      	beq.n	8000d0e <__aeabi_fsub+0xba>
 8000d0c:	3304      	adds	r3, #4
 8000d0e:	015a      	lsls	r2, r3, #5
 8000d10:	d400      	bmi.n	8000d14 <__aeabi_fsub+0xc0>
 8000d12:	e0d6      	b.n	8000ec2 <__aeabi_fsub+0x26e>
 8000d14:	1c62      	adds	r2, r4, #1
 8000d16:	2cfe      	cmp	r4, #254	; 0xfe
 8000d18:	d100      	bne.n	8000d1c <__aeabi_fsub+0xc8>
 8000d1a:	e0da      	b.n	8000ed2 <__aeabi_fsub+0x27e>
 8000d1c:	019b      	lsls	r3, r3, #6
 8000d1e:	0a5f      	lsrs	r7, r3, #9
 8000d20:	b2d0      	uxtb	r0, r2
 8000d22:	05c0      	lsls	r0, r0, #23
 8000d24:	4338      	orrs	r0, r7
 8000d26:	07ed      	lsls	r5, r5, #31
 8000d28:	4328      	orrs	r0, r5
 8000d2a:	bce0      	pop	{r5, r6, r7}
 8000d2c:	46ba      	mov	sl, r7
 8000d2e:	46b1      	mov	r9, r6
 8000d30:	46a8      	mov	r8, r5
 8000d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d34:	1ba2      	subs	r2, r4, r6
 8000d36:	4691      	mov	r9, r2
 8000d38:	2a00      	cmp	r2, #0
 8000d3a:	dd63      	ble.n	8000e04 <__aeabi_fsub+0x1b0>
 8000d3c:	2e00      	cmp	r6, #0
 8000d3e:	d100      	bne.n	8000d42 <__aeabi_fsub+0xee>
 8000d40:	e099      	b.n	8000e76 <__aeabi_fsub+0x222>
 8000d42:	2cff      	cmp	r4, #255	; 0xff
 8000d44:	d03c      	beq.n	8000dc0 <__aeabi_fsub+0x16c>
 8000d46:	2380      	movs	r3, #128	; 0x80
 8000d48:	4652      	mov	r2, sl
 8000d4a:	04db      	lsls	r3, r3, #19
 8000d4c:	431a      	orrs	r2, r3
 8000d4e:	4692      	mov	sl, r2
 8000d50:	464a      	mov	r2, r9
 8000d52:	2301      	movs	r3, #1
 8000d54:	2a1b      	cmp	r2, #27
 8000d56:	dc08      	bgt.n	8000d6a <__aeabi_fsub+0x116>
 8000d58:	4653      	mov	r3, sl
 8000d5a:	2120      	movs	r1, #32
 8000d5c:	40d3      	lsrs	r3, r2
 8000d5e:	1a89      	subs	r1, r1, r2
 8000d60:	4652      	mov	r2, sl
 8000d62:	408a      	lsls	r2, r1
 8000d64:	1e51      	subs	r1, r2, #1
 8000d66:	418a      	sbcs	r2, r1
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	4463      	add	r3, ip
 8000d6c:	015a      	lsls	r2, r3, #5
 8000d6e:	d400      	bmi.n	8000d72 <__aeabi_fsub+0x11e>
 8000d70:	e0a4      	b.n	8000ebc <__aeabi_fsub+0x268>
 8000d72:	3401      	adds	r4, #1
 8000d74:	2cff      	cmp	r4, #255	; 0xff
 8000d76:	d100      	bne.n	8000d7a <__aeabi_fsub+0x126>
 8000d78:	e0ab      	b.n	8000ed2 <__aeabi_fsub+0x27e>
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	4997      	ldr	r1, [pc, #604]	; (8000fdc <__aeabi_fsub+0x388>)
 8000d7e:	401a      	ands	r2, r3
 8000d80:	085b      	lsrs	r3, r3, #1
 8000d82:	400b      	ands	r3, r1
 8000d84:	4313      	orrs	r3, r2
 8000d86:	e7bb      	b.n	8000d00 <__aeabi_fsub+0xac>
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	d032      	beq.n	8000df2 <__aeabi_fsub+0x19e>
 8000d8c:	428d      	cmp	r5, r1
 8000d8e:	d035      	beq.n	8000dfc <__aeabi_fsub+0x1a8>
 8000d90:	22ff      	movs	r2, #255	; 0xff
 8000d92:	4252      	negs	r2, r2
 8000d94:	4691      	mov	r9, r2
 8000d96:	44a1      	add	r9, r4
 8000d98:	464a      	mov	r2, r9
 8000d9a:	2a00      	cmp	r2, #0
 8000d9c:	d051      	beq.n	8000e42 <__aeabi_fsub+0x1ee>
 8000d9e:	1b30      	subs	r0, r6, r4
 8000da0:	2c00      	cmp	r4, #0
 8000da2:	d000      	beq.n	8000da6 <__aeabi_fsub+0x152>
 8000da4:	e09c      	b.n	8000ee0 <__aeabi_fsub+0x28c>
 8000da6:	4663      	mov	r3, ip
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d100      	bne.n	8000dae <__aeabi_fsub+0x15a>
 8000dac:	e0df      	b.n	8000f6e <__aeabi_fsub+0x31a>
 8000dae:	3801      	subs	r0, #1
 8000db0:	2800      	cmp	r0, #0
 8000db2:	d100      	bne.n	8000db6 <__aeabi_fsub+0x162>
 8000db4:	e0f7      	b.n	8000fa6 <__aeabi_fsub+0x352>
 8000db6:	2eff      	cmp	r6, #255	; 0xff
 8000db8:	d000      	beq.n	8000dbc <__aeabi_fsub+0x168>
 8000dba:	e099      	b.n	8000ef0 <__aeabi_fsub+0x29c>
 8000dbc:	000d      	movs	r5, r1
 8000dbe:	4643      	mov	r3, r8
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d100      	bne.n	8000dc6 <__aeabi_fsub+0x172>
 8000dc4:	e085      	b.n	8000ed2 <__aeabi_fsub+0x27e>
 8000dc6:	2780      	movs	r7, #128	; 0x80
 8000dc8:	03ff      	lsls	r7, r7, #15
 8000dca:	431f      	orrs	r7, r3
 8000dcc:	027f      	lsls	r7, r7, #9
 8000dce:	20ff      	movs	r0, #255	; 0xff
 8000dd0:	0a7f      	lsrs	r7, r7, #9
 8000dd2:	e7a6      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000dd4:	4652      	mov	r2, sl
 8000dd6:	2a00      	cmp	r2, #0
 8000dd8:	d074      	beq.n	8000ec4 <__aeabi_fsub+0x270>
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4252      	negs	r2, r2
 8000dde:	4690      	mov	r8, r2
 8000de0:	44c1      	add	r9, r8
 8000de2:	464a      	mov	r2, r9
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	d100      	bne.n	8000dea <__aeabi_fsub+0x196>
 8000de8:	e0c8      	b.n	8000f7c <__aeabi_fsub+0x328>
 8000dea:	2cff      	cmp	r4, #255	; 0xff
 8000dec:	d000      	beq.n	8000df0 <__aeabi_fsub+0x19c>
 8000dee:	e75f      	b.n	8000cb0 <__aeabi_fsub+0x5c>
 8000df0:	e7e6      	b.n	8000dc0 <__aeabi_fsub+0x16c>
 8000df2:	2201      	movs	r2, #1
 8000df4:	4051      	eors	r1, r2
 8000df6:	42a9      	cmp	r1, r5
 8000df8:	d000      	beq.n	8000dfc <__aeabi_fsub+0x1a8>
 8000dfa:	e749      	b.n	8000c90 <__aeabi_fsub+0x3c>
 8000dfc:	22ff      	movs	r2, #255	; 0xff
 8000dfe:	4252      	negs	r2, r2
 8000e00:	4691      	mov	r9, r2
 8000e02:	44a1      	add	r9, r4
 8000e04:	464a      	mov	r2, r9
 8000e06:	2a00      	cmp	r2, #0
 8000e08:	d043      	beq.n	8000e92 <__aeabi_fsub+0x23e>
 8000e0a:	1b31      	subs	r1, r6, r4
 8000e0c:	2c00      	cmp	r4, #0
 8000e0e:	d100      	bne.n	8000e12 <__aeabi_fsub+0x1be>
 8000e10:	e08c      	b.n	8000f2c <__aeabi_fsub+0x2d8>
 8000e12:	2eff      	cmp	r6, #255	; 0xff
 8000e14:	d100      	bne.n	8000e18 <__aeabi_fsub+0x1c4>
 8000e16:	e092      	b.n	8000f3e <__aeabi_fsub+0x2ea>
 8000e18:	2380      	movs	r3, #128	; 0x80
 8000e1a:	4662      	mov	r2, ip
 8000e1c:	04db      	lsls	r3, r3, #19
 8000e1e:	431a      	orrs	r2, r3
 8000e20:	4694      	mov	ip, r2
 8000e22:	2301      	movs	r3, #1
 8000e24:	291b      	cmp	r1, #27
 8000e26:	dc09      	bgt.n	8000e3c <__aeabi_fsub+0x1e8>
 8000e28:	2020      	movs	r0, #32
 8000e2a:	4663      	mov	r3, ip
 8000e2c:	4662      	mov	r2, ip
 8000e2e:	40cb      	lsrs	r3, r1
 8000e30:	1a41      	subs	r1, r0, r1
 8000e32:	408a      	lsls	r2, r1
 8000e34:	0011      	movs	r1, r2
 8000e36:	1e48      	subs	r0, r1, #1
 8000e38:	4181      	sbcs	r1, r0
 8000e3a:	430b      	orrs	r3, r1
 8000e3c:	0034      	movs	r4, r6
 8000e3e:	4453      	add	r3, sl
 8000e40:	e794      	b.n	8000d6c <__aeabi_fsub+0x118>
 8000e42:	22fe      	movs	r2, #254	; 0xfe
 8000e44:	1c66      	adds	r6, r4, #1
 8000e46:	4232      	tst	r2, r6
 8000e48:	d164      	bne.n	8000f14 <__aeabi_fsub+0x2c0>
 8000e4a:	2c00      	cmp	r4, #0
 8000e4c:	d000      	beq.n	8000e50 <__aeabi_fsub+0x1fc>
 8000e4e:	e082      	b.n	8000f56 <__aeabi_fsub+0x302>
 8000e50:	4663      	mov	r3, ip
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d100      	bne.n	8000e58 <__aeabi_fsub+0x204>
 8000e56:	e0ab      	b.n	8000fb0 <__aeabi_fsub+0x35c>
 8000e58:	4653      	mov	r3, sl
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d100      	bne.n	8000e60 <__aeabi_fsub+0x20c>
 8000e5e:	e760      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000e60:	4663      	mov	r3, ip
 8000e62:	4652      	mov	r2, sl
 8000e64:	1a9b      	subs	r3, r3, r2
 8000e66:	015a      	lsls	r2, r3, #5
 8000e68:	d400      	bmi.n	8000e6c <__aeabi_fsub+0x218>
 8000e6a:	e0aa      	b.n	8000fc2 <__aeabi_fsub+0x36e>
 8000e6c:	4663      	mov	r3, ip
 8000e6e:	4652      	mov	r2, sl
 8000e70:	000d      	movs	r5, r1
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	e744      	b.n	8000d00 <__aeabi_fsub+0xac>
 8000e76:	4652      	mov	r2, sl
 8000e78:	2a00      	cmp	r2, #0
 8000e7a:	d023      	beq.n	8000ec4 <__aeabi_fsub+0x270>
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	4252      	negs	r2, r2
 8000e80:	4690      	mov	r8, r2
 8000e82:	44c1      	add	r9, r8
 8000e84:	464a      	mov	r2, r9
 8000e86:	2a00      	cmp	r2, #0
 8000e88:	d075      	beq.n	8000f76 <__aeabi_fsub+0x322>
 8000e8a:	2cff      	cmp	r4, #255	; 0xff
 8000e8c:	d000      	beq.n	8000e90 <__aeabi_fsub+0x23c>
 8000e8e:	e75f      	b.n	8000d50 <__aeabi_fsub+0xfc>
 8000e90:	e796      	b.n	8000dc0 <__aeabi_fsub+0x16c>
 8000e92:	26fe      	movs	r6, #254	; 0xfe
 8000e94:	3401      	adds	r4, #1
 8000e96:	4226      	tst	r6, r4
 8000e98:	d153      	bne.n	8000f42 <__aeabi_fsub+0x2ee>
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d172      	bne.n	8000f84 <__aeabi_fsub+0x330>
 8000e9e:	4663      	mov	r3, ip
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_fsub+0x252>
 8000ea4:	e093      	b.n	8000fce <__aeabi_fsub+0x37a>
 8000ea6:	4653      	mov	r3, sl
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d100      	bne.n	8000eae <__aeabi_fsub+0x25a>
 8000eac:	e739      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000eae:	4463      	add	r3, ip
 8000eb0:	2400      	movs	r4, #0
 8000eb2:	015a      	lsls	r2, r3, #5
 8000eb4:	d502      	bpl.n	8000ebc <__aeabi_fsub+0x268>
 8000eb6:	4a4a      	ldr	r2, [pc, #296]	; (8000fe0 <__aeabi_fsub+0x38c>)
 8000eb8:	3401      	adds	r4, #1
 8000eba:	4013      	ands	r3, r2
 8000ebc:	075a      	lsls	r2, r3, #29
 8000ebe:	d000      	beq.n	8000ec2 <__aeabi_fsub+0x26e>
 8000ec0:	e720      	b.n	8000d04 <__aeabi_fsub+0xb0>
 8000ec2:	08db      	lsrs	r3, r3, #3
 8000ec4:	2cff      	cmp	r4, #255	; 0xff
 8000ec6:	d100      	bne.n	8000eca <__aeabi_fsub+0x276>
 8000ec8:	e77a      	b.n	8000dc0 <__aeabi_fsub+0x16c>
 8000eca:	025b      	lsls	r3, r3, #9
 8000ecc:	0a5f      	lsrs	r7, r3, #9
 8000ece:	b2e0      	uxtb	r0, r4
 8000ed0:	e727      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000ed2:	20ff      	movs	r0, #255	; 0xff
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e724      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000ed8:	4b41      	ldr	r3, [pc, #260]	; (8000fe0 <__aeabi_fsub+0x38c>)
 8000eda:	1a24      	subs	r4, r4, r0
 8000edc:	4033      	ands	r3, r6
 8000ede:	e70f      	b.n	8000d00 <__aeabi_fsub+0xac>
 8000ee0:	2eff      	cmp	r6, #255	; 0xff
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_fsub+0x292>
 8000ee4:	e76a      	b.n	8000dbc <__aeabi_fsub+0x168>
 8000ee6:	2380      	movs	r3, #128	; 0x80
 8000ee8:	4662      	mov	r2, ip
 8000eea:	04db      	lsls	r3, r3, #19
 8000eec:	431a      	orrs	r2, r3
 8000eee:	4694      	mov	ip, r2
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	281b      	cmp	r0, #27
 8000ef4:	dc09      	bgt.n	8000f0a <__aeabi_fsub+0x2b6>
 8000ef6:	2420      	movs	r4, #32
 8000ef8:	4663      	mov	r3, ip
 8000efa:	4662      	mov	r2, ip
 8000efc:	40c3      	lsrs	r3, r0
 8000efe:	1a20      	subs	r0, r4, r0
 8000f00:	4082      	lsls	r2, r0
 8000f02:	0010      	movs	r0, r2
 8000f04:	1e44      	subs	r4, r0, #1
 8000f06:	41a0      	sbcs	r0, r4
 8000f08:	4303      	orrs	r3, r0
 8000f0a:	4652      	mov	r2, sl
 8000f0c:	000d      	movs	r5, r1
 8000f0e:	0034      	movs	r4, r6
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	e6dc      	b.n	8000cce <__aeabi_fsub+0x7a>
 8000f14:	4663      	mov	r3, ip
 8000f16:	4652      	mov	r2, sl
 8000f18:	1a9e      	subs	r6, r3, r2
 8000f1a:	0173      	lsls	r3, r6, #5
 8000f1c:	d417      	bmi.n	8000f4e <__aeabi_fsub+0x2fa>
 8000f1e:	2e00      	cmp	r6, #0
 8000f20:	d000      	beq.n	8000f24 <__aeabi_fsub+0x2d0>
 8000f22:	e6d9      	b.n	8000cd8 <__aeabi_fsub+0x84>
 8000f24:	2500      	movs	r5, #0
 8000f26:	2000      	movs	r0, #0
 8000f28:	2700      	movs	r7, #0
 8000f2a:	e6fa      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000f2c:	4663      	mov	r3, ip
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d044      	beq.n	8000fbc <__aeabi_fsub+0x368>
 8000f32:	3901      	subs	r1, #1
 8000f34:	2900      	cmp	r1, #0
 8000f36:	d04c      	beq.n	8000fd2 <__aeabi_fsub+0x37e>
 8000f38:	2eff      	cmp	r6, #255	; 0xff
 8000f3a:	d000      	beq.n	8000f3e <__aeabi_fsub+0x2ea>
 8000f3c:	e771      	b.n	8000e22 <__aeabi_fsub+0x1ce>
 8000f3e:	4643      	mov	r3, r8
 8000f40:	e73e      	b.n	8000dc0 <__aeabi_fsub+0x16c>
 8000f42:	2cff      	cmp	r4, #255	; 0xff
 8000f44:	d0c5      	beq.n	8000ed2 <__aeabi_fsub+0x27e>
 8000f46:	4652      	mov	r2, sl
 8000f48:	4462      	add	r2, ip
 8000f4a:	0853      	lsrs	r3, r2, #1
 8000f4c:	e7b6      	b.n	8000ebc <__aeabi_fsub+0x268>
 8000f4e:	4663      	mov	r3, ip
 8000f50:	000d      	movs	r5, r1
 8000f52:	1ad6      	subs	r6, r2, r3
 8000f54:	e6c0      	b.n	8000cd8 <__aeabi_fsub+0x84>
 8000f56:	4662      	mov	r2, ip
 8000f58:	2a00      	cmp	r2, #0
 8000f5a:	d116      	bne.n	8000f8a <__aeabi_fsub+0x336>
 8000f5c:	4653      	mov	r3, sl
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d000      	beq.n	8000f64 <__aeabi_fsub+0x310>
 8000f62:	e72b      	b.n	8000dbc <__aeabi_fsub+0x168>
 8000f64:	2780      	movs	r7, #128	; 0x80
 8000f66:	2500      	movs	r5, #0
 8000f68:	20ff      	movs	r0, #255	; 0xff
 8000f6a:	03ff      	lsls	r7, r7, #15
 8000f6c:	e6d9      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000f6e:	000d      	movs	r5, r1
 8000f70:	4643      	mov	r3, r8
 8000f72:	0034      	movs	r4, r6
 8000f74:	e7a6      	b.n	8000ec4 <__aeabi_fsub+0x270>
 8000f76:	4653      	mov	r3, sl
 8000f78:	4463      	add	r3, ip
 8000f7a:	e6f7      	b.n	8000d6c <__aeabi_fsub+0x118>
 8000f7c:	4663      	mov	r3, ip
 8000f7e:	4652      	mov	r2, sl
 8000f80:	1a9b      	subs	r3, r3, r2
 8000f82:	e6a4      	b.n	8000cce <__aeabi_fsub+0x7a>
 8000f84:	4662      	mov	r2, ip
 8000f86:	2a00      	cmp	r2, #0
 8000f88:	d0d9      	beq.n	8000f3e <__aeabi_fsub+0x2ea>
 8000f8a:	4652      	mov	r2, sl
 8000f8c:	2a00      	cmp	r2, #0
 8000f8e:	d100      	bne.n	8000f92 <__aeabi_fsub+0x33e>
 8000f90:	e716      	b.n	8000dc0 <__aeabi_fsub+0x16c>
 8000f92:	2280      	movs	r2, #128	; 0x80
 8000f94:	03d2      	lsls	r2, r2, #15
 8000f96:	4213      	tst	r3, r2
 8000f98:	d100      	bne.n	8000f9c <__aeabi_fsub+0x348>
 8000f9a:	e711      	b.n	8000dc0 <__aeabi_fsub+0x16c>
 8000f9c:	4640      	mov	r0, r8
 8000f9e:	4210      	tst	r0, r2
 8000fa0:	d000      	beq.n	8000fa4 <__aeabi_fsub+0x350>
 8000fa2:	e70d      	b.n	8000dc0 <__aeabi_fsub+0x16c>
 8000fa4:	e70a      	b.n	8000dbc <__aeabi_fsub+0x168>
 8000fa6:	4652      	mov	r2, sl
 8000fa8:	000d      	movs	r5, r1
 8000faa:	0034      	movs	r4, r6
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	e68e      	b.n	8000cce <__aeabi_fsub+0x7a>
 8000fb0:	4653      	mov	r3, sl
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d008      	beq.n	8000fc8 <__aeabi_fsub+0x374>
 8000fb6:	000d      	movs	r5, r1
 8000fb8:	4647      	mov	r7, r8
 8000fba:	e6b2      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000fbc:	4643      	mov	r3, r8
 8000fbe:	0034      	movs	r4, r6
 8000fc0:	e780      	b.n	8000ec4 <__aeabi_fsub+0x270>
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d000      	beq.n	8000fc8 <__aeabi_fsub+0x374>
 8000fc6:	e779      	b.n	8000ebc <__aeabi_fsub+0x268>
 8000fc8:	2500      	movs	r5, #0
 8000fca:	2700      	movs	r7, #0
 8000fcc:	e6a9      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000fce:	4647      	mov	r7, r8
 8000fd0:	e6a7      	b.n	8000d22 <__aeabi_fsub+0xce>
 8000fd2:	4653      	mov	r3, sl
 8000fd4:	0034      	movs	r4, r6
 8000fd6:	4463      	add	r3, ip
 8000fd8:	e6c8      	b.n	8000d6c <__aeabi_fsub+0x118>
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	7dffffff 	.word	0x7dffffff
 8000fe0:	fbffffff 	.word	0xfbffffff

08000fe4 <__aeabi_fcmpun>:
 8000fe4:	0242      	lsls	r2, r0, #9
 8000fe6:	024b      	lsls	r3, r1, #9
 8000fe8:	0040      	lsls	r0, r0, #1
 8000fea:	0049      	lsls	r1, r1, #1
 8000fec:	0a52      	lsrs	r2, r2, #9
 8000fee:	0a5b      	lsrs	r3, r3, #9
 8000ff0:	0e09      	lsrs	r1, r1, #24
 8000ff2:	0e00      	lsrs	r0, r0, #24
 8000ff4:	28ff      	cmp	r0, #255	; 0xff
 8000ff6:	d006      	beq.n	8001006 <__aeabi_fcmpun+0x22>
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	29ff      	cmp	r1, #255	; 0xff
 8000ffc:	d102      	bne.n	8001004 <__aeabi_fcmpun+0x20>
 8000ffe:	0018      	movs	r0, r3
 8001000:	1e43      	subs	r3, r0, #1
 8001002:	4198      	sbcs	r0, r3
 8001004:	4770      	bx	lr
 8001006:	38fe      	subs	r0, #254	; 0xfe
 8001008:	2a00      	cmp	r2, #0
 800100a:	d1fb      	bne.n	8001004 <__aeabi_fcmpun+0x20>
 800100c:	e7f4      	b.n	8000ff8 <__aeabi_fcmpun+0x14>
 800100e:	46c0      	nop			; (mov r8, r8)

08001010 <__aeabi_f2iz>:
 8001010:	0241      	lsls	r1, r0, #9
 8001012:	0042      	lsls	r2, r0, #1
 8001014:	0fc3      	lsrs	r3, r0, #31
 8001016:	0a49      	lsrs	r1, r1, #9
 8001018:	2000      	movs	r0, #0
 800101a:	0e12      	lsrs	r2, r2, #24
 800101c:	2a7e      	cmp	r2, #126	; 0x7e
 800101e:	d903      	bls.n	8001028 <__aeabi_f2iz+0x18>
 8001020:	2a9d      	cmp	r2, #157	; 0x9d
 8001022:	d902      	bls.n	800102a <__aeabi_f2iz+0x1a>
 8001024:	4a09      	ldr	r2, [pc, #36]	; (800104c <__aeabi_f2iz+0x3c>)
 8001026:	1898      	adds	r0, r3, r2
 8001028:	4770      	bx	lr
 800102a:	2080      	movs	r0, #128	; 0x80
 800102c:	0400      	lsls	r0, r0, #16
 800102e:	4301      	orrs	r1, r0
 8001030:	2a95      	cmp	r2, #149	; 0x95
 8001032:	dc07      	bgt.n	8001044 <__aeabi_f2iz+0x34>
 8001034:	2096      	movs	r0, #150	; 0x96
 8001036:	1a82      	subs	r2, r0, r2
 8001038:	40d1      	lsrs	r1, r2
 800103a:	4248      	negs	r0, r1
 800103c:	2b00      	cmp	r3, #0
 800103e:	d1f3      	bne.n	8001028 <__aeabi_f2iz+0x18>
 8001040:	0008      	movs	r0, r1
 8001042:	e7f1      	b.n	8001028 <__aeabi_f2iz+0x18>
 8001044:	3a96      	subs	r2, #150	; 0x96
 8001046:	4091      	lsls	r1, r2
 8001048:	e7f7      	b.n	800103a <__aeabi_f2iz+0x2a>
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	7fffffff 	.word	0x7fffffff

08001050 <__aeabi_i2f>:
 8001050:	b570      	push	{r4, r5, r6, lr}
 8001052:	2800      	cmp	r0, #0
 8001054:	d013      	beq.n	800107e <__aeabi_i2f+0x2e>
 8001056:	17c3      	asrs	r3, r0, #31
 8001058:	18c5      	adds	r5, r0, r3
 800105a:	405d      	eors	r5, r3
 800105c:	0fc4      	lsrs	r4, r0, #31
 800105e:	0028      	movs	r0, r5
 8001060:	f001 fee6 	bl	8002e30 <__clzsi2>
 8001064:	239e      	movs	r3, #158	; 0x9e
 8001066:	0001      	movs	r1, r0
 8001068:	1a1b      	subs	r3, r3, r0
 800106a:	2b96      	cmp	r3, #150	; 0x96
 800106c:	dc0f      	bgt.n	800108e <__aeabi_i2f+0x3e>
 800106e:	2808      	cmp	r0, #8
 8001070:	dd01      	ble.n	8001076 <__aeabi_i2f+0x26>
 8001072:	3908      	subs	r1, #8
 8001074:	408d      	lsls	r5, r1
 8001076:	026d      	lsls	r5, r5, #9
 8001078:	0a6d      	lsrs	r5, r5, #9
 800107a:	b2d8      	uxtb	r0, r3
 800107c:	e002      	b.n	8001084 <__aeabi_i2f+0x34>
 800107e:	2400      	movs	r4, #0
 8001080:	2000      	movs	r0, #0
 8001082:	2500      	movs	r5, #0
 8001084:	05c0      	lsls	r0, r0, #23
 8001086:	4328      	orrs	r0, r5
 8001088:	07e4      	lsls	r4, r4, #31
 800108a:	4320      	orrs	r0, r4
 800108c:	bd70      	pop	{r4, r5, r6, pc}
 800108e:	2b99      	cmp	r3, #153	; 0x99
 8001090:	dd0b      	ble.n	80010aa <__aeabi_i2f+0x5a>
 8001092:	2205      	movs	r2, #5
 8001094:	002e      	movs	r6, r5
 8001096:	1a12      	subs	r2, r2, r0
 8001098:	40d6      	lsrs	r6, r2
 800109a:	0002      	movs	r2, r0
 800109c:	321b      	adds	r2, #27
 800109e:	4095      	lsls	r5, r2
 80010a0:	0028      	movs	r0, r5
 80010a2:	1e45      	subs	r5, r0, #1
 80010a4:	41a8      	sbcs	r0, r5
 80010a6:	0035      	movs	r5, r6
 80010a8:	4305      	orrs	r5, r0
 80010aa:	2905      	cmp	r1, #5
 80010ac:	dd01      	ble.n	80010b2 <__aeabi_i2f+0x62>
 80010ae:	1f4a      	subs	r2, r1, #5
 80010b0:	4095      	lsls	r5, r2
 80010b2:	002a      	movs	r2, r5
 80010b4:	4e08      	ldr	r6, [pc, #32]	; (80010d8 <__aeabi_i2f+0x88>)
 80010b6:	4032      	ands	r2, r6
 80010b8:	0768      	lsls	r0, r5, #29
 80010ba:	d009      	beq.n	80010d0 <__aeabi_i2f+0x80>
 80010bc:	200f      	movs	r0, #15
 80010be:	4028      	ands	r0, r5
 80010c0:	2804      	cmp	r0, #4
 80010c2:	d005      	beq.n	80010d0 <__aeabi_i2f+0x80>
 80010c4:	3204      	adds	r2, #4
 80010c6:	0150      	lsls	r0, r2, #5
 80010c8:	d502      	bpl.n	80010d0 <__aeabi_i2f+0x80>
 80010ca:	239f      	movs	r3, #159	; 0x9f
 80010cc:	4032      	ands	r2, r6
 80010ce:	1a5b      	subs	r3, r3, r1
 80010d0:	0192      	lsls	r2, r2, #6
 80010d2:	0a55      	lsrs	r5, r2, #9
 80010d4:	b2d8      	uxtb	r0, r3
 80010d6:	e7d5      	b.n	8001084 <__aeabi_i2f+0x34>
 80010d8:	fbffffff 	.word	0xfbffffff

080010dc <__aeabi_ui2f>:
 80010dc:	b570      	push	{r4, r5, r6, lr}
 80010de:	1e05      	subs	r5, r0, #0
 80010e0:	d00e      	beq.n	8001100 <__aeabi_ui2f+0x24>
 80010e2:	f001 fea5 	bl	8002e30 <__clzsi2>
 80010e6:	239e      	movs	r3, #158	; 0x9e
 80010e8:	0004      	movs	r4, r0
 80010ea:	1a1b      	subs	r3, r3, r0
 80010ec:	2b96      	cmp	r3, #150	; 0x96
 80010ee:	dc0c      	bgt.n	800110a <__aeabi_ui2f+0x2e>
 80010f0:	2808      	cmp	r0, #8
 80010f2:	dd01      	ble.n	80010f8 <__aeabi_ui2f+0x1c>
 80010f4:	3c08      	subs	r4, #8
 80010f6:	40a5      	lsls	r5, r4
 80010f8:	026d      	lsls	r5, r5, #9
 80010fa:	0a6d      	lsrs	r5, r5, #9
 80010fc:	b2d8      	uxtb	r0, r3
 80010fe:	e001      	b.n	8001104 <__aeabi_ui2f+0x28>
 8001100:	2000      	movs	r0, #0
 8001102:	2500      	movs	r5, #0
 8001104:	05c0      	lsls	r0, r0, #23
 8001106:	4328      	orrs	r0, r5
 8001108:	bd70      	pop	{r4, r5, r6, pc}
 800110a:	2b99      	cmp	r3, #153	; 0x99
 800110c:	dd09      	ble.n	8001122 <__aeabi_ui2f+0x46>
 800110e:	0002      	movs	r2, r0
 8001110:	0029      	movs	r1, r5
 8001112:	321b      	adds	r2, #27
 8001114:	4091      	lsls	r1, r2
 8001116:	1e4a      	subs	r2, r1, #1
 8001118:	4191      	sbcs	r1, r2
 800111a:	2205      	movs	r2, #5
 800111c:	1a12      	subs	r2, r2, r0
 800111e:	40d5      	lsrs	r5, r2
 8001120:	430d      	orrs	r5, r1
 8001122:	2c05      	cmp	r4, #5
 8001124:	dd01      	ble.n	800112a <__aeabi_ui2f+0x4e>
 8001126:	1f62      	subs	r2, r4, #5
 8001128:	4095      	lsls	r5, r2
 800112a:	0029      	movs	r1, r5
 800112c:	4e08      	ldr	r6, [pc, #32]	; (8001150 <__aeabi_ui2f+0x74>)
 800112e:	4031      	ands	r1, r6
 8001130:	076a      	lsls	r2, r5, #29
 8001132:	d009      	beq.n	8001148 <__aeabi_ui2f+0x6c>
 8001134:	200f      	movs	r0, #15
 8001136:	4028      	ands	r0, r5
 8001138:	2804      	cmp	r0, #4
 800113a:	d005      	beq.n	8001148 <__aeabi_ui2f+0x6c>
 800113c:	3104      	adds	r1, #4
 800113e:	014a      	lsls	r2, r1, #5
 8001140:	d502      	bpl.n	8001148 <__aeabi_ui2f+0x6c>
 8001142:	239f      	movs	r3, #159	; 0x9f
 8001144:	4031      	ands	r1, r6
 8001146:	1b1b      	subs	r3, r3, r4
 8001148:	0189      	lsls	r1, r1, #6
 800114a:	0a4d      	lsrs	r5, r1, #9
 800114c:	b2d8      	uxtb	r0, r3
 800114e:	e7d9      	b.n	8001104 <__aeabi_ui2f+0x28>
 8001150:	fbffffff 	.word	0xfbffffff

08001154 <__aeabi_dadd>:
 8001154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001156:	464f      	mov	r7, r9
 8001158:	46d6      	mov	lr, sl
 800115a:	4646      	mov	r6, r8
 800115c:	000d      	movs	r5, r1
 800115e:	0001      	movs	r1, r0
 8001160:	0018      	movs	r0, r3
 8001162:	b5c0      	push	{r6, r7, lr}
 8001164:	0017      	movs	r7, r2
 8001166:	032b      	lsls	r3, r5, #12
 8001168:	0a5a      	lsrs	r2, r3, #9
 800116a:	0f4b      	lsrs	r3, r1, #29
 800116c:	4313      	orrs	r3, r2
 800116e:	00ca      	lsls	r2, r1, #3
 8001170:	4691      	mov	r9, r2
 8001172:	0302      	lsls	r2, r0, #12
 8001174:	006e      	lsls	r6, r5, #1
 8001176:	0041      	lsls	r1, r0, #1
 8001178:	0a52      	lsrs	r2, r2, #9
 800117a:	0fec      	lsrs	r4, r5, #31
 800117c:	0f7d      	lsrs	r5, r7, #29
 800117e:	4315      	orrs	r5, r2
 8001180:	0d76      	lsrs	r6, r6, #21
 8001182:	0d49      	lsrs	r1, r1, #21
 8001184:	0fc0      	lsrs	r0, r0, #31
 8001186:	4682      	mov	sl, r0
 8001188:	46ac      	mov	ip, r5
 800118a:	00ff      	lsls	r7, r7, #3
 800118c:	1a72      	subs	r2, r6, r1
 800118e:	4284      	cmp	r4, r0
 8001190:	d100      	bne.n	8001194 <__aeabi_dadd+0x40>
 8001192:	e098      	b.n	80012c6 <__aeabi_dadd+0x172>
 8001194:	2a00      	cmp	r2, #0
 8001196:	dc00      	bgt.n	800119a <__aeabi_dadd+0x46>
 8001198:	e081      	b.n	800129e <__aeabi_dadd+0x14a>
 800119a:	2900      	cmp	r1, #0
 800119c:	d100      	bne.n	80011a0 <__aeabi_dadd+0x4c>
 800119e:	e0b6      	b.n	800130e <__aeabi_dadd+0x1ba>
 80011a0:	49c9      	ldr	r1, [pc, #804]	; (80014c8 <__aeabi_dadd+0x374>)
 80011a2:	428e      	cmp	r6, r1
 80011a4:	d100      	bne.n	80011a8 <__aeabi_dadd+0x54>
 80011a6:	e172      	b.n	800148e <__aeabi_dadd+0x33a>
 80011a8:	2180      	movs	r1, #128	; 0x80
 80011aa:	0028      	movs	r0, r5
 80011ac:	0409      	lsls	r1, r1, #16
 80011ae:	4308      	orrs	r0, r1
 80011b0:	4684      	mov	ip, r0
 80011b2:	2a38      	cmp	r2, #56	; 0x38
 80011b4:	dd00      	ble.n	80011b8 <__aeabi_dadd+0x64>
 80011b6:	e15e      	b.n	8001476 <__aeabi_dadd+0x322>
 80011b8:	2a1f      	cmp	r2, #31
 80011ba:	dd00      	ble.n	80011be <__aeabi_dadd+0x6a>
 80011bc:	e1ee      	b.n	800159c <__aeabi_dadd+0x448>
 80011be:	2020      	movs	r0, #32
 80011c0:	0039      	movs	r1, r7
 80011c2:	4665      	mov	r5, ip
 80011c4:	1a80      	subs	r0, r0, r2
 80011c6:	4087      	lsls	r7, r0
 80011c8:	40d1      	lsrs	r1, r2
 80011ca:	4085      	lsls	r5, r0
 80011cc:	430d      	orrs	r5, r1
 80011ce:	0039      	movs	r1, r7
 80011d0:	1e4f      	subs	r7, r1, #1
 80011d2:	41b9      	sbcs	r1, r7
 80011d4:	4667      	mov	r7, ip
 80011d6:	40d7      	lsrs	r7, r2
 80011d8:	4329      	orrs	r1, r5
 80011da:	1bdb      	subs	r3, r3, r7
 80011dc:	464a      	mov	r2, r9
 80011de:	1a55      	subs	r5, r2, r1
 80011e0:	45a9      	cmp	r9, r5
 80011e2:	4189      	sbcs	r1, r1
 80011e4:	4249      	negs	r1, r1
 80011e6:	1a5b      	subs	r3, r3, r1
 80011e8:	4698      	mov	r8, r3
 80011ea:	4643      	mov	r3, r8
 80011ec:	021b      	lsls	r3, r3, #8
 80011ee:	d400      	bmi.n	80011f2 <__aeabi_dadd+0x9e>
 80011f0:	e0cc      	b.n	800138c <__aeabi_dadd+0x238>
 80011f2:	4643      	mov	r3, r8
 80011f4:	025b      	lsls	r3, r3, #9
 80011f6:	0a5b      	lsrs	r3, r3, #9
 80011f8:	4698      	mov	r8, r3
 80011fa:	4643      	mov	r3, r8
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d100      	bne.n	8001202 <__aeabi_dadd+0xae>
 8001200:	e12c      	b.n	800145c <__aeabi_dadd+0x308>
 8001202:	4640      	mov	r0, r8
 8001204:	f001 fe14 	bl	8002e30 <__clzsi2>
 8001208:	0001      	movs	r1, r0
 800120a:	3908      	subs	r1, #8
 800120c:	2220      	movs	r2, #32
 800120e:	0028      	movs	r0, r5
 8001210:	4643      	mov	r3, r8
 8001212:	1a52      	subs	r2, r2, r1
 8001214:	408b      	lsls	r3, r1
 8001216:	40d0      	lsrs	r0, r2
 8001218:	408d      	lsls	r5, r1
 800121a:	4303      	orrs	r3, r0
 800121c:	428e      	cmp	r6, r1
 800121e:	dd00      	ble.n	8001222 <__aeabi_dadd+0xce>
 8001220:	e117      	b.n	8001452 <__aeabi_dadd+0x2fe>
 8001222:	1b8e      	subs	r6, r1, r6
 8001224:	1c72      	adds	r2, r6, #1
 8001226:	2a1f      	cmp	r2, #31
 8001228:	dd00      	ble.n	800122c <__aeabi_dadd+0xd8>
 800122a:	e1a7      	b.n	800157c <__aeabi_dadd+0x428>
 800122c:	2120      	movs	r1, #32
 800122e:	0018      	movs	r0, r3
 8001230:	002e      	movs	r6, r5
 8001232:	1a89      	subs	r1, r1, r2
 8001234:	408d      	lsls	r5, r1
 8001236:	4088      	lsls	r0, r1
 8001238:	40d6      	lsrs	r6, r2
 800123a:	40d3      	lsrs	r3, r2
 800123c:	1e69      	subs	r1, r5, #1
 800123e:	418d      	sbcs	r5, r1
 8001240:	4330      	orrs	r0, r6
 8001242:	4698      	mov	r8, r3
 8001244:	2600      	movs	r6, #0
 8001246:	4305      	orrs	r5, r0
 8001248:	076b      	lsls	r3, r5, #29
 800124a:	d009      	beq.n	8001260 <__aeabi_dadd+0x10c>
 800124c:	230f      	movs	r3, #15
 800124e:	402b      	ands	r3, r5
 8001250:	2b04      	cmp	r3, #4
 8001252:	d005      	beq.n	8001260 <__aeabi_dadd+0x10c>
 8001254:	1d2b      	adds	r3, r5, #4
 8001256:	42ab      	cmp	r3, r5
 8001258:	41ad      	sbcs	r5, r5
 800125a:	426d      	negs	r5, r5
 800125c:	44a8      	add	r8, r5
 800125e:	001d      	movs	r5, r3
 8001260:	4643      	mov	r3, r8
 8001262:	021b      	lsls	r3, r3, #8
 8001264:	d400      	bmi.n	8001268 <__aeabi_dadd+0x114>
 8001266:	e094      	b.n	8001392 <__aeabi_dadd+0x23e>
 8001268:	4b97      	ldr	r3, [pc, #604]	; (80014c8 <__aeabi_dadd+0x374>)
 800126a:	1c72      	adds	r2, r6, #1
 800126c:	429a      	cmp	r2, r3
 800126e:	d100      	bne.n	8001272 <__aeabi_dadd+0x11e>
 8001270:	e09d      	b.n	80013ae <__aeabi_dadd+0x25a>
 8001272:	4641      	mov	r1, r8
 8001274:	4b95      	ldr	r3, [pc, #596]	; (80014cc <__aeabi_dadd+0x378>)
 8001276:	08ed      	lsrs	r5, r5, #3
 8001278:	4019      	ands	r1, r3
 800127a:	000b      	movs	r3, r1
 800127c:	0552      	lsls	r2, r2, #21
 800127e:	0749      	lsls	r1, r1, #29
 8001280:	025b      	lsls	r3, r3, #9
 8001282:	4329      	orrs	r1, r5
 8001284:	0b1b      	lsrs	r3, r3, #12
 8001286:	0d52      	lsrs	r2, r2, #21
 8001288:	0512      	lsls	r2, r2, #20
 800128a:	4313      	orrs	r3, r2
 800128c:	07e4      	lsls	r4, r4, #31
 800128e:	4323      	orrs	r3, r4
 8001290:	0008      	movs	r0, r1
 8001292:	0019      	movs	r1, r3
 8001294:	bce0      	pop	{r5, r6, r7}
 8001296:	46ba      	mov	sl, r7
 8001298:	46b1      	mov	r9, r6
 800129a:	46a8      	mov	r8, r5
 800129c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800129e:	2a00      	cmp	r2, #0
 80012a0:	d043      	beq.n	800132a <__aeabi_dadd+0x1d6>
 80012a2:	1b8a      	subs	r2, r1, r6
 80012a4:	2e00      	cmp	r6, #0
 80012a6:	d000      	beq.n	80012aa <__aeabi_dadd+0x156>
 80012a8:	e12a      	b.n	8001500 <__aeabi_dadd+0x3ac>
 80012aa:	464c      	mov	r4, r9
 80012ac:	431c      	orrs	r4, r3
 80012ae:	d100      	bne.n	80012b2 <__aeabi_dadd+0x15e>
 80012b0:	e1d1      	b.n	8001656 <__aeabi_dadd+0x502>
 80012b2:	1e54      	subs	r4, r2, #1
 80012b4:	2a01      	cmp	r2, #1
 80012b6:	d100      	bne.n	80012ba <__aeabi_dadd+0x166>
 80012b8:	e21f      	b.n	80016fa <__aeabi_dadd+0x5a6>
 80012ba:	4d83      	ldr	r5, [pc, #524]	; (80014c8 <__aeabi_dadd+0x374>)
 80012bc:	42aa      	cmp	r2, r5
 80012be:	d100      	bne.n	80012c2 <__aeabi_dadd+0x16e>
 80012c0:	e272      	b.n	80017a8 <__aeabi_dadd+0x654>
 80012c2:	0022      	movs	r2, r4
 80012c4:	e123      	b.n	800150e <__aeabi_dadd+0x3ba>
 80012c6:	2a00      	cmp	r2, #0
 80012c8:	dc00      	bgt.n	80012cc <__aeabi_dadd+0x178>
 80012ca:	e098      	b.n	80013fe <__aeabi_dadd+0x2aa>
 80012cc:	2900      	cmp	r1, #0
 80012ce:	d042      	beq.n	8001356 <__aeabi_dadd+0x202>
 80012d0:	497d      	ldr	r1, [pc, #500]	; (80014c8 <__aeabi_dadd+0x374>)
 80012d2:	428e      	cmp	r6, r1
 80012d4:	d100      	bne.n	80012d8 <__aeabi_dadd+0x184>
 80012d6:	e0da      	b.n	800148e <__aeabi_dadd+0x33a>
 80012d8:	2180      	movs	r1, #128	; 0x80
 80012da:	0028      	movs	r0, r5
 80012dc:	0409      	lsls	r1, r1, #16
 80012de:	4308      	orrs	r0, r1
 80012e0:	4684      	mov	ip, r0
 80012e2:	2a38      	cmp	r2, #56	; 0x38
 80012e4:	dd00      	ble.n	80012e8 <__aeabi_dadd+0x194>
 80012e6:	e129      	b.n	800153c <__aeabi_dadd+0x3e8>
 80012e8:	2a1f      	cmp	r2, #31
 80012ea:	dc00      	bgt.n	80012ee <__aeabi_dadd+0x19a>
 80012ec:	e187      	b.n	80015fe <__aeabi_dadd+0x4aa>
 80012ee:	0011      	movs	r1, r2
 80012f0:	4665      	mov	r5, ip
 80012f2:	3920      	subs	r1, #32
 80012f4:	40cd      	lsrs	r5, r1
 80012f6:	2a20      	cmp	r2, #32
 80012f8:	d004      	beq.n	8001304 <__aeabi_dadd+0x1b0>
 80012fa:	2040      	movs	r0, #64	; 0x40
 80012fc:	4661      	mov	r1, ip
 80012fe:	1a82      	subs	r2, r0, r2
 8001300:	4091      	lsls	r1, r2
 8001302:	430f      	orrs	r7, r1
 8001304:	0039      	movs	r1, r7
 8001306:	1e4f      	subs	r7, r1, #1
 8001308:	41b9      	sbcs	r1, r7
 800130a:	430d      	orrs	r5, r1
 800130c:	e11b      	b.n	8001546 <__aeabi_dadd+0x3f2>
 800130e:	0029      	movs	r1, r5
 8001310:	4339      	orrs	r1, r7
 8001312:	d100      	bne.n	8001316 <__aeabi_dadd+0x1c2>
 8001314:	e0b5      	b.n	8001482 <__aeabi_dadd+0x32e>
 8001316:	1e51      	subs	r1, r2, #1
 8001318:	2a01      	cmp	r2, #1
 800131a:	d100      	bne.n	800131e <__aeabi_dadd+0x1ca>
 800131c:	e1ab      	b.n	8001676 <__aeabi_dadd+0x522>
 800131e:	486a      	ldr	r0, [pc, #424]	; (80014c8 <__aeabi_dadd+0x374>)
 8001320:	4282      	cmp	r2, r0
 8001322:	d100      	bne.n	8001326 <__aeabi_dadd+0x1d2>
 8001324:	e1b2      	b.n	800168c <__aeabi_dadd+0x538>
 8001326:	000a      	movs	r2, r1
 8001328:	e743      	b.n	80011b2 <__aeabi_dadd+0x5e>
 800132a:	4969      	ldr	r1, [pc, #420]	; (80014d0 <__aeabi_dadd+0x37c>)
 800132c:	1c75      	adds	r5, r6, #1
 800132e:	420d      	tst	r5, r1
 8001330:	d000      	beq.n	8001334 <__aeabi_dadd+0x1e0>
 8001332:	e0cf      	b.n	80014d4 <__aeabi_dadd+0x380>
 8001334:	2e00      	cmp	r6, #0
 8001336:	d000      	beq.n	800133a <__aeabi_dadd+0x1e6>
 8001338:	e193      	b.n	8001662 <__aeabi_dadd+0x50e>
 800133a:	4649      	mov	r1, r9
 800133c:	4319      	orrs	r1, r3
 800133e:	d100      	bne.n	8001342 <__aeabi_dadd+0x1ee>
 8001340:	e1d1      	b.n	80016e6 <__aeabi_dadd+0x592>
 8001342:	4661      	mov	r1, ip
 8001344:	4339      	orrs	r1, r7
 8001346:	d000      	beq.n	800134a <__aeabi_dadd+0x1f6>
 8001348:	e1e3      	b.n	8001712 <__aeabi_dadd+0x5be>
 800134a:	4649      	mov	r1, r9
 800134c:	0758      	lsls	r0, r3, #29
 800134e:	08c9      	lsrs	r1, r1, #3
 8001350:	4301      	orrs	r1, r0
 8001352:	08db      	lsrs	r3, r3, #3
 8001354:	e026      	b.n	80013a4 <__aeabi_dadd+0x250>
 8001356:	0029      	movs	r1, r5
 8001358:	4339      	orrs	r1, r7
 800135a:	d100      	bne.n	800135e <__aeabi_dadd+0x20a>
 800135c:	e091      	b.n	8001482 <__aeabi_dadd+0x32e>
 800135e:	1e51      	subs	r1, r2, #1
 8001360:	2a01      	cmp	r2, #1
 8001362:	d005      	beq.n	8001370 <__aeabi_dadd+0x21c>
 8001364:	4858      	ldr	r0, [pc, #352]	; (80014c8 <__aeabi_dadd+0x374>)
 8001366:	4282      	cmp	r2, r0
 8001368:	d100      	bne.n	800136c <__aeabi_dadd+0x218>
 800136a:	e18f      	b.n	800168c <__aeabi_dadd+0x538>
 800136c:	000a      	movs	r2, r1
 800136e:	e7b8      	b.n	80012e2 <__aeabi_dadd+0x18e>
 8001370:	003d      	movs	r5, r7
 8001372:	444d      	add	r5, r9
 8001374:	454d      	cmp	r5, r9
 8001376:	4189      	sbcs	r1, r1
 8001378:	4463      	add	r3, ip
 800137a:	4698      	mov	r8, r3
 800137c:	4249      	negs	r1, r1
 800137e:	4488      	add	r8, r1
 8001380:	4643      	mov	r3, r8
 8001382:	2602      	movs	r6, #2
 8001384:	021b      	lsls	r3, r3, #8
 8001386:	d500      	bpl.n	800138a <__aeabi_dadd+0x236>
 8001388:	e0eb      	b.n	8001562 <__aeabi_dadd+0x40e>
 800138a:	3e01      	subs	r6, #1
 800138c:	076b      	lsls	r3, r5, #29
 800138e:	d000      	beq.n	8001392 <__aeabi_dadd+0x23e>
 8001390:	e75c      	b.n	800124c <__aeabi_dadd+0xf8>
 8001392:	4643      	mov	r3, r8
 8001394:	08e9      	lsrs	r1, r5, #3
 8001396:	075a      	lsls	r2, r3, #29
 8001398:	4311      	orrs	r1, r2
 800139a:	0032      	movs	r2, r6
 800139c:	08db      	lsrs	r3, r3, #3
 800139e:	484a      	ldr	r0, [pc, #296]	; (80014c8 <__aeabi_dadd+0x374>)
 80013a0:	4282      	cmp	r2, r0
 80013a2:	d021      	beq.n	80013e8 <__aeabi_dadd+0x294>
 80013a4:	031b      	lsls	r3, r3, #12
 80013a6:	0552      	lsls	r2, r2, #21
 80013a8:	0b1b      	lsrs	r3, r3, #12
 80013aa:	0d52      	lsrs	r2, r2, #21
 80013ac:	e76c      	b.n	8001288 <__aeabi_dadd+0x134>
 80013ae:	2300      	movs	r3, #0
 80013b0:	2100      	movs	r1, #0
 80013b2:	e769      	b.n	8001288 <__aeabi_dadd+0x134>
 80013b4:	002a      	movs	r2, r5
 80013b6:	433a      	orrs	r2, r7
 80013b8:	d069      	beq.n	800148e <__aeabi_dadd+0x33a>
 80013ba:	464a      	mov	r2, r9
 80013bc:	0758      	lsls	r0, r3, #29
 80013be:	08d1      	lsrs	r1, r2, #3
 80013c0:	08da      	lsrs	r2, r3, #3
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	031b      	lsls	r3, r3, #12
 80013c6:	4308      	orrs	r0, r1
 80013c8:	421a      	tst	r2, r3
 80013ca:	d007      	beq.n	80013dc <__aeabi_dadd+0x288>
 80013cc:	0029      	movs	r1, r5
 80013ce:	08ed      	lsrs	r5, r5, #3
 80013d0:	421d      	tst	r5, r3
 80013d2:	d103      	bne.n	80013dc <__aeabi_dadd+0x288>
 80013d4:	002a      	movs	r2, r5
 80013d6:	08ff      	lsrs	r7, r7, #3
 80013d8:	0748      	lsls	r0, r1, #29
 80013da:	4338      	orrs	r0, r7
 80013dc:	0f43      	lsrs	r3, r0, #29
 80013de:	00c1      	lsls	r1, r0, #3
 80013e0:	075b      	lsls	r3, r3, #29
 80013e2:	08c9      	lsrs	r1, r1, #3
 80013e4:	4319      	orrs	r1, r3
 80013e6:	0013      	movs	r3, r2
 80013e8:	000a      	movs	r2, r1
 80013ea:	431a      	orrs	r2, r3
 80013ec:	d100      	bne.n	80013f0 <__aeabi_dadd+0x29c>
 80013ee:	e213      	b.n	8001818 <__aeabi_dadd+0x6c4>
 80013f0:	2280      	movs	r2, #128	; 0x80
 80013f2:	0312      	lsls	r2, r2, #12
 80013f4:	4313      	orrs	r3, r2
 80013f6:	031b      	lsls	r3, r3, #12
 80013f8:	4a33      	ldr	r2, [pc, #204]	; (80014c8 <__aeabi_dadd+0x374>)
 80013fa:	0b1b      	lsrs	r3, r3, #12
 80013fc:	e744      	b.n	8001288 <__aeabi_dadd+0x134>
 80013fe:	2a00      	cmp	r2, #0
 8001400:	d04b      	beq.n	800149a <__aeabi_dadd+0x346>
 8001402:	1b8a      	subs	r2, r1, r6
 8001404:	2e00      	cmp	r6, #0
 8001406:	d100      	bne.n	800140a <__aeabi_dadd+0x2b6>
 8001408:	e0e7      	b.n	80015da <__aeabi_dadd+0x486>
 800140a:	482f      	ldr	r0, [pc, #188]	; (80014c8 <__aeabi_dadd+0x374>)
 800140c:	4281      	cmp	r1, r0
 800140e:	d100      	bne.n	8001412 <__aeabi_dadd+0x2be>
 8001410:	e195      	b.n	800173e <__aeabi_dadd+0x5ea>
 8001412:	2080      	movs	r0, #128	; 0x80
 8001414:	0400      	lsls	r0, r0, #16
 8001416:	4303      	orrs	r3, r0
 8001418:	2a38      	cmp	r2, #56	; 0x38
 800141a:	dd00      	ble.n	800141e <__aeabi_dadd+0x2ca>
 800141c:	e143      	b.n	80016a6 <__aeabi_dadd+0x552>
 800141e:	2a1f      	cmp	r2, #31
 8001420:	dd00      	ble.n	8001424 <__aeabi_dadd+0x2d0>
 8001422:	e1db      	b.n	80017dc <__aeabi_dadd+0x688>
 8001424:	2020      	movs	r0, #32
 8001426:	001d      	movs	r5, r3
 8001428:	464e      	mov	r6, r9
 800142a:	1a80      	subs	r0, r0, r2
 800142c:	4085      	lsls	r5, r0
 800142e:	40d6      	lsrs	r6, r2
 8001430:	4335      	orrs	r5, r6
 8001432:	464e      	mov	r6, r9
 8001434:	4086      	lsls	r6, r0
 8001436:	0030      	movs	r0, r6
 8001438:	40d3      	lsrs	r3, r2
 800143a:	1e46      	subs	r6, r0, #1
 800143c:	41b0      	sbcs	r0, r6
 800143e:	449c      	add	ip, r3
 8001440:	4305      	orrs	r5, r0
 8001442:	19ed      	adds	r5, r5, r7
 8001444:	42bd      	cmp	r5, r7
 8001446:	419b      	sbcs	r3, r3
 8001448:	425b      	negs	r3, r3
 800144a:	4463      	add	r3, ip
 800144c:	4698      	mov	r8, r3
 800144e:	000e      	movs	r6, r1
 8001450:	e07f      	b.n	8001552 <__aeabi_dadd+0x3fe>
 8001452:	4a1e      	ldr	r2, [pc, #120]	; (80014cc <__aeabi_dadd+0x378>)
 8001454:	1a76      	subs	r6, r6, r1
 8001456:	4013      	ands	r3, r2
 8001458:	4698      	mov	r8, r3
 800145a:	e6f5      	b.n	8001248 <__aeabi_dadd+0xf4>
 800145c:	0028      	movs	r0, r5
 800145e:	f001 fce7 	bl	8002e30 <__clzsi2>
 8001462:	0001      	movs	r1, r0
 8001464:	3118      	adds	r1, #24
 8001466:	291f      	cmp	r1, #31
 8001468:	dc00      	bgt.n	800146c <__aeabi_dadd+0x318>
 800146a:	e6cf      	b.n	800120c <__aeabi_dadd+0xb8>
 800146c:	002b      	movs	r3, r5
 800146e:	3808      	subs	r0, #8
 8001470:	4083      	lsls	r3, r0
 8001472:	2500      	movs	r5, #0
 8001474:	e6d2      	b.n	800121c <__aeabi_dadd+0xc8>
 8001476:	4662      	mov	r2, ip
 8001478:	433a      	orrs	r2, r7
 800147a:	0011      	movs	r1, r2
 800147c:	1e4f      	subs	r7, r1, #1
 800147e:	41b9      	sbcs	r1, r7
 8001480:	e6ac      	b.n	80011dc <__aeabi_dadd+0x88>
 8001482:	4649      	mov	r1, r9
 8001484:	0758      	lsls	r0, r3, #29
 8001486:	08c9      	lsrs	r1, r1, #3
 8001488:	4301      	orrs	r1, r0
 800148a:	08db      	lsrs	r3, r3, #3
 800148c:	e787      	b.n	800139e <__aeabi_dadd+0x24a>
 800148e:	4649      	mov	r1, r9
 8001490:	075a      	lsls	r2, r3, #29
 8001492:	08c9      	lsrs	r1, r1, #3
 8001494:	4311      	orrs	r1, r2
 8001496:	08db      	lsrs	r3, r3, #3
 8001498:	e7a6      	b.n	80013e8 <__aeabi_dadd+0x294>
 800149a:	490d      	ldr	r1, [pc, #52]	; (80014d0 <__aeabi_dadd+0x37c>)
 800149c:	1c70      	adds	r0, r6, #1
 800149e:	4208      	tst	r0, r1
 80014a0:	d000      	beq.n	80014a4 <__aeabi_dadd+0x350>
 80014a2:	e0bb      	b.n	800161c <__aeabi_dadd+0x4c8>
 80014a4:	2e00      	cmp	r6, #0
 80014a6:	d000      	beq.n	80014aa <__aeabi_dadd+0x356>
 80014a8:	e114      	b.n	80016d4 <__aeabi_dadd+0x580>
 80014aa:	4649      	mov	r1, r9
 80014ac:	4319      	orrs	r1, r3
 80014ae:	d100      	bne.n	80014b2 <__aeabi_dadd+0x35e>
 80014b0:	e175      	b.n	800179e <__aeabi_dadd+0x64a>
 80014b2:	0029      	movs	r1, r5
 80014b4:	4339      	orrs	r1, r7
 80014b6:	d000      	beq.n	80014ba <__aeabi_dadd+0x366>
 80014b8:	e17e      	b.n	80017b8 <__aeabi_dadd+0x664>
 80014ba:	4649      	mov	r1, r9
 80014bc:	0758      	lsls	r0, r3, #29
 80014be:	08c9      	lsrs	r1, r1, #3
 80014c0:	4301      	orrs	r1, r0
 80014c2:	08db      	lsrs	r3, r3, #3
 80014c4:	e76e      	b.n	80013a4 <__aeabi_dadd+0x250>
 80014c6:	46c0      	nop			; (mov r8, r8)
 80014c8:	000007ff 	.word	0x000007ff
 80014cc:	ff7fffff 	.word	0xff7fffff
 80014d0:	000007fe 	.word	0x000007fe
 80014d4:	4649      	mov	r1, r9
 80014d6:	1bcd      	subs	r5, r1, r7
 80014d8:	4661      	mov	r1, ip
 80014da:	1a58      	subs	r0, r3, r1
 80014dc:	45a9      	cmp	r9, r5
 80014de:	4189      	sbcs	r1, r1
 80014e0:	4249      	negs	r1, r1
 80014e2:	4688      	mov	r8, r1
 80014e4:	0001      	movs	r1, r0
 80014e6:	4640      	mov	r0, r8
 80014e8:	1a09      	subs	r1, r1, r0
 80014ea:	4688      	mov	r8, r1
 80014ec:	0209      	lsls	r1, r1, #8
 80014ee:	d500      	bpl.n	80014f2 <__aeabi_dadd+0x39e>
 80014f0:	e0a6      	b.n	8001640 <__aeabi_dadd+0x4ec>
 80014f2:	4641      	mov	r1, r8
 80014f4:	4329      	orrs	r1, r5
 80014f6:	d000      	beq.n	80014fa <__aeabi_dadd+0x3a6>
 80014f8:	e67f      	b.n	80011fa <__aeabi_dadd+0xa6>
 80014fa:	2300      	movs	r3, #0
 80014fc:	2400      	movs	r4, #0
 80014fe:	e751      	b.n	80013a4 <__aeabi_dadd+0x250>
 8001500:	4cc7      	ldr	r4, [pc, #796]	; (8001820 <__aeabi_dadd+0x6cc>)
 8001502:	42a1      	cmp	r1, r4
 8001504:	d100      	bne.n	8001508 <__aeabi_dadd+0x3b4>
 8001506:	e0c7      	b.n	8001698 <__aeabi_dadd+0x544>
 8001508:	2480      	movs	r4, #128	; 0x80
 800150a:	0424      	lsls	r4, r4, #16
 800150c:	4323      	orrs	r3, r4
 800150e:	2a38      	cmp	r2, #56	; 0x38
 8001510:	dc54      	bgt.n	80015bc <__aeabi_dadd+0x468>
 8001512:	2a1f      	cmp	r2, #31
 8001514:	dd00      	ble.n	8001518 <__aeabi_dadd+0x3c4>
 8001516:	e0cc      	b.n	80016b2 <__aeabi_dadd+0x55e>
 8001518:	2420      	movs	r4, #32
 800151a:	4648      	mov	r0, r9
 800151c:	1aa4      	subs	r4, r4, r2
 800151e:	001d      	movs	r5, r3
 8001520:	464e      	mov	r6, r9
 8001522:	40a0      	lsls	r0, r4
 8001524:	40d6      	lsrs	r6, r2
 8001526:	40a5      	lsls	r5, r4
 8001528:	0004      	movs	r4, r0
 800152a:	40d3      	lsrs	r3, r2
 800152c:	4662      	mov	r2, ip
 800152e:	4335      	orrs	r5, r6
 8001530:	1e66      	subs	r6, r4, #1
 8001532:	41b4      	sbcs	r4, r6
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	469c      	mov	ip, r3
 8001538:	4325      	orrs	r5, r4
 800153a:	e044      	b.n	80015c6 <__aeabi_dadd+0x472>
 800153c:	4662      	mov	r2, ip
 800153e:	433a      	orrs	r2, r7
 8001540:	0015      	movs	r5, r2
 8001542:	1e6f      	subs	r7, r5, #1
 8001544:	41bd      	sbcs	r5, r7
 8001546:	444d      	add	r5, r9
 8001548:	454d      	cmp	r5, r9
 800154a:	4189      	sbcs	r1, r1
 800154c:	4249      	negs	r1, r1
 800154e:	4688      	mov	r8, r1
 8001550:	4498      	add	r8, r3
 8001552:	4643      	mov	r3, r8
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	d400      	bmi.n	800155a <__aeabi_dadd+0x406>
 8001558:	e718      	b.n	800138c <__aeabi_dadd+0x238>
 800155a:	4bb1      	ldr	r3, [pc, #708]	; (8001820 <__aeabi_dadd+0x6cc>)
 800155c:	3601      	adds	r6, #1
 800155e:	429e      	cmp	r6, r3
 8001560:	d049      	beq.n	80015f6 <__aeabi_dadd+0x4a2>
 8001562:	4642      	mov	r2, r8
 8001564:	4baf      	ldr	r3, [pc, #700]	; (8001824 <__aeabi_dadd+0x6d0>)
 8001566:	2101      	movs	r1, #1
 8001568:	401a      	ands	r2, r3
 800156a:	0013      	movs	r3, r2
 800156c:	086a      	lsrs	r2, r5, #1
 800156e:	400d      	ands	r5, r1
 8001570:	4315      	orrs	r5, r2
 8001572:	07d9      	lsls	r1, r3, #31
 8001574:	085b      	lsrs	r3, r3, #1
 8001576:	4698      	mov	r8, r3
 8001578:	430d      	orrs	r5, r1
 800157a:	e665      	b.n	8001248 <__aeabi_dadd+0xf4>
 800157c:	0018      	movs	r0, r3
 800157e:	3e1f      	subs	r6, #31
 8001580:	40f0      	lsrs	r0, r6
 8001582:	2a20      	cmp	r2, #32
 8001584:	d003      	beq.n	800158e <__aeabi_dadd+0x43a>
 8001586:	2140      	movs	r1, #64	; 0x40
 8001588:	1a8a      	subs	r2, r1, r2
 800158a:	4093      	lsls	r3, r2
 800158c:	431d      	orrs	r5, r3
 800158e:	1e69      	subs	r1, r5, #1
 8001590:	418d      	sbcs	r5, r1
 8001592:	2300      	movs	r3, #0
 8001594:	2600      	movs	r6, #0
 8001596:	4698      	mov	r8, r3
 8001598:	4305      	orrs	r5, r0
 800159a:	e6f7      	b.n	800138c <__aeabi_dadd+0x238>
 800159c:	0011      	movs	r1, r2
 800159e:	4665      	mov	r5, ip
 80015a0:	3920      	subs	r1, #32
 80015a2:	40cd      	lsrs	r5, r1
 80015a4:	2a20      	cmp	r2, #32
 80015a6:	d004      	beq.n	80015b2 <__aeabi_dadd+0x45e>
 80015a8:	2040      	movs	r0, #64	; 0x40
 80015aa:	4661      	mov	r1, ip
 80015ac:	1a82      	subs	r2, r0, r2
 80015ae:	4091      	lsls	r1, r2
 80015b0:	430f      	orrs	r7, r1
 80015b2:	0039      	movs	r1, r7
 80015b4:	1e4f      	subs	r7, r1, #1
 80015b6:	41b9      	sbcs	r1, r7
 80015b8:	4329      	orrs	r1, r5
 80015ba:	e60f      	b.n	80011dc <__aeabi_dadd+0x88>
 80015bc:	464a      	mov	r2, r9
 80015be:	4313      	orrs	r3, r2
 80015c0:	001d      	movs	r5, r3
 80015c2:	1e6b      	subs	r3, r5, #1
 80015c4:	419d      	sbcs	r5, r3
 80015c6:	1b7d      	subs	r5, r7, r5
 80015c8:	42af      	cmp	r7, r5
 80015ca:	419b      	sbcs	r3, r3
 80015cc:	4662      	mov	r2, ip
 80015ce:	425b      	negs	r3, r3
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	4698      	mov	r8, r3
 80015d4:	4654      	mov	r4, sl
 80015d6:	000e      	movs	r6, r1
 80015d8:	e607      	b.n	80011ea <__aeabi_dadd+0x96>
 80015da:	4648      	mov	r0, r9
 80015dc:	4318      	orrs	r0, r3
 80015de:	d100      	bne.n	80015e2 <__aeabi_dadd+0x48e>
 80015e0:	e0b3      	b.n	800174a <__aeabi_dadd+0x5f6>
 80015e2:	1e50      	subs	r0, r2, #1
 80015e4:	2a01      	cmp	r2, #1
 80015e6:	d100      	bne.n	80015ea <__aeabi_dadd+0x496>
 80015e8:	e10d      	b.n	8001806 <__aeabi_dadd+0x6b2>
 80015ea:	4d8d      	ldr	r5, [pc, #564]	; (8001820 <__aeabi_dadd+0x6cc>)
 80015ec:	42aa      	cmp	r2, r5
 80015ee:	d100      	bne.n	80015f2 <__aeabi_dadd+0x49e>
 80015f0:	e0a5      	b.n	800173e <__aeabi_dadd+0x5ea>
 80015f2:	0002      	movs	r2, r0
 80015f4:	e710      	b.n	8001418 <__aeabi_dadd+0x2c4>
 80015f6:	0032      	movs	r2, r6
 80015f8:	2300      	movs	r3, #0
 80015fa:	2100      	movs	r1, #0
 80015fc:	e644      	b.n	8001288 <__aeabi_dadd+0x134>
 80015fe:	2120      	movs	r1, #32
 8001600:	0038      	movs	r0, r7
 8001602:	1a89      	subs	r1, r1, r2
 8001604:	4665      	mov	r5, ip
 8001606:	408f      	lsls	r7, r1
 8001608:	408d      	lsls	r5, r1
 800160a:	40d0      	lsrs	r0, r2
 800160c:	1e79      	subs	r1, r7, #1
 800160e:	418f      	sbcs	r7, r1
 8001610:	4305      	orrs	r5, r0
 8001612:	433d      	orrs	r5, r7
 8001614:	4667      	mov	r7, ip
 8001616:	40d7      	lsrs	r7, r2
 8001618:	19db      	adds	r3, r3, r7
 800161a:	e794      	b.n	8001546 <__aeabi_dadd+0x3f2>
 800161c:	4a80      	ldr	r2, [pc, #512]	; (8001820 <__aeabi_dadd+0x6cc>)
 800161e:	4290      	cmp	r0, r2
 8001620:	d100      	bne.n	8001624 <__aeabi_dadd+0x4d0>
 8001622:	e0ec      	b.n	80017fe <__aeabi_dadd+0x6aa>
 8001624:	0039      	movs	r1, r7
 8001626:	4449      	add	r1, r9
 8001628:	4549      	cmp	r1, r9
 800162a:	4192      	sbcs	r2, r2
 800162c:	4463      	add	r3, ip
 800162e:	4252      	negs	r2, r2
 8001630:	189b      	adds	r3, r3, r2
 8001632:	07dd      	lsls	r5, r3, #31
 8001634:	0849      	lsrs	r1, r1, #1
 8001636:	085b      	lsrs	r3, r3, #1
 8001638:	4698      	mov	r8, r3
 800163a:	0006      	movs	r6, r0
 800163c:	430d      	orrs	r5, r1
 800163e:	e6a5      	b.n	800138c <__aeabi_dadd+0x238>
 8001640:	464a      	mov	r2, r9
 8001642:	1abd      	subs	r5, r7, r2
 8001644:	42af      	cmp	r7, r5
 8001646:	4189      	sbcs	r1, r1
 8001648:	4662      	mov	r2, ip
 800164a:	4249      	negs	r1, r1
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	1a5b      	subs	r3, r3, r1
 8001650:	4698      	mov	r8, r3
 8001652:	4654      	mov	r4, sl
 8001654:	e5d1      	b.n	80011fa <__aeabi_dadd+0xa6>
 8001656:	076c      	lsls	r4, r5, #29
 8001658:	08f9      	lsrs	r1, r7, #3
 800165a:	4321      	orrs	r1, r4
 800165c:	08eb      	lsrs	r3, r5, #3
 800165e:	0004      	movs	r4, r0
 8001660:	e69d      	b.n	800139e <__aeabi_dadd+0x24a>
 8001662:	464a      	mov	r2, r9
 8001664:	431a      	orrs	r2, r3
 8001666:	d175      	bne.n	8001754 <__aeabi_dadd+0x600>
 8001668:	4661      	mov	r1, ip
 800166a:	4339      	orrs	r1, r7
 800166c:	d114      	bne.n	8001698 <__aeabi_dadd+0x544>
 800166e:	2380      	movs	r3, #128	; 0x80
 8001670:	2400      	movs	r4, #0
 8001672:	031b      	lsls	r3, r3, #12
 8001674:	e6bc      	b.n	80013f0 <__aeabi_dadd+0x29c>
 8001676:	464a      	mov	r2, r9
 8001678:	1bd5      	subs	r5, r2, r7
 800167a:	45a9      	cmp	r9, r5
 800167c:	4189      	sbcs	r1, r1
 800167e:	4662      	mov	r2, ip
 8001680:	4249      	negs	r1, r1
 8001682:	1a9b      	subs	r3, r3, r2
 8001684:	1a5b      	subs	r3, r3, r1
 8001686:	4698      	mov	r8, r3
 8001688:	2601      	movs	r6, #1
 800168a:	e5ae      	b.n	80011ea <__aeabi_dadd+0x96>
 800168c:	464a      	mov	r2, r9
 800168e:	08d1      	lsrs	r1, r2, #3
 8001690:	075a      	lsls	r2, r3, #29
 8001692:	4311      	orrs	r1, r2
 8001694:	08db      	lsrs	r3, r3, #3
 8001696:	e6a7      	b.n	80013e8 <__aeabi_dadd+0x294>
 8001698:	4663      	mov	r3, ip
 800169a:	08f9      	lsrs	r1, r7, #3
 800169c:	075a      	lsls	r2, r3, #29
 800169e:	4654      	mov	r4, sl
 80016a0:	4311      	orrs	r1, r2
 80016a2:	08db      	lsrs	r3, r3, #3
 80016a4:	e6a0      	b.n	80013e8 <__aeabi_dadd+0x294>
 80016a6:	464a      	mov	r2, r9
 80016a8:	4313      	orrs	r3, r2
 80016aa:	001d      	movs	r5, r3
 80016ac:	1e6b      	subs	r3, r5, #1
 80016ae:	419d      	sbcs	r5, r3
 80016b0:	e6c7      	b.n	8001442 <__aeabi_dadd+0x2ee>
 80016b2:	0014      	movs	r4, r2
 80016b4:	001e      	movs	r6, r3
 80016b6:	3c20      	subs	r4, #32
 80016b8:	40e6      	lsrs	r6, r4
 80016ba:	2a20      	cmp	r2, #32
 80016bc:	d005      	beq.n	80016ca <__aeabi_dadd+0x576>
 80016be:	2440      	movs	r4, #64	; 0x40
 80016c0:	1aa2      	subs	r2, r4, r2
 80016c2:	4093      	lsls	r3, r2
 80016c4:	464a      	mov	r2, r9
 80016c6:	431a      	orrs	r2, r3
 80016c8:	4691      	mov	r9, r2
 80016ca:	464d      	mov	r5, r9
 80016cc:	1e6b      	subs	r3, r5, #1
 80016ce:	419d      	sbcs	r5, r3
 80016d0:	4335      	orrs	r5, r6
 80016d2:	e778      	b.n	80015c6 <__aeabi_dadd+0x472>
 80016d4:	464a      	mov	r2, r9
 80016d6:	431a      	orrs	r2, r3
 80016d8:	d000      	beq.n	80016dc <__aeabi_dadd+0x588>
 80016da:	e66b      	b.n	80013b4 <__aeabi_dadd+0x260>
 80016dc:	076b      	lsls	r3, r5, #29
 80016de:	08f9      	lsrs	r1, r7, #3
 80016e0:	4319      	orrs	r1, r3
 80016e2:	08eb      	lsrs	r3, r5, #3
 80016e4:	e680      	b.n	80013e8 <__aeabi_dadd+0x294>
 80016e6:	4661      	mov	r1, ip
 80016e8:	4339      	orrs	r1, r7
 80016ea:	d054      	beq.n	8001796 <__aeabi_dadd+0x642>
 80016ec:	4663      	mov	r3, ip
 80016ee:	08f9      	lsrs	r1, r7, #3
 80016f0:	075c      	lsls	r4, r3, #29
 80016f2:	4321      	orrs	r1, r4
 80016f4:	08db      	lsrs	r3, r3, #3
 80016f6:	0004      	movs	r4, r0
 80016f8:	e654      	b.n	80013a4 <__aeabi_dadd+0x250>
 80016fa:	464a      	mov	r2, r9
 80016fc:	1abd      	subs	r5, r7, r2
 80016fe:	42af      	cmp	r7, r5
 8001700:	4189      	sbcs	r1, r1
 8001702:	4662      	mov	r2, ip
 8001704:	4249      	negs	r1, r1
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	1a5b      	subs	r3, r3, r1
 800170a:	4698      	mov	r8, r3
 800170c:	0004      	movs	r4, r0
 800170e:	2601      	movs	r6, #1
 8001710:	e56b      	b.n	80011ea <__aeabi_dadd+0x96>
 8001712:	464a      	mov	r2, r9
 8001714:	1bd5      	subs	r5, r2, r7
 8001716:	45a9      	cmp	r9, r5
 8001718:	4189      	sbcs	r1, r1
 800171a:	4662      	mov	r2, ip
 800171c:	4249      	negs	r1, r1
 800171e:	1a9a      	subs	r2, r3, r2
 8001720:	1a52      	subs	r2, r2, r1
 8001722:	4690      	mov	r8, r2
 8001724:	0212      	lsls	r2, r2, #8
 8001726:	d532      	bpl.n	800178e <__aeabi_dadd+0x63a>
 8001728:	464a      	mov	r2, r9
 800172a:	1abd      	subs	r5, r7, r2
 800172c:	42af      	cmp	r7, r5
 800172e:	4189      	sbcs	r1, r1
 8001730:	4662      	mov	r2, ip
 8001732:	4249      	negs	r1, r1
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	1a5b      	subs	r3, r3, r1
 8001738:	4698      	mov	r8, r3
 800173a:	0004      	movs	r4, r0
 800173c:	e584      	b.n	8001248 <__aeabi_dadd+0xf4>
 800173e:	4663      	mov	r3, ip
 8001740:	08f9      	lsrs	r1, r7, #3
 8001742:	075a      	lsls	r2, r3, #29
 8001744:	4311      	orrs	r1, r2
 8001746:	08db      	lsrs	r3, r3, #3
 8001748:	e64e      	b.n	80013e8 <__aeabi_dadd+0x294>
 800174a:	08f9      	lsrs	r1, r7, #3
 800174c:	0768      	lsls	r0, r5, #29
 800174e:	4301      	orrs	r1, r0
 8001750:	08eb      	lsrs	r3, r5, #3
 8001752:	e624      	b.n	800139e <__aeabi_dadd+0x24a>
 8001754:	4662      	mov	r2, ip
 8001756:	433a      	orrs	r2, r7
 8001758:	d100      	bne.n	800175c <__aeabi_dadd+0x608>
 800175a:	e698      	b.n	800148e <__aeabi_dadd+0x33a>
 800175c:	464a      	mov	r2, r9
 800175e:	08d1      	lsrs	r1, r2, #3
 8001760:	075a      	lsls	r2, r3, #29
 8001762:	4311      	orrs	r1, r2
 8001764:	08da      	lsrs	r2, r3, #3
 8001766:	2380      	movs	r3, #128	; 0x80
 8001768:	031b      	lsls	r3, r3, #12
 800176a:	421a      	tst	r2, r3
 800176c:	d008      	beq.n	8001780 <__aeabi_dadd+0x62c>
 800176e:	4660      	mov	r0, ip
 8001770:	08c5      	lsrs	r5, r0, #3
 8001772:	421d      	tst	r5, r3
 8001774:	d104      	bne.n	8001780 <__aeabi_dadd+0x62c>
 8001776:	4654      	mov	r4, sl
 8001778:	002a      	movs	r2, r5
 800177a:	08f9      	lsrs	r1, r7, #3
 800177c:	0743      	lsls	r3, r0, #29
 800177e:	4319      	orrs	r1, r3
 8001780:	0f4b      	lsrs	r3, r1, #29
 8001782:	00c9      	lsls	r1, r1, #3
 8001784:	075b      	lsls	r3, r3, #29
 8001786:	08c9      	lsrs	r1, r1, #3
 8001788:	4319      	orrs	r1, r3
 800178a:	0013      	movs	r3, r2
 800178c:	e62c      	b.n	80013e8 <__aeabi_dadd+0x294>
 800178e:	4641      	mov	r1, r8
 8001790:	4329      	orrs	r1, r5
 8001792:	d000      	beq.n	8001796 <__aeabi_dadd+0x642>
 8001794:	e5fa      	b.n	800138c <__aeabi_dadd+0x238>
 8001796:	2300      	movs	r3, #0
 8001798:	000a      	movs	r2, r1
 800179a:	2400      	movs	r4, #0
 800179c:	e602      	b.n	80013a4 <__aeabi_dadd+0x250>
 800179e:	076b      	lsls	r3, r5, #29
 80017a0:	08f9      	lsrs	r1, r7, #3
 80017a2:	4319      	orrs	r1, r3
 80017a4:	08eb      	lsrs	r3, r5, #3
 80017a6:	e5fd      	b.n	80013a4 <__aeabi_dadd+0x250>
 80017a8:	4663      	mov	r3, ip
 80017aa:	08f9      	lsrs	r1, r7, #3
 80017ac:	075b      	lsls	r3, r3, #29
 80017ae:	4319      	orrs	r1, r3
 80017b0:	4663      	mov	r3, ip
 80017b2:	0004      	movs	r4, r0
 80017b4:	08db      	lsrs	r3, r3, #3
 80017b6:	e617      	b.n	80013e8 <__aeabi_dadd+0x294>
 80017b8:	003d      	movs	r5, r7
 80017ba:	444d      	add	r5, r9
 80017bc:	4463      	add	r3, ip
 80017be:	454d      	cmp	r5, r9
 80017c0:	4189      	sbcs	r1, r1
 80017c2:	4698      	mov	r8, r3
 80017c4:	4249      	negs	r1, r1
 80017c6:	4488      	add	r8, r1
 80017c8:	4643      	mov	r3, r8
 80017ca:	021b      	lsls	r3, r3, #8
 80017cc:	d400      	bmi.n	80017d0 <__aeabi_dadd+0x67c>
 80017ce:	e5dd      	b.n	800138c <__aeabi_dadd+0x238>
 80017d0:	4642      	mov	r2, r8
 80017d2:	4b14      	ldr	r3, [pc, #80]	; (8001824 <__aeabi_dadd+0x6d0>)
 80017d4:	2601      	movs	r6, #1
 80017d6:	401a      	ands	r2, r3
 80017d8:	4690      	mov	r8, r2
 80017da:	e5d7      	b.n	800138c <__aeabi_dadd+0x238>
 80017dc:	0010      	movs	r0, r2
 80017de:	001e      	movs	r6, r3
 80017e0:	3820      	subs	r0, #32
 80017e2:	40c6      	lsrs	r6, r0
 80017e4:	2a20      	cmp	r2, #32
 80017e6:	d005      	beq.n	80017f4 <__aeabi_dadd+0x6a0>
 80017e8:	2040      	movs	r0, #64	; 0x40
 80017ea:	1a82      	subs	r2, r0, r2
 80017ec:	4093      	lsls	r3, r2
 80017ee:	464a      	mov	r2, r9
 80017f0:	431a      	orrs	r2, r3
 80017f2:	4691      	mov	r9, r2
 80017f4:	464d      	mov	r5, r9
 80017f6:	1e6b      	subs	r3, r5, #1
 80017f8:	419d      	sbcs	r5, r3
 80017fa:	4335      	orrs	r5, r6
 80017fc:	e621      	b.n	8001442 <__aeabi_dadd+0x2ee>
 80017fe:	0002      	movs	r2, r0
 8001800:	2300      	movs	r3, #0
 8001802:	2100      	movs	r1, #0
 8001804:	e540      	b.n	8001288 <__aeabi_dadd+0x134>
 8001806:	464a      	mov	r2, r9
 8001808:	19d5      	adds	r5, r2, r7
 800180a:	42bd      	cmp	r5, r7
 800180c:	4189      	sbcs	r1, r1
 800180e:	4463      	add	r3, ip
 8001810:	4698      	mov	r8, r3
 8001812:	4249      	negs	r1, r1
 8001814:	4488      	add	r8, r1
 8001816:	e5b3      	b.n	8001380 <__aeabi_dadd+0x22c>
 8001818:	2100      	movs	r1, #0
 800181a:	4a01      	ldr	r2, [pc, #4]	; (8001820 <__aeabi_dadd+0x6cc>)
 800181c:	000b      	movs	r3, r1
 800181e:	e533      	b.n	8001288 <__aeabi_dadd+0x134>
 8001820:	000007ff 	.word	0x000007ff
 8001824:	ff7fffff 	.word	0xff7fffff

08001828 <__aeabi_ddiv>:
 8001828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800182a:	4657      	mov	r7, sl
 800182c:	464e      	mov	r6, r9
 800182e:	4645      	mov	r5, r8
 8001830:	46de      	mov	lr, fp
 8001832:	b5e0      	push	{r5, r6, r7, lr}
 8001834:	4681      	mov	r9, r0
 8001836:	0005      	movs	r5, r0
 8001838:	030c      	lsls	r4, r1, #12
 800183a:	0048      	lsls	r0, r1, #1
 800183c:	4692      	mov	sl, r2
 800183e:	001f      	movs	r7, r3
 8001840:	b085      	sub	sp, #20
 8001842:	0b24      	lsrs	r4, r4, #12
 8001844:	0d40      	lsrs	r0, r0, #21
 8001846:	0fce      	lsrs	r6, r1, #31
 8001848:	2800      	cmp	r0, #0
 800184a:	d059      	beq.n	8001900 <__aeabi_ddiv+0xd8>
 800184c:	4b87      	ldr	r3, [pc, #540]	; (8001a6c <__aeabi_ddiv+0x244>)
 800184e:	4298      	cmp	r0, r3
 8001850:	d100      	bne.n	8001854 <__aeabi_ddiv+0x2c>
 8001852:	e098      	b.n	8001986 <__aeabi_ddiv+0x15e>
 8001854:	0f6b      	lsrs	r3, r5, #29
 8001856:	00e4      	lsls	r4, r4, #3
 8001858:	431c      	orrs	r4, r3
 800185a:	2380      	movs	r3, #128	; 0x80
 800185c:	041b      	lsls	r3, r3, #16
 800185e:	4323      	orrs	r3, r4
 8001860:	4698      	mov	r8, r3
 8001862:	4b83      	ldr	r3, [pc, #524]	; (8001a70 <__aeabi_ddiv+0x248>)
 8001864:	00ed      	lsls	r5, r5, #3
 8001866:	469b      	mov	fp, r3
 8001868:	2300      	movs	r3, #0
 800186a:	4699      	mov	r9, r3
 800186c:	4483      	add	fp, r0
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	033c      	lsls	r4, r7, #12
 8001872:	007b      	lsls	r3, r7, #1
 8001874:	4650      	mov	r0, sl
 8001876:	0b24      	lsrs	r4, r4, #12
 8001878:	0d5b      	lsrs	r3, r3, #21
 800187a:	0fff      	lsrs	r7, r7, #31
 800187c:	2b00      	cmp	r3, #0
 800187e:	d067      	beq.n	8001950 <__aeabi_ddiv+0x128>
 8001880:	4a7a      	ldr	r2, [pc, #488]	; (8001a6c <__aeabi_ddiv+0x244>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d018      	beq.n	80018b8 <__aeabi_ddiv+0x90>
 8001886:	497a      	ldr	r1, [pc, #488]	; (8001a70 <__aeabi_ddiv+0x248>)
 8001888:	0f42      	lsrs	r2, r0, #29
 800188a:	468c      	mov	ip, r1
 800188c:	00e4      	lsls	r4, r4, #3
 800188e:	4659      	mov	r1, fp
 8001890:	4314      	orrs	r4, r2
 8001892:	2280      	movs	r2, #128	; 0x80
 8001894:	4463      	add	r3, ip
 8001896:	0412      	lsls	r2, r2, #16
 8001898:	1acb      	subs	r3, r1, r3
 800189a:	4314      	orrs	r4, r2
 800189c:	469b      	mov	fp, r3
 800189e:	00c2      	lsls	r2, r0, #3
 80018a0:	2000      	movs	r0, #0
 80018a2:	0033      	movs	r3, r6
 80018a4:	407b      	eors	r3, r7
 80018a6:	469a      	mov	sl, r3
 80018a8:	464b      	mov	r3, r9
 80018aa:	2b0f      	cmp	r3, #15
 80018ac:	d900      	bls.n	80018b0 <__aeabi_ddiv+0x88>
 80018ae:	e0ef      	b.n	8001a90 <__aeabi_ddiv+0x268>
 80018b0:	4970      	ldr	r1, [pc, #448]	; (8001a74 <__aeabi_ddiv+0x24c>)
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	58cb      	ldr	r3, [r1, r3]
 80018b6:	469f      	mov	pc, r3
 80018b8:	4b6f      	ldr	r3, [pc, #444]	; (8001a78 <__aeabi_ddiv+0x250>)
 80018ba:	4652      	mov	r2, sl
 80018bc:	469c      	mov	ip, r3
 80018be:	4322      	orrs	r2, r4
 80018c0:	44e3      	add	fp, ip
 80018c2:	2a00      	cmp	r2, #0
 80018c4:	d000      	beq.n	80018c8 <__aeabi_ddiv+0xa0>
 80018c6:	e095      	b.n	80019f4 <__aeabi_ddiv+0x1cc>
 80018c8:	4649      	mov	r1, r9
 80018ca:	2302      	movs	r3, #2
 80018cc:	4319      	orrs	r1, r3
 80018ce:	4689      	mov	r9, r1
 80018d0:	2400      	movs	r4, #0
 80018d2:	2002      	movs	r0, #2
 80018d4:	e7e5      	b.n	80018a2 <__aeabi_ddiv+0x7a>
 80018d6:	2300      	movs	r3, #0
 80018d8:	2400      	movs	r4, #0
 80018da:	2500      	movs	r5, #0
 80018dc:	4652      	mov	r2, sl
 80018de:	051b      	lsls	r3, r3, #20
 80018e0:	4323      	orrs	r3, r4
 80018e2:	07d2      	lsls	r2, r2, #31
 80018e4:	4313      	orrs	r3, r2
 80018e6:	0028      	movs	r0, r5
 80018e8:	0019      	movs	r1, r3
 80018ea:	b005      	add	sp, #20
 80018ec:	bcf0      	pop	{r4, r5, r6, r7}
 80018ee:	46bb      	mov	fp, r7
 80018f0:	46b2      	mov	sl, r6
 80018f2:	46a9      	mov	r9, r5
 80018f4:	46a0      	mov	r8, r4
 80018f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018f8:	2400      	movs	r4, #0
 80018fa:	2500      	movs	r5, #0
 80018fc:	4b5b      	ldr	r3, [pc, #364]	; (8001a6c <__aeabi_ddiv+0x244>)
 80018fe:	e7ed      	b.n	80018dc <__aeabi_ddiv+0xb4>
 8001900:	464b      	mov	r3, r9
 8001902:	4323      	orrs	r3, r4
 8001904:	4698      	mov	r8, r3
 8001906:	d100      	bne.n	800190a <__aeabi_ddiv+0xe2>
 8001908:	e089      	b.n	8001a1e <__aeabi_ddiv+0x1f6>
 800190a:	2c00      	cmp	r4, #0
 800190c:	d100      	bne.n	8001910 <__aeabi_ddiv+0xe8>
 800190e:	e1e0      	b.n	8001cd2 <__aeabi_ddiv+0x4aa>
 8001910:	0020      	movs	r0, r4
 8001912:	f001 fa8d 	bl	8002e30 <__clzsi2>
 8001916:	0001      	movs	r1, r0
 8001918:	0002      	movs	r2, r0
 800191a:	390b      	subs	r1, #11
 800191c:	231d      	movs	r3, #29
 800191e:	1a5b      	subs	r3, r3, r1
 8001920:	4649      	mov	r1, r9
 8001922:	0010      	movs	r0, r2
 8001924:	40d9      	lsrs	r1, r3
 8001926:	3808      	subs	r0, #8
 8001928:	4084      	lsls	r4, r0
 800192a:	000b      	movs	r3, r1
 800192c:	464d      	mov	r5, r9
 800192e:	4323      	orrs	r3, r4
 8001930:	4698      	mov	r8, r3
 8001932:	4085      	lsls	r5, r0
 8001934:	4851      	ldr	r0, [pc, #324]	; (8001a7c <__aeabi_ddiv+0x254>)
 8001936:	033c      	lsls	r4, r7, #12
 8001938:	1a83      	subs	r3, r0, r2
 800193a:	469b      	mov	fp, r3
 800193c:	2300      	movs	r3, #0
 800193e:	4699      	mov	r9, r3
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	007b      	lsls	r3, r7, #1
 8001944:	4650      	mov	r0, sl
 8001946:	0b24      	lsrs	r4, r4, #12
 8001948:	0d5b      	lsrs	r3, r3, #21
 800194a:	0fff      	lsrs	r7, r7, #31
 800194c:	2b00      	cmp	r3, #0
 800194e:	d197      	bne.n	8001880 <__aeabi_ddiv+0x58>
 8001950:	4652      	mov	r2, sl
 8001952:	4322      	orrs	r2, r4
 8001954:	d055      	beq.n	8001a02 <__aeabi_ddiv+0x1da>
 8001956:	2c00      	cmp	r4, #0
 8001958:	d100      	bne.n	800195c <__aeabi_ddiv+0x134>
 800195a:	e1ca      	b.n	8001cf2 <__aeabi_ddiv+0x4ca>
 800195c:	0020      	movs	r0, r4
 800195e:	f001 fa67 	bl	8002e30 <__clzsi2>
 8001962:	0002      	movs	r2, r0
 8001964:	3a0b      	subs	r2, #11
 8001966:	231d      	movs	r3, #29
 8001968:	0001      	movs	r1, r0
 800196a:	1a9b      	subs	r3, r3, r2
 800196c:	4652      	mov	r2, sl
 800196e:	3908      	subs	r1, #8
 8001970:	40da      	lsrs	r2, r3
 8001972:	408c      	lsls	r4, r1
 8001974:	4314      	orrs	r4, r2
 8001976:	4652      	mov	r2, sl
 8001978:	408a      	lsls	r2, r1
 800197a:	4b41      	ldr	r3, [pc, #260]	; (8001a80 <__aeabi_ddiv+0x258>)
 800197c:	4458      	add	r0, fp
 800197e:	469b      	mov	fp, r3
 8001980:	4483      	add	fp, r0
 8001982:	2000      	movs	r0, #0
 8001984:	e78d      	b.n	80018a2 <__aeabi_ddiv+0x7a>
 8001986:	464b      	mov	r3, r9
 8001988:	4323      	orrs	r3, r4
 800198a:	4698      	mov	r8, r3
 800198c:	d140      	bne.n	8001a10 <__aeabi_ddiv+0x1e8>
 800198e:	2308      	movs	r3, #8
 8001990:	4699      	mov	r9, r3
 8001992:	3b06      	subs	r3, #6
 8001994:	2500      	movs	r5, #0
 8001996:	4683      	mov	fp, r0
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	e769      	b.n	8001870 <__aeabi_ddiv+0x48>
 800199c:	46b2      	mov	sl, r6
 800199e:	9b00      	ldr	r3, [sp, #0]
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d0a9      	beq.n	80018f8 <__aeabi_ddiv+0xd0>
 80019a4:	2b03      	cmp	r3, #3
 80019a6:	d100      	bne.n	80019aa <__aeabi_ddiv+0x182>
 80019a8:	e211      	b.n	8001dce <__aeabi_ddiv+0x5a6>
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d093      	beq.n	80018d6 <__aeabi_ddiv+0xae>
 80019ae:	4a35      	ldr	r2, [pc, #212]	; (8001a84 <__aeabi_ddiv+0x25c>)
 80019b0:	445a      	add	r2, fp
 80019b2:	2a00      	cmp	r2, #0
 80019b4:	dc00      	bgt.n	80019b8 <__aeabi_ddiv+0x190>
 80019b6:	e13c      	b.n	8001c32 <__aeabi_ddiv+0x40a>
 80019b8:	076b      	lsls	r3, r5, #29
 80019ba:	d000      	beq.n	80019be <__aeabi_ddiv+0x196>
 80019bc:	e1a7      	b.n	8001d0e <__aeabi_ddiv+0x4e6>
 80019be:	08ed      	lsrs	r5, r5, #3
 80019c0:	4643      	mov	r3, r8
 80019c2:	01db      	lsls	r3, r3, #7
 80019c4:	d506      	bpl.n	80019d4 <__aeabi_ddiv+0x1ac>
 80019c6:	4642      	mov	r2, r8
 80019c8:	4b2f      	ldr	r3, [pc, #188]	; (8001a88 <__aeabi_ddiv+0x260>)
 80019ca:	401a      	ands	r2, r3
 80019cc:	4690      	mov	r8, r2
 80019ce:	2280      	movs	r2, #128	; 0x80
 80019d0:	00d2      	lsls	r2, r2, #3
 80019d2:	445a      	add	r2, fp
 80019d4:	4b2d      	ldr	r3, [pc, #180]	; (8001a8c <__aeabi_ddiv+0x264>)
 80019d6:	429a      	cmp	r2, r3
 80019d8:	dc8e      	bgt.n	80018f8 <__aeabi_ddiv+0xd0>
 80019da:	4643      	mov	r3, r8
 80019dc:	0552      	lsls	r2, r2, #21
 80019de:	0758      	lsls	r0, r3, #29
 80019e0:	025c      	lsls	r4, r3, #9
 80019e2:	4305      	orrs	r5, r0
 80019e4:	0b24      	lsrs	r4, r4, #12
 80019e6:	0d53      	lsrs	r3, r2, #21
 80019e8:	e778      	b.n	80018dc <__aeabi_ddiv+0xb4>
 80019ea:	46ba      	mov	sl, r7
 80019ec:	46a0      	mov	r8, r4
 80019ee:	0015      	movs	r5, r2
 80019f0:	9000      	str	r0, [sp, #0]
 80019f2:	e7d4      	b.n	800199e <__aeabi_ddiv+0x176>
 80019f4:	464a      	mov	r2, r9
 80019f6:	2303      	movs	r3, #3
 80019f8:	431a      	orrs	r2, r3
 80019fa:	4691      	mov	r9, r2
 80019fc:	2003      	movs	r0, #3
 80019fe:	4652      	mov	r2, sl
 8001a00:	e74f      	b.n	80018a2 <__aeabi_ddiv+0x7a>
 8001a02:	4649      	mov	r1, r9
 8001a04:	2301      	movs	r3, #1
 8001a06:	4319      	orrs	r1, r3
 8001a08:	4689      	mov	r9, r1
 8001a0a:	2400      	movs	r4, #0
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	e748      	b.n	80018a2 <__aeabi_ddiv+0x7a>
 8001a10:	230c      	movs	r3, #12
 8001a12:	4699      	mov	r9, r3
 8001a14:	3b09      	subs	r3, #9
 8001a16:	46a0      	mov	r8, r4
 8001a18:	4683      	mov	fp, r0
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	e728      	b.n	8001870 <__aeabi_ddiv+0x48>
 8001a1e:	2304      	movs	r3, #4
 8001a20:	4699      	mov	r9, r3
 8001a22:	2300      	movs	r3, #0
 8001a24:	469b      	mov	fp, r3
 8001a26:	3301      	adds	r3, #1
 8001a28:	2500      	movs	r5, #0
 8001a2a:	9300      	str	r3, [sp, #0]
 8001a2c:	e720      	b.n	8001870 <__aeabi_ddiv+0x48>
 8001a2e:	2300      	movs	r3, #0
 8001a30:	2480      	movs	r4, #128	; 0x80
 8001a32:	469a      	mov	sl, r3
 8001a34:	2500      	movs	r5, #0
 8001a36:	4b0d      	ldr	r3, [pc, #52]	; (8001a6c <__aeabi_ddiv+0x244>)
 8001a38:	0324      	lsls	r4, r4, #12
 8001a3a:	e74f      	b.n	80018dc <__aeabi_ddiv+0xb4>
 8001a3c:	2380      	movs	r3, #128	; 0x80
 8001a3e:	4641      	mov	r1, r8
 8001a40:	031b      	lsls	r3, r3, #12
 8001a42:	4219      	tst	r1, r3
 8001a44:	d008      	beq.n	8001a58 <__aeabi_ddiv+0x230>
 8001a46:	421c      	tst	r4, r3
 8001a48:	d106      	bne.n	8001a58 <__aeabi_ddiv+0x230>
 8001a4a:	431c      	orrs	r4, r3
 8001a4c:	0324      	lsls	r4, r4, #12
 8001a4e:	46ba      	mov	sl, r7
 8001a50:	0015      	movs	r5, r2
 8001a52:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <__aeabi_ddiv+0x244>)
 8001a54:	0b24      	lsrs	r4, r4, #12
 8001a56:	e741      	b.n	80018dc <__aeabi_ddiv+0xb4>
 8001a58:	2480      	movs	r4, #128	; 0x80
 8001a5a:	4643      	mov	r3, r8
 8001a5c:	0324      	lsls	r4, r4, #12
 8001a5e:	431c      	orrs	r4, r3
 8001a60:	0324      	lsls	r4, r4, #12
 8001a62:	46b2      	mov	sl, r6
 8001a64:	4b01      	ldr	r3, [pc, #4]	; (8001a6c <__aeabi_ddiv+0x244>)
 8001a66:	0b24      	lsrs	r4, r4, #12
 8001a68:	e738      	b.n	80018dc <__aeabi_ddiv+0xb4>
 8001a6a:	46c0      	nop			; (mov r8, r8)
 8001a6c:	000007ff 	.word	0x000007ff
 8001a70:	fffffc01 	.word	0xfffffc01
 8001a74:	08008a38 	.word	0x08008a38
 8001a78:	fffff801 	.word	0xfffff801
 8001a7c:	fffffc0d 	.word	0xfffffc0d
 8001a80:	000003f3 	.word	0x000003f3
 8001a84:	000003ff 	.word	0x000003ff
 8001a88:	feffffff 	.word	0xfeffffff
 8001a8c:	000007fe 	.word	0x000007fe
 8001a90:	4544      	cmp	r4, r8
 8001a92:	d200      	bcs.n	8001a96 <__aeabi_ddiv+0x26e>
 8001a94:	e116      	b.n	8001cc4 <__aeabi_ddiv+0x49c>
 8001a96:	d100      	bne.n	8001a9a <__aeabi_ddiv+0x272>
 8001a98:	e111      	b.n	8001cbe <__aeabi_ddiv+0x496>
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	425b      	negs	r3, r3
 8001a9e:	469c      	mov	ip, r3
 8001aa0:	002e      	movs	r6, r5
 8001aa2:	4640      	mov	r0, r8
 8001aa4:	2500      	movs	r5, #0
 8001aa6:	44e3      	add	fp, ip
 8001aa8:	0223      	lsls	r3, r4, #8
 8001aaa:	0e14      	lsrs	r4, r2, #24
 8001aac:	431c      	orrs	r4, r3
 8001aae:	0c1b      	lsrs	r3, r3, #16
 8001ab0:	4699      	mov	r9, r3
 8001ab2:	0423      	lsls	r3, r4, #16
 8001ab4:	0c1f      	lsrs	r7, r3, #16
 8001ab6:	0212      	lsls	r2, r2, #8
 8001ab8:	4649      	mov	r1, r9
 8001aba:	9200      	str	r2, [sp, #0]
 8001abc:	9701      	str	r7, [sp, #4]
 8001abe:	f7fe fbb3 	bl	8000228 <__aeabi_uidivmod>
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	437a      	muls	r2, r7
 8001ac6:	040b      	lsls	r3, r1, #16
 8001ac8:	0c31      	lsrs	r1, r6, #16
 8001aca:	4680      	mov	r8, r0
 8001acc:	4319      	orrs	r1, r3
 8001ace:	428a      	cmp	r2, r1
 8001ad0:	d90b      	bls.n	8001aea <__aeabi_ddiv+0x2c2>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	425b      	negs	r3, r3
 8001ad6:	469c      	mov	ip, r3
 8001ad8:	1909      	adds	r1, r1, r4
 8001ada:	44e0      	add	r8, ip
 8001adc:	428c      	cmp	r4, r1
 8001ade:	d804      	bhi.n	8001aea <__aeabi_ddiv+0x2c2>
 8001ae0:	428a      	cmp	r2, r1
 8001ae2:	d902      	bls.n	8001aea <__aeabi_ddiv+0x2c2>
 8001ae4:	1e83      	subs	r3, r0, #2
 8001ae6:	4698      	mov	r8, r3
 8001ae8:	1909      	adds	r1, r1, r4
 8001aea:	1a88      	subs	r0, r1, r2
 8001aec:	4649      	mov	r1, r9
 8001aee:	f7fe fb9b 	bl	8000228 <__aeabi_uidivmod>
 8001af2:	0409      	lsls	r1, r1, #16
 8001af4:	468c      	mov	ip, r1
 8001af6:	0431      	lsls	r1, r6, #16
 8001af8:	4666      	mov	r6, ip
 8001afa:	9a01      	ldr	r2, [sp, #4]
 8001afc:	0c09      	lsrs	r1, r1, #16
 8001afe:	4342      	muls	r2, r0
 8001b00:	0003      	movs	r3, r0
 8001b02:	4331      	orrs	r1, r6
 8001b04:	428a      	cmp	r2, r1
 8001b06:	d904      	bls.n	8001b12 <__aeabi_ddiv+0x2ea>
 8001b08:	1909      	adds	r1, r1, r4
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	428c      	cmp	r4, r1
 8001b0e:	d800      	bhi.n	8001b12 <__aeabi_ddiv+0x2ea>
 8001b10:	e111      	b.n	8001d36 <__aeabi_ddiv+0x50e>
 8001b12:	1a89      	subs	r1, r1, r2
 8001b14:	4642      	mov	r2, r8
 8001b16:	9e00      	ldr	r6, [sp, #0]
 8001b18:	0412      	lsls	r2, r2, #16
 8001b1a:	431a      	orrs	r2, r3
 8001b1c:	0c33      	lsrs	r3, r6, #16
 8001b1e:	001f      	movs	r7, r3
 8001b20:	0c10      	lsrs	r0, r2, #16
 8001b22:	4690      	mov	r8, r2
 8001b24:	9302      	str	r3, [sp, #8]
 8001b26:	0413      	lsls	r3, r2, #16
 8001b28:	0432      	lsls	r2, r6, #16
 8001b2a:	0c16      	lsrs	r6, r2, #16
 8001b2c:	0032      	movs	r2, r6
 8001b2e:	0c1b      	lsrs	r3, r3, #16
 8001b30:	435a      	muls	r2, r3
 8001b32:	9603      	str	r6, [sp, #12]
 8001b34:	437b      	muls	r3, r7
 8001b36:	4346      	muls	r6, r0
 8001b38:	4378      	muls	r0, r7
 8001b3a:	0c17      	lsrs	r7, r2, #16
 8001b3c:	46bc      	mov	ip, r7
 8001b3e:	199b      	adds	r3, r3, r6
 8001b40:	4463      	add	r3, ip
 8001b42:	429e      	cmp	r6, r3
 8001b44:	d903      	bls.n	8001b4e <__aeabi_ddiv+0x326>
 8001b46:	2680      	movs	r6, #128	; 0x80
 8001b48:	0276      	lsls	r6, r6, #9
 8001b4a:	46b4      	mov	ip, r6
 8001b4c:	4460      	add	r0, ip
 8001b4e:	0c1e      	lsrs	r6, r3, #16
 8001b50:	1830      	adds	r0, r6, r0
 8001b52:	0416      	lsls	r6, r2, #16
 8001b54:	041b      	lsls	r3, r3, #16
 8001b56:	0c36      	lsrs	r6, r6, #16
 8001b58:	199e      	adds	r6, r3, r6
 8001b5a:	4281      	cmp	r1, r0
 8001b5c:	d200      	bcs.n	8001b60 <__aeabi_ddiv+0x338>
 8001b5e:	e09c      	b.n	8001c9a <__aeabi_ddiv+0x472>
 8001b60:	d100      	bne.n	8001b64 <__aeabi_ddiv+0x33c>
 8001b62:	e097      	b.n	8001c94 <__aeabi_ddiv+0x46c>
 8001b64:	1bae      	subs	r6, r5, r6
 8001b66:	1a09      	subs	r1, r1, r0
 8001b68:	42b5      	cmp	r5, r6
 8001b6a:	4180      	sbcs	r0, r0
 8001b6c:	4240      	negs	r0, r0
 8001b6e:	1a08      	subs	r0, r1, r0
 8001b70:	4284      	cmp	r4, r0
 8001b72:	d100      	bne.n	8001b76 <__aeabi_ddiv+0x34e>
 8001b74:	e111      	b.n	8001d9a <__aeabi_ddiv+0x572>
 8001b76:	4649      	mov	r1, r9
 8001b78:	f7fe fb56 	bl	8000228 <__aeabi_uidivmod>
 8001b7c:	9a01      	ldr	r2, [sp, #4]
 8001b7e:	040b      	lsls	r3, r1, #16
 8001b80:	4342      	muls	r2, r0
 8001b82:	0c31      	lsrs	r1, r6, #16
 8001b84:	0005      	movs	r5, r0
 8001b86:	4319      	orrs	r1, r3
 8001b88:	428a      	cmp	r2, r1
 8001b8a:	d907      	bls.n	8001b9c <__aeabi_ddiv+0x374>
 8001b8c:	1909      	adds	r1, r1, r4
 8001b8e:	3d01      	subs	r5, #1
 8001b90:	428c      	cmp	r4, r1
 8001b92:	d803      	bhi.n	8001b9c <__aeabi_ddiv+0x374>
 8001b94:	428a      	cmp	r2, r1
 8001b96:	d901      	bls.n	8001b9c <__aeabi_ddiv+0x374>
 8001b98:	1e85      	subs	r5, r0, #2
 8001b9a:	1909      	adds	r1, r1, r4
 8001b9c:	1a88      	subs	r0, r1, r2
 8001b9e:	4649      	mov	r1, r9
 8001ba0:	f7fe fb42 	bl	8000228 <__aeabi_uidivmod>
 8001ba4:	0409      	lsls	r1, r1, #16
 8001ba6:	468c      	mov	ip, r1
 8001ba8:	0431      	lsls	r1, r6, #16
 8001baa:	4666      	mov	r6, ip
 8001bac:	9a01      	ldr	r2, [sp, #4]
 8001bae:	0c09      	lsrs	r1, r1, #16
 8001bb0:	4342      	muls	r2, r0
 8001bb2:	0003      	movs	r3, r0
 8001bb4:	4331      	orrs	r1, r6
 8001bb6:	428a      	cmp	r2, r1
 8001bb8:	d907      	bls.n	8001bca <__aeabi_ddiv+0x3a2>
 8001bba:	1909      	adds	r1, r1, r4
 8001bbc:	3b01      	subs	r3, #1
 8001bbe:	428c      	cmp	r4, r1
 8001bc0:	d803      	bhi.n	8001bca <__aeabi_ddiv+0x3a2>
 8001bc2:	428a      	cmp	r2, r1
 8001bc4:	d901      	bls.n	8001bca <__aeabi_ddiv+0x3a2>
 8001bc6:	1e83      	subs	r3, r0, #2
 8001bc8:	1909      	adds	r1, r1, r4
 8001bca:	9e03      	ldr	r6, [sp, #12]
 8001bcc:	1a89      	subs	r1, r1, r2
 8001bce:	0032      	movs	r2, r6
 8001bd0:	042d      	lsls	r5, r5, #16
 8001bd2:	431d      	orrs	r5, r3
 8001bd4:	9f02      	ldr	r7, [sp, #8]
 8001bd6:	042b      	lsls	r3, r5, #16
 8001bd8:	0c1b      	lsrs	r3, r3, #16
 8001bda:	435a      	muls	r2, r3
 8001bdc:	437b      	muls	r3, r7
 8001bde:	469c      	mov	ip, r3
 8001be0:	0c28      	lsrs	r0, r5, #16
 8001be2:	4346      	muls	r6, r0
 8001be4:	0c13      	lsrs	r3, r2, #16
 8001be6:	44b4      	add	ip, r6
 8001be8:	4463      	add	r3, ip
 8001bea:	4378      	muls	r0, r7
 8001bec:	429e      	cmp	r6, r3
 8001bee:	d903      	bls.n	8001bf8 <__aeabi_ddiv+0x3d0>
 8001bf0:	2680      	movs	r6, #128	; 0x80
 8001bf2:	0276      	lsls	r6, r6, #9
 8001bf4:	46b4      	mov	ip, r6
 8001bf6:	4460      	add	r0, ip
 8001bf8:	0c1e      	lsrs	r6, r3, #16
 8001bfa:	0412      	lsls	r2, r2, #16
 8001bfc:	041b      	lsls	r3, r3, #16
 8001bfe:	0c12      	lsrs	r2, r2, #16
 8001c00:	1830      	adds	r0, r6, r0
 8001c02:	189b      	adds	r3, r3, r2
 8001c04:	4281      	cmp	r1, r0
 8001c06:	d306      	bcc.n	8001c16 <__aeabi_ddiv+0x3ee>
 8001c08:	d002      	beq.n	8001c10 <__aeabi_ddiv+0x3e8>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	431d      	orrs	r5, r3
 8001c0e:	e6ce      	b.n	80019ae <__aeabi_ddiv+0x186>
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d100      	bne.n	8001c16 <__aeabi_ddiv+0x3ee>
 8001c14:	e6cb      	b.n	80019ae <__aeabi_ddiv+0x186>
 8001c16:	1861      	adds	r1, r4, r1
 8001c18:	1e6e      	subs	r6, r5, #1
 8001c1a:	42a1      	cmp	r1, r4
 8001c1c:	d200      	bcs.n	8001c20 <__aeabi_ddiv+0x3f8>
 8001c1e:	e0a4      	b.n	8001d6a <__aeabi_ddiv+0x542>
 8001c20:	4281      	cmp	r1, r0
 8001c22:	d200      	bcs.n	8001c26 <__aeabi_ddiv+0x3fe>
 8001c24:	e0c9      	b.n	8001dba <__aeabi_ddiv+0x592>
 8001c26:	d100      	bne.n	8001c2a <__aeabi_ddiv+0x402>
 8001c28:	e0d9      	b.n	8001dde <__aeabi_ddiv+0x5b6>
 8001c2a:	0035      	movs	r5, r6
 8001c2c:	e7ed      	b.n	8001c0a <__aeabi_ddiv+0x3e2>
 8001c2e:	2501      	movs	r5, #1
 8001c30:	426d      	negs	r5, r5
 8001c32:	2101      	movs	r1, #1
 8001c34:	1a89      	subs	r1, r1, r2
 8001c36:	2938      	cmp	r1, #56	; 0x38
 8001c38:	dd00      	ble.n	8001c3c <__aeabi_ddiv+0x414>
 8001c3a:	e64c      	b.n	80018d6 <__aeabi_ddiv+0xae>
 8001c3c:	291f      	cmp	r1, #31
 8001c3e:	dc00      	bgt.n	8001c42 <__aeabi_ddiv+0x41a>
 8001c40:	e07f      	b.n	8001d42 <__aeabi_ddiv+0x51a>
 8001c42:	231f      	movs	r3, #31
 8001c44:	425b      	negs	r3, r3
 8001c46:	1a9a      	subs	r2, r3, r2
 8001c48:	4643      	mov	r3, r8
 8001c4a:	40d3      	lsrs	r3, r2
 8001c4c:	2920      	cmp	r1, #32
 8001c4e:	d004      	beq.n	8001c5a <__aeabi_ddiv+0x432>
 8001c50:	4644      	mov	r4, r8
 8001c52:	4a65      	ldr	r2, [pc, #404]	; (8001de8 <__aeabi_ddiv+0x5c0>)
 8001c54:	445a      	add	r2, fp
 8001c56:	4094      	lsls	r4, r2
 8001c58:	4325      	orrs	r5, r4
 8001c5a:	1e6a      	subs	r2, r5, #1
 8001c5c:	4195      	sbcs	r5, r2
 8001c5e:	2207      	movs	r2, #7
 8001c60:	432b      	orrs	r3, r5
 8001c62:	0015      	movs	r5, r2
 8001c64:	2400      	movs	r4, #0
 8001c66:	401d      	ands	r5, r3
 8001c68:	421a      	tst	r2, r3
 8001c6a:	d100      	bne.n	8001c6e <__aeabi_ddiv+0x446>
 8001c6c:	e0a1      	b.n	8001db2 <__aeabi_ddiv+0x58a>
 8001c6e:	220f      	movs	r2, #15
 8001c70:	2400      	movs	r4, #0
 8001c72:	401a      	ands	r2, r3
 8001c74:	2a04      	cmp	r2, #4
 8001c76:	d100      	bne.n	8001c7a <__aeabi_ddiv+0x452>
 8001c78:	e098      	b.n	8001dac <__aeabi_ddiv+0x584>
 8001c7a:	1d1a      	adds	r2, r3, #4
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	419b      	sbcs	r3, r3
 8001c80:	425b      	negs	r3, r3
 8001c82:	18e4      	adds	r4, r4, r3
 8001c84:	0013      	movs	r3, r2
 8001c86:	0222      	lsls	r2, r4, #8
 8001c88:	d400      	bmi.n	8001c8c <__aeabi_ddiv+0x464>
 8001c8a:	e08f      	b.n	8001dac <__aeabi_ddiv+0x584>
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	2400      	movs	r4, #0
 8001c90:	2500      	movs	r5, #0
 8001c92:	e623      	b.n	80018dc <__aeabi_ddiv+0xb4>
 8001c94:	42b5      	cmp	r5, r6
 8001c96:	d300      	bcc.n	8001c9a <__aeabi_ddiv+0x472>
 8001c98:	e764      	b.n	8001b64 <__aeabi_ddiv+0x33c>
 8001c9a:	4643      	mov	r3, r8
 8001c9c:	1e5a      	subs	r2, r3, #1
 8001c9e:	9b00      	ldr	r3, [sp, #0]
 8001ca0:	469c      	mov	ip, r3
 8001ca2:	4465      	add	r5, ip
 8001ca4:	001f      	movs	r7, r3
 8001ca6:	429d      	cmp	r5, r3
 8001ca8:	419b      	sbcs	r3, r3
 8001caa:	425b      	negs	r3, r3
 8001cac:	191b      	adds	r3, r3, r4
 8001cae:	18c9      	adds	r1, r1, r3
 8001cb0:	428c      	cmp	r4, r1
 8001cb2:	d23a      	bcs.n	8001d2a <__aeabi_ddiv+0x502>
 8001cb4:	4288      	cmp	r0, r1
 8001cb6:	d863      	bhi.n	8001d80 <__aeabi_ddiv+0x558>
 8001cb8:	d060      	beq.n	8001d7c <__aeabi_ddiv+0x554>
 8001cba:	4690      	mov	r8, r2
 8001cbc:	e752      	b.n	8001b64 <__aeabi_ddiv+0x33c>
 8001cbe:	42aa      	cmp	r2, r5
 8001cc0:	d900      	bls.n	8001cc4 <__aeabi_ddiv+0x49c>
 8001cc2:	e6ea      	b.n	8001a9a <__aeabi_ddiv+0x272>
 8001cc4:	4643      	mov	r3, r8
 8001cc6:	07de      	lsls	r6, r3, #31
 8001cc8:	0858      	lsrs	r0, r3, #1
 8001cca:	086b      	lsrs	r3, r5, #1
 8001ccc:	431e      	orrs	r6, r3
 8001cce:	07ed      	lsls	r5, r5, #31
 8001cd0:	e6ea      	b.n	8001aa8 <__aeabi_ddiv+0x280>
 8001cd2:	4648      	mov	r0, r9
 8001cd4:	f001 f8ac 	bl	8002e30 <__clzsi2>
 8001cd8:	0001      	movs	r1, r0
 8001cda:	0002      	movs	r2, r0
 8001cdc:	3115      	adds	r1, #21
 8001cde:	3220      	adds	r2, #32
 8001ce0:	291c      	cmp	r1, #28
 8001ce2:	dc00      	bgt.n	8001ce6 <__aeabi_ddiv+0x4be>
 8001ce4:	e61a      	b.n	800191c <__aeabi_ddiv+0xf4>
 8001ce6:	464b      	mov	r3, r9
 8001ce8:	3808      	subs	r0, #8
 8001cea:	4083      	lsls	r3, r0
 8001cec:	2500      	movs	r5, #0
 8001cee:	4698      	mov	r8, r3
 8001cf0:	e620      	b.n	8001934 <__aeabi_ddiv+0x10c>
 8001cf2:	f001 f89d 	bl	8002e30 <__clzsi2>
 8001cf6:	0003      	movs	r3, r0
 8001cf8:	001a      	movs	r2, r3
 8001cfa:	3215      	adds	r2, #21
 8001cfc:	3020      	adds	r0, #32
 8001cfe:	2a1c      	cmp	r2, #28
 8001d00:	dc00      	bgt.n	8001d04 <__aeabi_ddiv+0x4dc>
 8001d02:	e630      	b.n	8001966 <__aeabi_ddiv+0x13e>
 8001d04:	4654      	mov	r4, sl
 8001d06:	3b08      	subs	r3, #8
 8001d08:	2200      	movs	r2, #0
 8001d0a:	409c      	lsls	r4, r3
 8001d0c:	e635      	b.n	800197a <__aeabi_ddiv+0x152>
 8001d0e:	230f      	movs	r3, #15
 8001d10:	402b      	ands	r3, r5
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	d100      	bne.n	8001d18 <__aeabi_ddiv+0x4f0>
 8001d16:	e652      	b.n	80019be <__aeabi_ddiv+0x196>
 8001d18:	2305      	movs	r3, #5
 8001d1a:	425b      	negs	r3, r3
 8001d1c:	42ab      	cmp	r3, r5
 8001d1e:	419b      	sbcs	r3, r3
 8001d20:	3504      	adds	r5, #4
 8001d22:	425b      	negs	r3, r3
 8001d24:	08ed      	lsrs	r5, r5, #3
 8001d26:	4498      	add	r8, r3
 8001d28:	e64a      	b.n	80019c0 <__aeabi_ddiv+0x198>
 8001d2a:	428c      	cmp	r4, r1
 8001d2c:	d1c5      	bne.n	8001cba <__aeabi_ddiv+0x492>
 8001d2e:	42af      	cmp	r7, r5
 8001d30:	d9c0      	bls.n	8001cb4 <__aeabi_ddiv+0x48c>
 8001d32:	4690      	mov	r8, r2
 8001d34:	e716      	b.n	8001b64 <__aeabi_ddiv+0x33c>
 8001d36:	428a      	cmp	r2, r1
 8001d38:	d800      	bhi.n	8001d3c <__aeabi_ddiv+0x514>
 8001d3a:	e6ea      	b.n	8001b12 <__aeabi_ddiv+0x2ea>
 8001d3c:	1e83      	subs	r3, r0, #2
 8001d3e:	1909      	adds	r1, r1, r4
 8001d40:	e6e7      	b.n	8001b12 <__aeabi_ddiv+0x2ea>
 8001d42:	4a2a      	ldr	r2, [pc, #168]	; (8001dec <__aeabi_ddiv+0x5c4>)
 8001d44:	0028      	movs	r0, r5
 8001d46:	445a      	add	r2, fp
 8001d48:	4643      	mov	r3, r8
 8001d4a:	4095      	lsls	r5, r2
 8001d4c:	4093      	lsls	r3, r2
 8001d4e:	40c8      	lsrs	r0, r1
 8001d50:	1e6a      	subs	r2, r5, #1
 8001d52:	4195      	sbcs	r5, r2
 8001d54:	4644      	mov	r4, r8
 8001d56:	4303      	orrs	r3, r0
 8001d58:	432b      	orrs	r3, r5
 8001d5a:	40cc      	lsrs	r4, r1
 8001d5c:	075a      	lsls	r2, r3, #29
 8001d5e:	d092      	beq.n	8001c86 <__aeabi_ddiv+0x45e>
 8001d60:	220f      	movs	r2, #15
 8001d62:	401a      	ands	r2, r3
 8001d64:	2a04      	cmp	r2, #4
 8001d66:	d188      	bne.n	8001c7a <__aeabi_ddiv+0x452>
 8001d68:	e78d      	b.n	8001c86 <__aeabi_ddiv+0x45e>
 8001d6a:	0035      	movs	r5, r6
 8001d6c:	4281      	cmp	r1, r0
 8001d6e:	d000      	beq.n	8001d72 <__aeabi_ddiv+0x54a>
 8001d70:	e74b      	b.n	8001c0a <__aeabi_ddiv+0x3e2>
 8001d72:	9a00      	ldr	r2, [sp, #0]
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d000      	beq.n	8001d7a <__aeabi_ddiv+0x552>
 8001d78:	e747      	b.n	8001c0a <__aeabi_ddiv+0x3e2>
 8001d7a:	e618      	b.n	80019ae <__aeabi_ddiv+0x186>
 8001d7c:	42ae      	cmp	r6, r5
 8001d7e:	d99c      	bls.n	8001cba <__aeabi_ddiv+0x492>
 8001d80:	2302      	movs	r3, #2
 8001d82:	425b      	negs	r3, r3
 8001d84:	469c      	mov	ip, r3
 8001d86:	9b00      	ldr	r3, [sp, #0]
 8001d88:	44e0      	add	r8, ip
 8001d8a:	469c      	mov	ip, r3
 8001d8c:	4465      	add	r5, ip
 8001d8e:	429d      	cmp	r5, r3
 8001d90:	419b      	sbcs	r3, r3
 8001d92:	425b      	negs	r3, r3
 8001d94:	191b      	adds	r3, r3, r4
 8001d96:	18c9      	adds	r1, r1, r3
 8001d98:	e6e4      	b.n	8001b64 <__aeabi_ddiv+0x33c>
 8001d9a:	4a15      	ldr	r2, [pc, #84]	; (8001df0 <__aeabi_ddiv+0x5c8>)
 8001d9c:	445a      	add	r2, fp
 8001d9e:	2a00      	cmp	r2, #0
 8001da0:	dc00      	bgt.n	8001da4 <__aeabi_ddiv+0x57c>
 8001da2:	e744      	b.n	8001c2e <__aeabi_ddiv+0x406>
 8001da4:	2301      	movs	r3, #1
 8001da6:	2500      	movs	r5, #0
 8001da8:	4498      	add	r8, r3
 8001daa:	e609      	b.n	80019c0 <__aeabi_ddiv+0x198>
 8001dac:	0765      	lsls	r5, r4, #29
 8001dae:	0264      	lsls	r4, r4, #9
 8001db0:	0b24      	lsrs	r4, r4, #12
 8001db2:	08db      	lsrs	r3, r3, #3
 8001db4:	431d      	orrs	r5, r3
 8001db6:	2300      	movs	r3, #0
 8001db8:	e590      	b.n	80018dc <__aeabi_ddiv+0xb4>
 8001dba:	9e00      	ldr	r6, [sp, #0]
 8001dbc:	3d02      	subs	r5, #2
 8001dbe:	0072      	lsls	r2, r6, #1
 8001dc0:	42b2      	cmp	r2, r6
 8001dc2:	41bf      	sbcs	r7, r7
 8001dc4:	427f      	negs	r7, r7
 8001dc6:	193c      	adds	r4, r7, r4
 8001dc8:	1909      	adds	r1, r1, r4
 8001dca:	9200      	str	r2, [sp, #0]
 8001dcc:	e7ce      	b.n	8001d6c <__aeabi_ddiv+0x544>
 8001dce:	2480      	movs	r4, #128	; 0x80
 8001dd0:	4643      	mov	r3, r8
 8001dd2:	0324      	lsls	r4, r4, #12
 8001dd4:	431c      	orrs	r4, r3
 8001dd6:	0324      	lsls	r4, r4, #12
 8001dd8:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <__aeabi_ddiv+0x5cc>)
 8001dda:	0b24      	lsrs	r4, r4, #12
 8001ddc:	e57e      	b.n	80018dc <__aeabi_ddiv+0xb4>
 8001dde:	9a00      	ldr	r2, [sp, #0]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d3ea      	bcc.n	8001dba <__aeabi_ddiv+0x592>
 8001de4:	0035      	movs	r5, r6
 8001de6:	e7c4      	b.n	8001d72 <__aeabi_ddiv+0x54a>
 8001de8:	0000043e 	.word	0x0000043e
 8001dec:	0000041e 	.word	0x0000041e
 8001df0:	000003ff 	.word	0x000003ff
 8001df4:	000007ff 	.word	0x000007ff

08001df8 <__eqdf2>:
 8001df8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dfa:	464f      	mov	r7, r9
 8001dfc:	4646      	mov	r6, r8
 8001dfe:	46d6      	mov	lr, sl
 8001e00:	4694      	mov	ip, r2
 8001e02:	4691      	mov	r9, r2
 8001e04:	031a      	lsls	r2, r3, #12
 8001e06:	0b12      	lsrs	r2, r2, #12
 8001e08:	4d18      	ldr	r5, [pc, #96]	; (8001e6c <__eqdf2+0x74>)
 8001e0a:	b5c0      	push	{r6, r7, lr}
 8001e0c:	004c      	lsls	r4, r1, #1
 8001e0e:	030f      	lsls	r7, r1, #12
 8001e10:	4692      	mov	sl, r2
 8001e12:	005a      	lsls	r2, r3, #1
 8001e14:	0006      	movs	r6, r0
 8001e16:	4680      	mov	r8, r0
 8001e18:	0b3f      	lsrs	r7, r7, #12
 8001e1a:	2001      	movs	r0, #1
 8001e1c:	0d64      	lsrs	r4, r4, #21
 8001e1e:	0fc9      	lsrs	r1, r1, #31
 8001e20:	0d52      	lsrs	r2, r2, #21
 8001e22:	0fdb      	lsrs	r3, r3, #31
 8001e24:	42ac      	cmp	r4, r5
 8001e26:	d00a      	beq.n	8001e3e <__eqdf2+0x46>
 8001e28:	42aa      	cmp	r2, r5
 8001e2a:	d003      	beq.n	8001e34 <__eqdf2+0x3c>
 8001e2c:	4294      	cmp	r4, r2
 8001e2e:	d101      	bne.n	8001e34 <__eqdf2+0x3c>
 8001e30:	4557      	cmp	r7, sl
 8001e32:	d00d      	beq.n	8001e50 <__eqdf2+0x58>
 8001e34:	bce0      	pop	{r5, r6, r7}
 8001e36:	46ba      	mov	sl, r7
 8001e38:	46b1      	mov	r9, r6
 8001e3a:	46a8      	mov	r8, r5
 8001e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e3e:	003d      	movs	r5, r7
 8001e40:	4335      	orrs	r5, r6
 8001e42:	d1f7      	bne.n	8001e34 <__eqdf2+0x3c>
 8001e44:	42a2      	cmp	r2, r4
 8001e46:	d1f5      	bne.n	8001e34 <__eqdf2+0x3c>
 8001e48:	4652      	mov	r2, sl
 8001e4a:	4665      	mov	r5, ip
 8001e4c:	432a      	orrs	r2, r5
 8001e4e:	d1f1      	bne.n	8001e34 <__eqdf2+0x3c>
 8001e50:	2001      	movs	r0, #1
 8001e52:	45c8      	cmp	r8, r9
 8001e54:	d1ee      	bne.n	8001e34 <__eqdf2+0x3c>
 8001e56:	4299      	cmp	r1, r3
 8001e58:	d006      	beq.n	8001e68 <__eqdf2+0x70>
 8001e5a:	2c00      	cmp	r4, #0
 8001e5c:	d1ea      	bne.n	8001e34 <__eqdf2+0x3c>
 8001e5e:	433e      	orrs	r6, r7
 8001e60:	0030      	movs	r0, r6
 8001e62:	1e46      	subs	r6, r0, #1
 8001e64:	41b0      	sbcs	r0, r6
 8001e66:	e7e5      	b.n	8001e34 <__eqdf2+0x3c>
 8001e68:	2000      	movs	r0, #0
 8001e6a:	e7e3      	b.n	8001e34 <__eqdf2+0x3c>
 8001e6c:	000007ff 	.word	0x000007ff

08001e70 <__gedf2>:
 8001e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e72:	464e      	mov	r6, r9
 8001e74:	4645      	mov	r5, r8
 8001e76:	4657      	mov	r7, sl
 8001e78:	46de      	mov	lr, fp
 8001e7a:	0004      	movs	r4, r0
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	b5e0      	push	{r5, r6, r7, lr}
 8001e80:	0016      	movs	r6, r2
 8001e82:	031b      	lsls	r3, r3, #12
 8001e84:	0b1b      	lsrs	r3, r3, #12
 8001e86:	4d32      	ldr	r5, [pc, #200]	; (8001f50 <__gedf2+0xe0>)
 8001e88:	030f      	lsls	r7, r1, #12
 8001e8a:	004a      	lsls	r2, r1, #1
 8001e8c:	4699      	mov	r9, r3
 8001e8e:	0043      	lsls	r3, r0, #1
 8001e90:	46a4      	mov	ip, r4
 8001e92:	46b0      	mov	r8, r6
 8001e94:	0b3f      	lsrs	r7, r7, #12
 8001e96:	0d52      	lsrs	r2, r2, #21
 8001e98:	0fc9      	lsrs	r1, r1, #31
 8001e9a:	0d5b      	lsrs	r3, r3, #21
 8001e9c:	0fc0      	lsrs	r0, r0, #31
 8001e9e:	42aa      	cmp	r2, r5
 8001ea0:	d029      	beq.n	8001ef6 <__gedf2+0x86>
 8001ea2:	42ab      	cmp	r3, r5
 8001ea4:	d018      	beq.n	8001ed8 <__gedf2+0x68>
 8001ea6:	2a00      	cmp	r2, #0
 8001ea8:	d12a      	bne.n	8001f00 <__gedf2+0x90>
 8001eaa:	433c      	orrs	r4, r7
 8001eac:	46a3      	mov	fp, r4
 8001eae:	4265      	negs	r5, r4
 8001eb0:	4165      	adcs	r5, r4
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d102      	bne.n	8001ebc <__gedf2+0x4c>
 8001eb6:	464c      	mov	r4, r9
 8001eb8:	4326      	orrs	r6, r4
 8001eba:	d027      	beq.n	8001f0c <__gedf2+0x9c>
 8001ebc:	2d00      	cmp	r5, #0
 8001ebe:	d115      	bne.n	8001eec <__gedf2+0x7c>
 8001ec0:	4281      	cmp	r1, r0
 8001ec2:	d028      	beq.n	8001f16 <__gedf2+0xa6>
 8001ec4:	2002      	movs	r0, #2
 8001ec6:	3901      	subs	r1, #1
 8001ec8:	4008      	ands	r0, r1
 8001eca:	3801      	subs	r0, #1
 8001ecc:	bcf0      	pop	{r4, r5, r6, r7}
 8001ece:	46bb      	mov	fp, r7
 8001ed0:	46b2      	mov	sl, r6
 8001ed2:	46a9      	mov	r9, r5
 8001ed4:	46a0      	mov	r8, r4
 8001ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ed8:	464d      	mov	r5, r9
 8001eda:	432e      	orrs	r6, r5
 8001edc:	d12f      	bne.n	8001f3e <__gedf2+0xce>
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	d1ee      	bne.n	8001ec0 <__gedf2+0x50>
 8001ee2:	433c      	orrs	r4, r7
 8001ee4:	4265      	negs	r5, r4
 8001ee6:	4165      	adcs	r5, r4
 8001ee8:	2d00      	cmp	r5, #0
 8001eea:	d0e9      	beq.n	8001ec0 <__gedf2+0x50>
 8001eec:	2800      	cmp	r0, #0
 8001eee:	d1ed      	bne.n	8001ecc <__gedf2+0x5c>
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	4240      	negs	r0, r0
 8001ef4:	e7ea      	b.n	8001ecc <__gedf2+0x5c>
 8001ef6:	003d      	movs	r5, r7
 8001ef8:	4325      	orrs	r5, r4
 8001efa:	d120      	bne.n	8001f3e <__gedf2+0xce>
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d0eb      	beq.n	8001ed8 <__gedf2+0x68>
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1dd      	bne.n	8001ec0 <__gedf2+0x50>
 8001f04:	464c      	mov	r4, r9
 8001f06:	4326      	orrs	r6, r4
 8001f08:	d1da      	bne.n	8001ec0 <__gedf2+0x50>
 8001f0a:	e7db      	b.n	8001ec4 <__gedf2+0x54>
 8001f0c:	465b      	mov	r3, fp
 8001f0e:	2000      	movs	r0, #0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d0db      	beq.n	8001ecc <__gedf2+0x5c>
 8001f14:	e7d6      	b.n	8001ec4 <__gedf2+0x54>
 8001f16:	429a      	cmp	r2, r3
 8001f18:	dc0a      	bgt.n	8001f30 <__gedf2+0xc0>
 8001f1a:	dbe7      	blt.n	8001eec <__gedf2+0x7c>
 8001f1c:	454f      	cmp	r7, r9
 8001f1e:	d8d1      	bhi.n	8001ec4 <__gedf2+0x54>
 8001f20:	d010      	beq.n	8001f44 <__gedf2+0xd4>
 8001f22:	2000      	movs	r0, #0
 8001f24:	454f      	cmp	r7, r9
 8001f26:	d2d1      	bcs.n	8001ecc <__gedf2+0x5c>
 8001f28:	2900      	cmp	r1, #0
 8001f2a:	d0e1      	beq.n	8001ef0 <__gedf2+0x80>
 8001f2c:	0008      	movs	r0, r1
 8001f2e:	e7cd      	b.n	8001ecc <__gedf2+0x5c>
 8001f30:	4243      	negs	r3, r0
 8001f32:	4158      	adcs	r0, r3
 8001f34:	2302      	movs	r3, #2
 8001f36:	4240      	negs	r0, r0
 8001f38:	4018      	ands	r0, r3
 8001f3a:	3801      	subs	r0, #1
 8001f3c:	e7c6      	b.n	8001ecc <__gedf2+0x5c>
 8001f3e:	2002      	movs	r0, #2
 8001f40:	4240      	negs	r0, r0
 8001f42:	e7c3      	b.n	8001ecc <__gedf2+0x5c>
 8001f44:	45c4      	cmp	ip, r8
 8001f46:	d8bd      	bhi.n	8001ec4 <__gedf2+0x54>
 8001f48:	2000      	movs	r0, #0
 8001f4a:	45c4      	cmp	ip, r8
 8001f4c:	d2be      	bcs.n	8001ecc <__gedf2+0x5c>
 8001f4e:	e7eb      	b.n	8001f28 <__gedf2+0xb8>
 8001f50:	000007ff 	.word	0x000007ff

08001f54 <__ledf2>:
 8001f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f56:	464e      	mov	r6, r9
 8001f58:	4645      	mov	r5, r8
 8001f5a:	4657      	mov	r7, sl
 8001f5c:	46de      	mov	lr, fp
 8001f5e:	0004      	movs	r4, r0
 8001f60:	0018      	movs	r0, r3
 8001f62:	b5e0      	push	{r5, r6, r7, lr}
 8001f64:	0016      	movs	r6, r2
 8001f66:	031b      	lsls	r3, r3, #12
 8001f68:	0b1b      	lsrs	r3, r3, #12
 8001f6a:	4d31      	ldr	r5, [pc, #196]	; (8002030 <__ledf2+0xdc>)
 8001f6c:	030f      	lsls	r7, r1, #12
 8001f6e:	004a      	lsls	r2, r1, #1
 8001f70:	4699      	mov	r9, r3
 8001f72:	0043      	lsls	r3, r0, #1
 8001f74:	46a4      	mov	ip, r4
 8001f76:	46b0      	mov	r8, r6
 8001f78:	0b3f      	lsrs	r7, r7, #12
 8001f7a:	0d52      	lsrs	r2, r2, #21
 8001f7c:	0fc9      	lsrs	r1, r1, #31
 8001f7e:	0d5b      	lsrs	r3, r3, #21
 8001f80:	0fc0      	lsrs	r0, r0, #31
 8001f82:	42aa      	cmp	r2, r5
 8001f84:	d011      	beq.n	8001faa <__ledf2+0x56>
 8001f86:	42ab      	cmp	r3, r5
 8001f88:	d014      	beq.n	8001fb4 <__ledf2+0x60>
 8001f8a:	2a00      	cmp	r2, #0
 8001f8c:	d12f      	bne.n	8001fee <__ledf2+0x9a>
 8001f8e:	433c      	orrs	r4, r7
 8001f90:	46a3      	mov	fp, r4
 8001f92:	4265      	negs	r5, r4
 8001f94:	4165      	adcs	r5, r4
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d114      	bne.n	8001fc4 <__ledf2+0x70>
 8001f9a:	464c      	mov	r4, r9
 8001f9c:	4326      	orrs	r6, r4
 8001f9e:	d111      	bne.n	8001fc4 <__ledf2+0x70>
 8001fa0:	465b      	mov	r3, fp
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d017      	beq.n	8001fd8 <__ledf2+0x84>
 8001fa8:	e010      	b.n	8001fcc <__ledf2+0x78>
 8001faa:	003d      	movs	r5, r7
 8001fac:	4325      	orrs	r5, r4
 8001fae:	d112      	bne.n	8001fd6 <__ledf2+0x82>
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d11c      	bne.n	8001fee <__ledf2+0x9a>
 8001fb4:	464d      	mov	r5, r9
 8001fb6:	432e      	orrs	r6, r5
 8001fb8:	d10d      	bne.n	8001fd6 <__ledf2+0x82>
 8001fba:	2a00      	cmp	r2, #0
 8001fbc:	d104      	bne.n	8001fc8 <__ledf2+0x74>
 8001fbe:	433c      	orrs	r4, r7
 8001fc0:	4265      	negs	r5, r4
 8001fc2:	4165      	adcs	r5, r4
 8001fc4:	2d00      	cmp	r5, #0
 8001fc6:	d10d      	bne.n	8001fe4 <__ledf2+0x90>
 8001fc8:	4281      	cmp	r1, r0
 8001fca:	d016      	beq.n	8001ffa <__ledf2+0xa6>
 8001fcc:	2002      	movs	r0, #2
 8001fce:	3901      	subs	r1, #1
 8001fd0:	4008      	ands	r0, r1
 8001fd2:	3801      	subs	r0, #1
 8001fd4:	e000      	b.n	8001fd8 <__ledf2+0x84>
 8001fd6:	2002      	movs	r0, #2
 8001fd8:	bcf0      	pop	{r4, r5, r6, r7}
 8001fda:	46bb      	mov	fp, r7
 8001fdc:	46b2      	mov	sl, r6
 8001fde:	46a9      	mov	r9, r5
 8001fe0:	46a0      	mov	r8, r4
 8001fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d1f7      	bne.n	8001fd8 <__ledf2+0x84>
 8001fe8:	2001      	movs	r0, #1
 8001fea:	4240      	negs	r0, r0
 8001fec:	e7f4      	b.n	8001fd8 <__ledf2+0x84>
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1ea      	bne.n	8001fc8 <__ledf2+0x74>
 8001ff2:	464c      	mov	r4, r9
 8001ff4:	4326      	orrs	r6, r4
 8001ff6:	d1e7      	bne.n	8001fc8 <__ledf2+0x74>
 8001ff8:	e7e8      	b.n	8001fcc <__ledf2+0x78>
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	dd06      	ble.n	800200c <__ledf2+0xb8>
 8001ffe:	4243      	negs	r3, r0
 8002000:	4158      	adcs	r0, r3
 8002002:	2302      	movs	r3, #2
 8002004:	4240      	negs	r0, r0
 8002006:	4018      	ands	r0, r3
 8002008:	3801      	subs	r0, #1
 800200a:	e7e5      	b.n	8001fd8 <__ledf2+0x84>
 800200c:	429a      	cmp	r2, r3
 800200e:	dbe9      	blt.n	8001fe4 <__ledf2+0x90>
 8002010:	454f      	cmp	r7, r9
 8002012:	d8db      	bhi.n	8001fcc <__ledf2+0x78>
 8002014:	d006      	beq.n	8002024 <__ledf2+0xd0>
 8002016:	2000      	movs	r0, #0
 8002018:	454f      	cmp	r7, r9
 800201a:	d2dd      	bcs.n	8001fd8 <__ledf2+0x84>
 800201c:	2900      	cmp	r1, #0
 800201e:	d0e3      	beq.n	8001fe8 <__ledf2+0x94>
 8002020:	0008      	movs	r0, r1
 8002022:	e7d9      	b.n	8001fd8 <__ledf2+0x84>
 8002024:	45c4      	cmp	ip, r8
 8002026:	d8d1      	bhi.n	8001fcc <__ledf2+0x78>
 8002028:	2000      	movs	r0, #0
 800202a:	45c4      	cmp	ip, r8
 800202c:	d2d4      	bcs.n	8001fd8 <__ledf2+0x84>
 800202e:	e7f5      	b.n	800201c <__ledf2+0xc8>
 8002030:	000007ff 	.word	0x000007ff

08002034 <__aeabi_dmul>:
 8002034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002036:	4657      	mov	r7, sl
 8002038:	464e      	mov	r6, r9
 800203a:	4645      	mov	r5, r8
 800203c:	46de      	mov	lr, fp
 800203e:	b5e0      	push	{r5, r6, r7, lr}
 8002040:	4698      	mov	r8, r3
 8002042:	030c      	lsls	r4, r1, #12
 8002044:	004b      	lsls	r3, r1, #1
 8002046:	0006      	movs	r6, r0
 8002048:	4692      	mov	sl, r2
 800204a:	b087      	sub	sp, #28
 800204c:	0b24      	lsrs	r4, r4, #12
 800204e:	0d5b      	lsrs	r3, r3, #21
 8002050:	0fcf      	lsrs	r7, r1, #31
 8002052:	2b00      	cmp	r3, #0
 8002054:	d06c      	beq.n	8002130 <__aeabi_dmul+0xfc>
 8002056:	4add      	ldr	r2, [pc, #884]	; (80023cc <__aeabi_dmul+0x398>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d100      	bne.n	800205e <__aeabi_dmul+0x2a>
 800205c:	e086      	b.n	800216c <__aeabi_dmul+0x138>
 800205e:	0f42      	lsrs	r2, r0, #29
 8002060:	00e4      	lsls	r4, r4, #3
 8002062:	4314      	orrs	r4, r2
 8002064:	2280      	movs	r2, #128	; 0x80
 8002066:	0412      	lsls	r2, r2, #16
 8002068:	4314      	orrs	r4, r2
 800206a:	4ad9      	ldr	r2, [pc, #868]	; (80023d0 <__aeabi_dmul+0x39c>)
 800206c:	00c5      	lsls	r5, r0, #3
 800206e:	4694      	mov	ip, r2
 8002070:	4463      	add	r3, ip
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	2300      	movs	r3, #0
 8002076:	4699      	mov	r9, r3
 8002078:	469b      	mov	fp, r3
 800207a:	4643      	mov	r3, r8
 800207c:	4642      	mov	r2, r8
 800207e:	031e      	lsls	r6, r3, #12
 8002080:	0fd2      	lsrs	r2, r2, #31
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4650      	mov	r0, sl
 8002086:	4690      	mov	r8, r2
 8002088:	0b36      	lsrs	r6, r6, #12
 800208a:	0d5b      	lsrs	r3, r3, #21
 800208c:	d100      	bne.n	8002090 <__aeabi_dmul+0x5c>
 800208e:	e078      	b.n	8002182 <__aeabi_dmul+0x14e>
 8002090:	4ace      	ldr	r2, [pc, #824]	; (80023cc <__aeabi_dmul+0x398>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d01d      	beq.n	80020d2 <__aeabi_dmul+0x9e>
 8002096:	49ce      	ldr	r1, [pc, #824]	; (80023d0 <__aeabi_dmul+0x39c>)
 8002098:	0f42      	lsrs	r2, r0, #29
 800209a:	468c      	mov	ip, r1
 800209c:	9900      	ldr	r1, [sp, #0]
 800209e:	4463      	add	r3, ip
 80020a0:	00f6      	lsls	r6, r6, #3
 80020a2:	468c      	mov	ip, r1
 80020a4:	4316      	orrs	r6, r2
 80020a6:	2280      	movs	r2, #128	; 0x80
 80020a8:	449c      	add	ip, r3
 80020aa:	0412      	lsls	r2, r2, #16
 80020ac:	4663      	mov	r3, ip
 80020ae:	4316      	orrs	r6, r2
 80020b0:	00c2      	lsls	r2, r0, #3
 80020b2:	2000      	movs	r0, #0
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	9900      	ldr	r1, [sp, #0]
 80020b8:	4643      	mov	r3, r8
 80020ba:	3101      	adds	r1, #1
 80020bc:	468c      	mov	ip, r1
 80020be:	4649      	mov	r1, r9
 80020c0:	407b      	eors	r3, r7
 80020c2:	9301      	str	r3, [sp, #4]
 80020c4:	290f      	cmp	r1, #15
 80020c6:	d900      	bls.n	80020ca <__aeabi_dmul+0x96>
 80020c8:	e07e      	b.n	80021c8 <__aeabi_dmul+0x194>
 80020ca:	4bc2      	ldr	r3, [pc, #776]	; (80023d4 <__aeabi_dmul+0x3a0>)
 80020cc:	0089      	lsls	r1, r1, #2
 80020ce:	5859      	ldr	r1, [r3, r1]
 80020d0:	468f      	mov	pc, r1
 80020d2:	4652      	mov	r2, sl
 80020d4:	9b00      	ldr	r3, [sp, #0]
 80020d6:	4332      	orrs	r2, r6
 80020d8:	d000      	beq.n	80020dc <__aeabi_dmul+0xa8>
 80020da:	e156      	b.n	800238a <__aeabi_dmul+0x356>
 80020dc:	49bb      	ldr	r1, [pc, #748]	; (80023cc <__aeabi_dmul+0x398>)
 80020de:	2600      	movs	r6, #0
 80020e0:	468c      	mov	ip, r1
 80020e2:	4463      	add	r3, ip
 80020e4:	4649      	mov	r1, r9
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	2302      	movs	r3, #2
 80020ea:	4319      	orrs	r1, r3
 80020ec:	4689      	mov	r9, r1
 80020ee:	2002      	movs	r0, #2
 80020f0:	e7e1      	b.n	80020b6 <__aeabi_dmul+0x82>
 80020f2:	4643      	mov	r3, r8
 80020f4:	9301      	str	r3, [sp, #4]
 80020f6:	0034      	movs	r4, r6
 80020f8:	0015      	movs	r5, r2
 80020fa:	4683      	mov	fp, r0
 80020fc:	465b      	mov	r3, fp
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d05e      	beq.n	80021c0 <__aeabi_dmul+0x18c>
 8002102:	2b03      	cmp	r3, #3
 8002104:	d100      	bne.n	8002108 <__aeabi_dmul+0xd4>
 8002106:	e1f3      	b.n	80024f0 <__aeabi_dmul+0x4bc>
 8002108:	2b01      	cmp	r3, #1
 800210a:	d000      	beq.n	800210e <__aeabi_dmul+0xda>
 800210c:	e118      	b.n	8002340 <__aeabi_dmul+0x30c>
 800210e:	2200      	movs	r2, #0
 8002110:	2400      	movs	r4, #0
 8002112:	2500      	movs	r5, #0
 8002114:	9b01      	ldr	r3, [sp, #4]
 8002116:	0512      	lsls	r2, r2, #20
 8002118:	4322      	orrs	r2, r4
 800211a:	07db      	lsls	r3, r3, #31
 800211c:	431a      	orrs	r2, r3
 800211e:	0028      	movs	r0, r5
 8002120:	0011      	movs	r1, r2
 8002122:	b007      	add	sp, #28
 8002124:	bcf0      	pop	{r4, r5, r6, r7}
 8002126:	46bb      	mov	fp, r7
 8002128:	46b2      	mov	sl, r6
 800212a:	46a9      	mov	r9, r5
 800212c:	46a0      	mov	r8, r4
 800212e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002130:	0025      	movs	r5, r4
 8002132:	4305      	orrs	r5, r0
 8002134:	d100      	bne.n	8002138 <__aeabi_dmul+0x104>
 8002136:	e141      	b.n	80023bc <__aeabi_dmul+0x388>
 8002138:	2c00      	cmp	r4, #0
 800213a:	d100      	bne.n	800213e <__aeabi_dmul+0x10a>
 800213c:	e1ad      	b.n	800249a <__aeabi_dmul+0x466>
 800213e:	0020      	movs	r0, r4
 8002140:	f000 fe76 	bl	8002e30 <__clzsi2>
 8002144:	0001      	movs	r1, r0
 8002146:	0002      	movs	r2, r0
 8002148:	390b      	subs	r1, #11
 800214a:	231d      	movs	r3, #29
 800214c:	0010      	movs	r0, r2
 800214e:	1a5b      	subs	r3, r3, r1
 8002150:	0031      	movs	r1, r6
 8002152:	0035      	movs	r5, r6
 8002154:	3808      	subs	r0, #8
 8002156:	4084      	lsls	r4, r0
 8002158:	40d9      	lsrs	r1, r3
 800215a:	4085      	lsls	r5, r0
 800215c:	430c      	orrs	r4, r1
 800215e:	489e      	ldr	r0, [pc, #632]	; (80023d8 <__aeabi_dmul+0x3a4>)
 8002160:	1a83      	subs	r3, r0, r2
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2300      	movs	r3, #0
 8002166:	4699      	mov	r9, r3
 8002168:	469b      	mov	fp, r3
 800216a:	e786      	b.n	800207a <__aeabi_dmul+0x46>
 800216c:	0005      	movs	r5, r0
 800216e:	4325      	orrs	r5, r4
 8002170:	d000      	beq.n	8002174 <__aeabi_dmul+0x140>
 8002172:	e11c      	b.n	80023ae <__aeabi_dmul+0x37a>
 8002174:	2208      	movs	r2, #8
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	2302      	movs	r3, #2
 800217a:	2400      	movs	r4, #0
 800217c:	4691      	mov	r9, r2
 800217e:	469b      	mov	fp, r3
 8002180:	e77b      	b.n	800207a <__aeabi_dmul+0x46>
 8002182:	4652      	mov	r2, sl
 8002184:	4332      	orrs	r2, r6
 8002186:	d100      	bne.n	800218a <__aeabi_dmul+0x156>
 8002188:	e10a      	b.n	80023a0 <__aeabi_dmul+0x36c>
 800218a:	2e00      	cmp	r6, #0
 800218c:	d100      	bne.n	8002190 <__aeabi_dmul+0x15c>
 800218e:	e176      	b.n	800247e <__aeabi_dmul+0x44a>
 8002190:	0030      	movs	r0, r6
 8002192:	f000 fe4d 	bl	8002e30 <__clzsi2>
 8002196:	0002      	movs	r2, r0
 8002198:	3a0b      	subs	r2, #11
 800219a:	231d      	movs	r3, #29
 800219c:	0001      	movs	r1, r0
 800219e:	1a9b      	subs	r3, r3, r2
 80021a0:	4652      	mov	r2, sl
 80021a2:	3908      	subs	r1, #8
 80021a4:	40da      	lsrs	r2, r3
 80021a6:	408e      	lsls	r6, r1
 80021a8:	4316      	orrs	r6, r2
 80021aa:	4652      	mov	r2, sl
 80021ac:	408a      	lsls	r2, r1
 80021ae:	9b00      	ldr	r3, [sp, #0]
 80021b0:	4989      	ldr	r1, [pc, #548]	; (80023d8 <__aeabi_dmul+0x3a4>)
 80021b2:	1a18      	subs	r0, r3, r0
 80021b4:	0003      	movs	r3, r0
 80021b6:	468c      	mov	ip, r1
 80021b8:	4463      	add	r3, ip
 80021ba:	2000      	movs	r0, #0
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	e77a      	b.n	80020b6 <__aeabi_dmul+0x82>
 80021c0:	2400      	movs	r4, #0
 80021c2:	2500      	movs	r5, #0
 80021c4:	4a81      	ldr	r2, [pc, #516]	; (80023cc <__aeabi_dmul+0x398>)
 80021c6:	e7a5      	b.n	8002114 <__aeabi_dmul+0xe0>
 80021c8:	0c2f      	lsrs	r7, r5, #16
 80021ca:	042d      	lsls	r5, r5, #16
 80021cc:	0c2d      	lsrs	r5, r5, #16
 80021ce:	002b      	movs	r3, r5
 80021d0:	0c11      	lsrs	r1, r2, #16
 80021d2:	0412      	lsls	r2, r2, #16
 80021d4:	0c12      	lsrs	r2, r2, #16
 80021d6:	4353      	muls	r3, r2
 80021d8:	4698      	mov	r8, r3
 80021da:	0013      	movs	r3, r2
 80021dc:	0028      	movs	r0, r5
 80021de:	437b      	muls	r3, r7
 80021e0:	4699      	mov	r9, r3
 80021e2:	4348      	muls	r0, r1
 80021e4:	4448      	add	r0, r9
 80021e6:	4683      	mov	fp, r0
 80021e8:	4640      	mov	r0, r8
 80021ea:	000b      	movs	r3, r1
 80021ec:	0c00      	lsrs	r0, r0, #16
 80021ee:	4682      	mov	sl, r0
 80021f0:	4658      	mov	r0, fp
 80021f2:	437b      	muls	r3, r7
 80021f4:	4450      	add	r0, sl
 80021f6:	9302      	str	r3, [sp, #8]
 80021f8:	4581      	cmp	r9, r0
 80021fa:	d906      	bls.n	800220a <__aeabi_dmul+0x1d6>
 80021fc:	469a      	mov	sl, r3
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	025b      	lsls	r3, r3, #9
 8002202:	4699      	mov	r9, r3
 8002204:	44ca      	add	sl, r9
 8002206:	4653      	mov	r3, sl
 8002208:	9302      	str	r3, [sp, #8]
 800220a:	0c03      	lsrs	r3, r0, #16
 800220c:	469b      	mov	fp, r3
 800220e:	4643      	mov	r3, r8
 8002210:	041b      	lsls	r3, r3, #16
 8002212:	0400      	lsls	r0, r0, #16
 8002214:	0c1b      	lsrs	r3, r3, #16
 8002216:	4698      	mov	r8, r3
 8002218:	0003      	movs	r3, r0
 800221a:	4443      	add	r3, r8
 800221c:	9304      	str	r3, [sp, #16]
 800221e:	0c33      	lsrs	r3, r6, #16
 8002220:	4699      	mov	r9, r3
 8002222:	002b      	movs	r3, r5
 8002224:	0436      	lsls	r6, r6, #16
 8002226:	0c36      	lsrs	r6, r6, #16
 8002228:	4373      	muls	r3, r6
 800222a:	4698      	mov	r8, r3
 800222c:	0033      	movs	r3, r6
 800222e:	437b      	muls	r3, r7
 8002230:	469a      	mov	sl, r3
 8002232:	464b      	mov	r3, r9
 8002234:	435d      	muls	r5, r3
 8002236:	435f      	muls	r7, r3
 8002238:	4643      	mov	r3, r8
 800223a:	4455      	add	r5, sl
 800223c:	0c18      	lsrs	r0, r3, #16
 800223e:	1940      	adds	r0, r0, r5
 8002240:	4582      	cmp	sl, r0
 8002242:	d903      	bls.n	800224c <__aeabi_dmul+0x218>
 8002244:	2380      	movs	r3, #128	; 0x80
 8002246:	025b      	lsls	r3, r3, #9
 8002248:	469a      	mov	sl, r3
 800224a:	4457      	add	r7, sl
 800224c:	0c05      	lsrs	r5, r0, #16
 800224e:	19eb      	adds	r3, r5, r7
 8002250:	9305      	str	r3, [sp, #20]
 8002252:	4643      	mov	r3, r8
 8002254:	041d      	lsls	r5, r3, #16
 8002256:	0c2d      	lsrs	r5, r5, #16
 8002258:	0400      	lsls	r0, r0, #16
 800225a:	1940      	adds	r0, r0, r5
 800225c:	0c25      	lsrs	r5, r4, #16
 800225e:	0424      	lsls	r4, r4, #16
 8002260:	0c24      	lsrs	r4, r4, #16
 8002262:	0027      	movs	r7, r4
 8002264:	4357      	muls	r7, r2
 8002266:	436a      	muls	r2, r5
 8002268:	4690      	mov	r8, r2
 800226a:	002a      	movs	r2, r5
 800226c:	0c3b      	lsrs	r3, r7, #16
 800226e:	469a      	mov	sl, r3
 8002270:	434a      	muls	r2, r1
 8002272:	4361      	muls	r1, r4
 8002274:	4441      	add	r1, r8
 8002276:	4451      	add	r1, sl
 8002278:	4483      	add	fp, r0
 800227a:	4588      	cmp	r8, r1
 800227c:	d903      	bls.n	8002286 <__aeabi_dmul+0x252>
 800227e:	2380      	movs	r3, #128	; 0x80
 8002280:	025b      	lsls	r3, r3, #9
 8002282:	4698      	mov	r8, r3
 8002284:	4442      	add	r2, r8
 8002286:	043f      	lsls	r7, r7, #16
 8002288:	0c0b      	lsrs	r3, r1, #16
 800228a:	0c3f      	lsrs	r7, r7, #16
 800228c:	0409      	lsls	r1, r1, #16
 800228e:	19c9      	adds	r1, r1, r7
 8002290:	0027      	movs	r7, r4
 8002292:	4698      	mov	r8, r3
 8002294:	464b      	mov	r3, r9
 8002296:	4377      	muls	r7, r6
 8002298:	435c      	muls	r4, r3
 800229a:	436e      	muls	r6, r5
 800229c:	435d      	muls	r5, r3
 800229e:	0c3b      	lsrs	r3, r7, #16
 80022a0:	4699      	mov	r9, r3
 80022a2:	19a4      	adds	r4, r4, r6
 80022a4:	444c      	add	r4, r9
 80022a6:	4442      	add	r2, r8
 80022a8:	9503      	str	r5, [sp, #12]
 80022aa:	42a6      	cmp	r6, r4
 80022ac:	d904      	bls.n	80022b8 <__aeabi_dmul+0x284>
 80022ae:	2380      	movs	r3, #128	; 0x80
 80022b0:	025b      	lsls	r3, r3, #9
 80022b2:	4698      	mov	r8, r3
 80022b4:	4445      	add	r5, r8
 80022b6:	9503      	str	r5, [sp, #12]
 80022b8:	9b02      	ldr	r3, [sp, #8]
 80022ba:	043f      	lsls	r7, r7, #16
 80022bc:	445b      	add	r3, fp
 80022be:	001e      	movs	r6, r3
 80022c0:	4283      	cmp	r3, r0
 80022c2:	4180      	sbcs	r0, r0
 80022c4:	0423      	lsls	r3, r4, #16
 80022c6:	4698      	mov	r8, r3
 80022c8:	9b05      	ldr	r3, [sp, #20]
 80022ca:	0c3f      	lsrs	r7, r7, #16
 80022cc:	4447      	add	r7, r8
 80022ce:	4698      	mov	r8, r3
 80022d0:	1876      	adds	r6, r6, r1
 80022d2:	428e      	cmp	r6, r1
 80022d4:	4189      	sbcs	r1, r1
 80022d6:	4447      	add	r7, r8
 80022d8:	4240      	negs	r0, r0
 80022da:	183d      	adds	r5, r7, r0
 80022dc:	46a8      	mov	r8, r5
 80022de:	4693      	mov	fp, r2
 80022e0:	4249      	negs	r1, r1
 80022e2:	468a      	mov	sl, r1
 80022e4:	44c3      	add	fp, r8
 80022e6:	429f      	cmp	r7, r3
 80022e8:	41bf      	sbcs	r7, r7
 80022ea:	4580      	cmp	r8, r0
 80022ec:	4180      	sbcs	r0, r0
 80022ee:	9b03      	ldr	r3, [sp, #12]
 80022f0:	44da      	add	sl, fp
 80022f2:	4698      	mov	r8, r3
 80022f4:	4653      	mov	r3, sl
 80022f6:	4240      	negs	r0, r0
 80022f8:	427f      	negs	r7, r7
 80022fa:	4307      	orrs	r7, r0
 80022fc:	0c24      	lsrs	r4, r4, #16
 80022fe:	4593      	cmp	fp, r2
 8002300:	4192      	sbcs	r2, r2
 8002302:	458a      	cmp	sl, r1
 8002304:	4189      	sbcs	r1, r1
 8002306:	193f      	adds	r7, r7, r4
 8002308:	0ddc      	lsrs	r4, r3, #23
 800230a:	9b04      	ldr	r3, [sp, #16]
 800230c:	0275      	lsls	r5, r6, #9
 800230e:	431d      	orrs	r5, r3
 8002310:	1e68      	subs	r0, r5, #1
 8002312:	4185      	sbcs	r5, r0
 8002314:	4653      	mov	r3, sl
 8002316:	4252      	negs	r2, r2
 8002318:	4249      	negs	r1, r1
 800231a:	430a      	orrs	r2, r1
 800231c:	18bf      	adds	r7, r7, r2
 800231e:	4447      	add	r7, r8
 8002320:	0df6      	lsrs	r6, r6, #23
 8002322:	027f      	lsls	r7, r7, #9
 8002324:	4335      	orrs	r5, r6
 8002326:	025a      	lsls	r2, r3, #9
 8002328:	433c      	orrs	r4, r7
 800232a:	4315      	orrs	r5, r2
 800232c:	01fb      	lsls	r3, r7, #7
 800232e:	d400      	bmi.n	8002332 <__aeabi_dmul+0x2fe>
 8002330:	e0c1      	b.n	80024b6 <__aeabi_dmul+0x482>
 8002332:	2101      	movs	r1, #1
 8002334:	086a      	lsrs	r2, r5, #1
 8002336:	400d      	ands	r5, r1
 8002338:	4315      	orrs	r5, r2
 800233a:	07e2      	lsls	r2, r4, #31
 800233c:	4315      	orrs	r5, r2
 800233e:	0864      	lsrs	r4, r4, #1
 8002340:	4926      	ldr	r1, [pc, #152]	; (80023dc <__aeabi_dmul+0x3a8>)
 8002342:	4461      	add	r1, ip
 8002344:	2900      	cmp	r1, #0
 8002346:	dd56      	ble.n	80023f6 <__aeabi_dmul+0x3c2>
 8002348:	076b      	lsls	r3, r5, #29
 800234a:	d009      	beq.n	8002360 <__aeabi_dmul+0x32c>
 800234c:	220f      	movs	r2, #15
 800234e:	402a      	ands	r2, r5
 8002350:	2a04      	cmp	r2, #4
 8002352:	d005      	beq.n	8002360 <__aeabi_dmul+0x32c>
 8002354:	1d2a      	adds	r2, r5, #4
 8002356:	42aa      	cmp	r2, r5
 8002358:	41ad      	sbcs	r5, r5
 800235a:	426d      	negs	r5, r5
 800235c:	1964      	adds	r4, r4, r5
 800235e:	0015      	movs	r5, r2
 8002360:	01e3      	lsls	r3, r4, #7
 8002362:	d504      	bpl.n	800236e <__aeabi_dmul+0x33a>
 8002364:	2180      	movs	r1, #128	; 0x80
 8002366:	4a1e      	ldr	r2, [pc, #120]	; (80023e0 <__aeabi_dmul+0x3ac>)
 8002368:	00c9      	lsls	r1, r1, #3
 800236a:	4014      	ands	r4, r2
 800236c:	4461      	add	r1, ip
 800236e:	4a1d      	ldr	r2, [pc, #116]	; (80023e4 <__aeabi_dmul+0x3b0>)
 8002370:	4291      	cmp	r1, r2
 8002372:	dd00      	ble.n	8002376 <__aeabi_dmul+0x342>
 8002374:	e724      	b.n	80021c0 <__aeabi_dmul+0x18c>
 8002376:	0762      	lsls	r2, r4, #29
 8002378:	08ed      	lsrs	r5, r5, #3
 800237a:	0264      	lsls	r4, r4, #9
 800237c:	0549      	lsls	r1, r1, #21
 800237e:	4315      	orrs	r5, r2
 8002380:	0b24      	lsrs	r4, r4, #12
 8002382:	0d4a      	lsrs	r2, r1, #21
 8002384:	e6c6      	b.n	8002114 <__aeabi_dmul+0xe0>
 8002386:	9701      	str	r7, [sp, #4]
 8002388:	e6b8      	b.n	80020fc <__aeabi_dmul+0xc8>
 800238a:	4a10      	ldr	r2, [pc, #64]	; (80023cc <__aeabi_dmul+0x398>)
 800238c:	2003      	movs	r0, #3
 800238e:	4694      	mov	ip, r2
 8002390:	4463      	add	r3, ip
 8002392:	464a      	mov	r2, r9
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	2303      	movs	r3, #3
 8002398:	431a      	orrs	r2, r3
 800239a:	4691      	mov	r9, r2
 800239c:	4652      	mov	r2, sl
 800239e:	e68a      	b.n	80020b6 <__aeabi_dmul+0x82>
 80023a0:	4649      	mov	r1, r9
 80023a2:	2301      	movs	r3, #1
 80023a4:	4319      	orrs	r1, r3
 80023a6:	4689      	mov	r9, r1
 80023a8:	2600      	movs	r6, #0
 80023aa:	2001      	movs	r0, #1
 80023ac:	e683      	b.n	80020b6 <__aeabi_dmul+0x82>
 80023ae:	220c      	movs	r2, #12
 80023b0:	9300      	str	r3, [sp, #0]
 80023b2:	2303      	movs	r3, #3
 80023b4:	0005      	movs	r5, r0
 80023b6:	4691      	mov	r9, r2
 80023b8:	469b      	mov	fp, r3
 80023ba:	e65e      	b.n	800207a <__aeabi_dmul+0x46>
 80023bc:	2304      	movs	r3, #4
 80023be:	4699      	mov	r9, r3
 80023c0:	2300      	movs	r3, #0
 80023c2:	9300      	str	r3, [sp, #0]
 80023c4:	3301      	adds	r3, #1
 80023c6:	2400      	movs	r4, #0
 80023c8:	469b      	mov	fp, r3
 80023ca:	e656      	b.n	800207a <__aeabi_dmul+0x46>
 80023cc:	000007ff 	.word	0x000007ff
 80023d0:	fffffc01 	.word	0xfffffc01
 80023d4:	08008a78 	.word	0x08008a78
 80023d8:	fffffc0d 	.word	0xfffffc0d
 80023dc:	000003ff 	.word	0x000003ff
 80023e0:	feffffff 	.word	0xfeffffff
 80023e4:	000007fe 	.word	0x000007fe
 80023e8:	2300      	movs	r3, #0
 80023ea:	2480      	movs	r4, #128	; 0x80
 80023ec:	2500      	movs	r5, #0
 80023ee:	4a44      	ldr	r2, [pc, #272]	; (8002500 <__aeabi_dmul+0x4cc>)
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	0324      	lsls	r4, r4, #12
 80023f4:	e68e      	b.n	8002114 <__aeabi_dmul+0xe0>
 80023f6:	2001      	movs	r0, #1
 80023f8:	1a40      	subs	r0, r0, r1
 80023fa:	2838      	cmp	r0, #56	; 0x38
 80023fc:	dd00      	ble.n	8002400 <__aeabi_dmul+0x3cc>
 80023fe:	e686      	b.n	800210e <__aeabi_dmul+0xda>
 8002400:	281f      	cmp	r0, #31
 8002402:	dd5b      	ble.n	80024bc <__aeabi_dmul+0x488>
 8002404:	221f      	movs	r2, #31
 8002406:	0023      	movs	r3, r4
 8002408:	4252      	negs	r2, r2
 800240a:	1a51      	subs	r1, r2, r1
 800240c:	40cb      	lsrs	r3, r1
 800240e:	0019      	movs	r1, r3
 8002410:	2820      	cmp	r0, #32
 8002412:	d003      	beq.n	800241c <__aeabi_dmul+0x3e8>
 8002414:	4a3b      	ldr	r2, [pc, #236]	; (8002504 <__aeabi_dmul+0x4d0>)
 8002416:	4462      	add	r2, ip
 8002418:	4094      	lsls	r4, r2
 800241a:	4325      	orrs	r5, r4
 800241c:	1e6a      	subs	r2, r5, #1
 800241e:	4195      	sbcs	r5, r2
 8002420:	002a      	movs	r2, r5
 8002422:	430a      	orrs	r2, r1
 8002424:	2107      	movs	r1, #7
 8002426:	000d      	movs	r5, r1
 8002428:	2400      	movs	r4, #0
 800242a:	4015      	ands	r5, r2
 800242c:	4211      	tst	r1, r2
 800242e:	d05b      	beq.n	80024e8 <__aeabi_dmul+0x4b4>
 8002430:	210f      	movs	r1, #15
 8002432:	2400      	movs	r4, #0
 8002434:	4011      	ands	r1, r2
 8002436:	2904      	cmp	r1, #4
 8002438:	d053      	beq.n	80024e2 <__aeabi_dmul+0x4ae>
 800243a:	1d11      	adds	r1, r2, #4
 800243c:	4291      	cmp	r1, r2
 800243e:	4192      	sbcs	r2, r2
 8002440:	4252      	negs	r2, r2
 8002442:	18a4      	adds	r4, r4, r2
 8002444:	000a      	movs	r2, r1
 8002446:	0223      	lsls	r3, r4, #8
 8002448:	d54b      	bpl.n	80024e2 <__aeabi_dmul+0x4ae>
 800244a:	2201      	movs	r2, #1
 800244c:	2400      	movs	r4, #0
 800244e:	2500      	movs	r5, #0
 8002450:	e660      	b.n	8002114 <__aeabi_dmul+0xe0>
 8002452:	2380      	movs	r3, #128	; 0x80
 8002454:	031b      	lsls	r3, r3, #12
 8002456:	421c      	tst	r4, r3
 8002458:	d009      	beq.n	800246e <__aeabi_dmul+0x43a>
 800245a:	421e      	tst	r6, r3
 800245c:	d107      	bne.n	800246e <__aeabi_dmul+0x43a>
 800245e:	4333      	orrs	r3, r6
 8002460:	031c      	lsls	r4, r3, #12
 8002462:	4643      	mov	r3, r8
 8002464:	0015      	movs	r5, r2
 8002466:	0b24      	lsrs	r4, r4, #12
 8002468:	4a25      	ldr	r2, [pc, #148]	; (8002500 <__aeabi_dmul+0x4cc>)
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	e652      	b.n	8002114 <__aeabi_dmul+0xe0>
 800246e:	2280      	movs	r2, #128	; 0x80
 8002470:	0312      	lsls	r2, r2, #12
 8002472:	4314      	orrs	r4, r2
 8002474:	0324      	lsls	r4, r4, #12
 8002476:	4a22      	ldr	r2, [pc, #136]	; (8002500 <__aeabi_dmul+0x4cc>)
 8002478:	0b24      	lsrs	r4, r4, #12
 800247a:	9701      	str	r7, [sp, #4]
 800247c:	e64a      	b.n	8002114 <__aeabi_dmul+0xe0>
 800247e:	f000 fcd7 	bl	8002e30 <__clzsi2>
 8002482:	0003      	movs	r3, r0
 8002484:	001a      	movs	r2, r3
 8002486:	3215      	adds	r2, #21
 8002488:	3020      	adds	r0, #32
 800248a:	2a1c      	cmp	r2, #28
 800248c:	dc00      	bgt.n	8002490 <__aeabi_dmul+0x45c>
 800248e:	e684      	b.n	800219a <__aeabi_dmul+0x166>
 8002490:	4656      	mov	r6, sl
 8002492:	3b08      	subs	r3, #8
 8002494:	2200      	movs	r2, #0
 8002496:	409e      	lsls	r6, r3
 8002498:	e689      	b.n	80021ae <__aeabi_dmul+0x17a>
 800249a:	f000 fcc9 	bl	8002e30 <__clzsi2>
 800249e:	0001      	movs	r1, r0
 80024a0:	0002      	movs	r2, r0
 80024a2:	3115      	adds	r1, #21
 80024a4:	3220      	adds	r2, #32
 80024a6:	291c      	cmp	r1, #28
 80024a8:	dc00      	bgt.n	80024ac <__aeabi_dmul+0x478>
 80024aa:	e64e      	b.n	800214a <__aeabi_dmul+0x116>
 80024ac:	0034      	movs	r4, r6
 80024ae:	3808      	subs	r0, #8
 80024b0:	2500      	movs	r5, #0
 80024b2:	4084      	lsls	r4, r0
 80024b4:	e653      	b.n	800215e <__aeabi_dmul+0x12a>
 80024b6:	9b00      	ldr	r3, [sp, #0]
 80024b8:	469c      	mov	ip, r3
 80024ba:	e741      	b.n	8002340 <__aeabi_dmul+0x30c>
 80024bc:	4912      	ldr	r1, [pc, #72]	; (8002508 <__aeabi_dmul+0x4d4>)
 80024be:	0022      	movs	r2, r4
 80024c0:	4461      	add	r1, ip
 80024c2:	002e      	movs	r6, r5
 80024c4:	408d      	lsls	r5, r1
 80024c6:	408a      	lsls	r2, r1
 80024c8:	40c6      	lsrs	r6, r0
 80024ca:	1e69      	subs	r1, r5, #1
 80024cc:	418d      	sbcs	r5, r1
 80024ce:	4332      	orrs	r2, r6
 80024d0:	432a      	orrs	r2, r5
 80024d2:	40c4      	lsrs	r4, r0
 80024d4:	0753      	lsls	r3, r2, #29
 80024d6:	d0b6      	beq.n	8002446 <__aeabi_dmul+0x412>
 80024d8:	210f      	movs	r1, #15
 80024da:	4011      	ands	r1, r2
 80024dc:	2904      	cmp	r1, #4
 80024de:	d1ac      	bne.n	800243a <__aeabi_dmul+0x406>
 80024e0:	e7b1      	b.n	8002446 <__aeabi_dmul+0x412>
 80024e2:	0765      	lsls	r5, r4, #29
 80024e4:	0264      	lsls	r4, r4, #9
 80024e6:	0b24      	lsrs	r4, r4, #12
 80024e8:	08d2      	lsrs	r2, r2, #3
 80024ea:	4315      	orrs	r5, r2
 80024ec:	2200      	movs	r2, #0
 80024ee:	e611      	b.n	8002114 <__aeabi_dmul+0xe0>
 80024f0:	2280      	movs	r2, #128	; 0x80
 80024f2:	0312      	lsls	r2, r2, #12
 80024f4:	4314      	orrs	r4, r2
 80024f6:	0324      	lsls	r4, r4, #12
 80024f8:	4a01      	ldr	r2, [pc, #4]	; (8002500 <__aeabi_dmul+0x4cc>)
 80024fa:	0b24      	lsrs	r4, r4, #12
 80024fc:	e60a      	b.n	8002114 <__aeabi_dmul+0xe0>
 80024fe:	46c0      	nop			; (mov r8, r8)
 8002500:	000007ff 	.word	0x000007ff
 8002504:	0000043e 	.word	0x0000043e
 8002508:	0000041e 	.word	0x0000041e

0800250c <__aeabi_dsub>:
 800250c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800250e:	4657      	mov	r7, sl
 8002510:	464e      	mov	r6, r9
 8002512:	4645      	mov	r5, r8
 8002514:	46de      	mov	lr, fp
 8002516:	0004      	movs	r4, r0
 8002518:	b5e0      	push	{r5, r6, r7, lr}
 800251a:	001f      	movs	r7, r3
 800251c:	0010      	movs	r0, r2
 800251e:	030b      	lsls	r3, r1, #12
 8002520:	0f62      	lsrs	r2, r4, #29
 8002522:	004e      	lsls	r6, r1, #1
 8002524:	0fcd      	lsrs	r5, r1, #31
 8002526:	0a5b      	lsrs	r3, r3, #9
 8002528:	0339      	lsls	r1, r7, #12
 800252a:	4313      	orrs	r3, r2
 800252c:	0a49      	lsrs	r1, r1, #9
 800252e:	00e2      	lsls	r2, r4, #3
 8002530:	0f44      	lsrs	r4, r0, #29
 8002532:	4321      	orrs	r1, r4
 8002534:	4cc2      	ldr	r4, [pc, #776]	; (8002840 <__aeabi_dsub+0x334>)
 8002536:	4691      	mov	r9, r2
 8002538:	4692      	mov	sl, r2
 800253a:	00c0      	lsls	r0, r0, #3
 800253c:	007a      	lsls	r2, r7, #1
 800253e:	4680      	mov	r8, r0
 8002540:	0d76      	lsrs	r6, r6, #21
 8002542:	0d52      	lsrs	r2, r2, #21
 8002544:	0fff      	lsrs	r7, r7, #31
 8002546:	42a2      	cmp	r2, r4
 8002548:	d100      	bne.n	800254c <__aeabi_dsub+0x40>
 800254a:	e0b4      	b.n	80026b6 <__aeabi_dsub+0x1aa>
 800254c:	2401      	movs	r4, #1
 800254e:	4067      	eors	r7, r4
 8002550:	46bb      	mov	fp, r7
 8002552:	42bd      	cmp	r5, r7
 8002554:	d100      	bne.n	8002558 <__aeabi_dsub+0x4c>
 8002556:	e088      	b.n	800266a <__aeabi_dsub+0x15e>
 8002558:	1ab4      	subs	r4, r6, r2
 800255a:	46a4      	mov	ip, r4
 800255c:	2c00      	cmp	r4, #0
 800255e:	dc00      	bgt.n	8002562 <__aeabi_dsub+0x56>
 8002560:	e0b2      	b.n	80026c8 <__aeabi_dsub+0x1bc>
 8002562:	2a00      	cmp	r2, #0
 8002564:	d100      	bne.n	8002568 <__aeabi_dsub+0x5c>
 8002566:	e0c5      	b.n	80026f4 <__aeabi_dsub+0x1e8>
 8002568:	4ab5      	ldr	r2, [pc, #724]	; (8002840 <__aeabi_dsub+0x334>)
 800256a:	4296      	cmp	r6, r2
 800256c:	d100      	bne.n	8002570 <__aeabi_dsub+0x64>
 800256e:	e28b      	b.n	8002a88 <__aeabi_dsub+0x57c>
 8002570:	2280      	movs	r2, #128	; 0x80
 8002572:	0412      	lsls	r2, r2, #16
 8002574:	4311      	orrs	r1, r2
 8002576:	4662      	mov	r2, ip
 8002578:	2a38      	cmp	r2, #56	; 0x38
 800257a:	dd00      	ble.n	800257e <__aeabi_dsub+0x72>
 800257c:	e1a1      	b.n	80028c2 <__aeabi_dsub+0x3b6>
 800257e:	2a1f      	cmp	r2, #31
 8002580:	dd00      	ble.n	8002584 <__aeabi_dsub+0x78>
 8002582:	e216      	b.n	80029b2 <__aeabi_dsub+0x4a6>
 8002584:	2720      	movs	r7, #32
 8002586:	000c      	movs	r4, r1
 8002588:	1abf      	subs	r7, r7, r2
 800258a:	40bc      	lsls	r4, r7
 800258c:	0002      	movs	r2, r0
 800258e:	46a0      	mov	r8, r4
 8002590:	4664      	mov	r4, ip
 8002592:	40b8      	lsls	r0, r7
 8002594:	40e2      	lsrs	r2, r4
 8002596:	4644      	mov	r4, r8
 8002598:	4314      	orrs	r4, r2
 800259a:	0002      	movs	r2, r0
 800259c:	1e50      	subs	r0, r2, #1
 800259e:	4182      	sbcs	r2, r0
 80025a0:	4660      	mov	r0, ip
 80025a2:	40c1      	lsrs	r1, r0
 80025a4:	4322      	orrs	r2, r4
 80025a6:	1a5b      	subs	r3, r3, r1
 80025a8:	4649      	mov	r1, r9
 80025aa:	1a8c      	subs	r4, r1, r2
 80025ac:	45a1      	cmp	r9, r4
 80025ae:	4192      	sbcs	r2, r2
 80025b0:	4252      	negs	r2, r2
 80025b2:	1a9b      	subs	r3, r3, r2
 80025b4:	4698      	mov	r8, r3
 80025b6:	4643      	mov	r3, r8
 80025b8:	021b      	lsls	r3, r3, #8
 80025ba:	d400      	bmi.n	80025be <__aeabi_dsub+0xb2>
 80025bc:	e117      	b.n	80027ee <__aeabi_dsub+0x2e2>
 80025be:	4643      	mov	r3, r8
 80025c0:	025b      	lsls	r3, r3, #9
 80025c2:	0a5b      	lsrs	r3, r3, #9
 80025c4:	4698      	mov	r8, r3
 80025c6:	4643      	mov	r3, r8
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d100      	bne.n	80025ce <__aeabi_dsub+0xc2>
 80025cc:	e16c      	b.n	80028a8 <__aeabi_dsub+0x39c>
 80025ce:	4640      	mov	r0, r8
 80025d0:	f000 fc2e 	bl	8002e30 <__clzsi2>
 80025d4:	0002      	movs	r2, r0
 80025d6:	3a08      	subs	r2, #8
 80025d8:	2120      	movs	r1, #32
 80025da:	0020      	movs	r0, r4
 80025dc:	4643      	mov	r3, r8
 80025de:	1a89      	subs	r1, r1, r2
 80025e0:	4093      	lsls	r3, r2
 80025e2:	40c8      	lsrs	r0, r1
 80025e4:	4094      	lsls	r4, r2
 80025e6:	4303      	orrs	r3, r0
 80025e8:	4296      	cmp	r6, r2
 80025ea:	dd00      	ble.n	80025ee <__aeabi_dsub+0xe2>
 80025ec:	e157      	b.n	800289e <__aeabi_dsub+0x392>
 80025ee:	1b96      	subs	r6, r2, r6
 80025f0:	1c71      	adds	r1, r6, #1
 80025f2:	291f      	cmp	r1, #31
 80025f4:	dd00      	ble.n	80025f8 <__aeabi_dsub+0xec>
 80025f6:	e1cb      	b.n	8002990 <__aeabi_dsub+0x484>
 80025f8:	2220      	movs	r2, #32
 80025fa:	0018      	movs	r0, r3
 80025fc:	0026      	movs	r6, r4
 80025fe:	1a52      	subs	r2, r2, r1
 8002600:	4094      	lsls	r4, r2
 8002602:	4090      	lsls	r0, r2
 8002604:	40ce      	lsrs	r6, r1
 8002606:	40cb      	lsrs	r3, r1
 8002608:	1e62      	subs	r2, r4, #1
 800260a:	4194      	sbcs	r4, r2
 800260c:	4330      	orrs	r0, r6
 800260e:	4698      	mov	r8, r3
 8002610:	2600      	movs	r6, #0
 8002612:	4304      	orrs	r4, r0
 8002614:	0763      	lsls	r3, r4, #29
 8002616:	d009      	beq.n	800262c <__aeabi_dsub+0x120>
 8002618:	230f      	movs	r3, #15
 800261a:	4023      	ands	r3, r4
 800261c:	2b04      	cmp	r3, #4
 800261e:	d005      	beq.n	800262c <__aeabi_dsub+0x120>
 8002620:	1d23      	adds	r3, r4, #4
 8002622:	42a3      	cmp	r3, r4
 8002624:	41a4      	sbcs	r4, r4
 8002626:	4264      	negs	r4, r4
 8002628:	44a0      	add	r8, r4
 800262a:	001c      	movs	r4, r3
 800262c:	4643      	mov	r3, r8
 800262e:	021b      	lsls	r3, r3, #8
 8002630:	d400      	bmi.n	8002634 <__aeabi_dsub+0x128>
 8002632:	e0df      	b.n	80027f4 <__aeabi_dsub+0x2e8>
 8002634:	4b82      	ldr	r3, [pc, #520]	; (8002840 <__aeabi_dsub+0x334>)
 8002636:	3601      	adds	r6, #1
 8002638:	429e      	cmp	r6, r3
 800263a:	d100      	bne.n	800263e <__aeabi_dsub+0x132>
 800263c:	e0fb      	b.n	8002836 <__aeabi_dsub+0x32a>
 800263e:	4642      	mov	r2, r8
 8002640:	4b80      	ldr	r3, [pc, #512]	; (8002844 <__aeabi_dsub+0x338>)
 8002642:	08e4      	lsrs	r4, r4, #3
 8002644:	401a      	ands	r2, r3
 8002646:	0013      	movs	r3, r2
 8002648:	0571      	lsls	r1, r6, #21
 800264a:	0752      	lsls	r2, r2, #29
 800264c:	025b      	lsls	r3, r3, #9
 800264e:	4322      	orrs	r2, r4
 8002650:	0b1b      	lsrs	r3, r3, #12
 8002652:	0d49      	lsrs	r1, r1, #21
 8002654:	0509      	lsls	r1, r1, #20
 8002656:	07ed      	lsls	r5, r5, #31
 8002658:	4319      	orrs	r1, r3
 800265a:	4329      	orrs	r1, r5
 800265c:	0010      	movs	r0, r2
 800265e:	bcf0      	pop	{r4, r5, r6, r7}
 8002660:	46bb      	mov	fp, r7
 8002662:	46b2      	mov	sl, r6
 8002664:	46a9      	mov	r9, r5
 8002666:	46a0      	mov	r8, r4
 8002668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800266a:	1ab4      	subs	r4, r6, r2
 800266c:	46a4      	mov	ip, r4
 800266e:	2c00      	cmp	r4, #0
 8002670:	dd58      	ble.n	8002724 <__aeabi_dsub+0x218>
 8002672:	2a00      	cmp	r2, #0
 8002674:	d100      	bne.n	8002678 <__aeabi_dsub+0x16c>
 8002676:	e09e      	b.n	80027b6 <__aeabi_dsub+0x2aa>
 8002678:	4a71      	ldr	r2, [pc, #452]	; (8002840 <__aeabi_dsub+0x334>)
 800267a:	4296      	cmp	r6, r2
 800267c:	d100      	bne.n	8002680 <__aeabi_dsub+0x174>
 800267e:	e13b      	b.n	80028f8 <__aeabi_dsub+0x3ec>
 8002680:	2280      	movs	r2, #128	; 0x80
 8002682:	0412      	lsls	r2, r2, #16
 8002684:	4311      	orrs	r1, r2
 8002686:	4662      	mov	r2, ip
 8002688:	2a38      	cmp	r2, #56	; 0x38
 800268a:	dd00      	ble.n	800268e <__aeabi_dsub+0x182>
 800268c:	e0c1      	b.n	8002812 <__aeabi_dsub+0x306>
 800268e:	2a1f      	cmp	r2, #31
 8002690:	dc00      	bgt.n	8002694 <__aeabi_dsub+0x188>
 8002692:	e1bb      	b.n	8002a0c <__aeabi_dsub+0x500>
 8002694:	000c      	movs	r4, r1
 8002696:	3a20      	subs	r2, #32
 8002698:	40d4      	lsrs	r4, r2
 800269a:	0022      	movs	r2, r4
 800269c:	4664      	mov	r4, ip
 800269e:	2c20      	cmp	r4, #32
 80026a0:	d004      	beq.n	80026ac <__aeabi_dsub+0x1a0>
 80026a2:	2740      	movs	r7, #64	; 0x40
 80026a4:	1b3f      	subs	r7, r7, r4
 80026a6:	40b9      	lsls	r1, r7
 80026a8:	4308      	orrs	r0, r1
 80026aa:	4680      	mov	r8, r0
 80026ac:	4644      	mov	r4, r8
 80026ae:	1e61      	subs	r1, r4, #1
 80026b0:	418c      	sbcs	r4, r1
 80026b2:	4314      	orrs	r4, r2
 80026b4:	e0b1      	b.n	800281a <__aeabi_dsub+0x30e>
 80026b6:	000c      	movs	r4, r1
 80026b8:	4304      	orrs	r4, r0
 80026ba:	d02a      	beq.n	8002712 <__aeabi_dsub+0x206>
 80026bc:	46bb      	mov	fp, r7
 80026be:	42bd      	cmp	r5, r7
 80026c0:	d02d      	beq.n	800271e <__aeabi_dsub+0x212>
 80026c2:	4c61      	ldr	r4, [pc, #388]	; (8002848 <__aeabi_dsub+0x33c>)
 80026c4:	46a4      	mov	ip, r4
 80026c6:	44b4      	add	ip, r6
 80026c8:	4664      	mov	r4, ip
 80026ca:	2c00      	cmp	r4, #0
 80026cc:	d05c      	beq.n	8002788 <__aeabi_dsub+0x27c>
 80026ce:	1b94      	subs	r4, r2, r6
 80026d0:	46a4      	mov	ip, r4
 80026d2:	2e00      	cmp	r6, #0
 80026d4:	d000      	beq.n	80026d8 <__aeabi_dsub+0x1cc>
 80026d6:	e115      	b.n	8002904 <__aeabi_dsub+0x3f8>
 80026d8:	464d      	mov	r5, r9
 80026da:	431d      	orrs	r5, r3
 80026dc:	d100      	bne.n	80026e0 <__aeabi_dsub+0x1d4>
 80026de:	e1c3      	b.n	8002a68 <__aeabi_dsub+0x55c>
 80026e0:	1e65      	subs	r5, r4, #1
 80026e2:	2c01      	cmp	r4, #1
 80026e4:	d100      	bne.n	80026e8 <__aeabi_dsub+0x1dc>
 80026e6:	e20c      	b.n	8002b02 <__aeabi_dsub+0x5f6>
 80026e8:	4e55      	ldr	r6, [pc, #340]	; (8002840 <__aeabi_dsub+0x334>)
 80026ea:	42b4      	cmp	r4, r6
 80026ec:	d100      	bne.n	80026f0 <__aeabi_dsub+0x1e4>
 80026ee:	e1f8      	b.n	8002ae2 <__aeabi_dsub+0x5d6>
 80026f0:	46ac      	mov	ip, r5
 80026f2:	e10e      	b.n	8002912 <__aeabi_dsub+0x406>
 80026f4:	000a      	movs	r2, r1
 80026f6:	4302      	orrs	r2, r0
 80026f8:	d100      	bne.n	80026fc <__aeabi_dsub+0x1f0>
 80026fa:	e136      	b.n	800296a <__aeabi_dsub+0x45e>
 80026fc:	0022      	movs	r2, r4
 80026fe:	3a01      	subs	r2, #1
 8002700:	2c01      	cmp	r4, #1
 8002702:	d100      	bne.n	8002706 <__aeabi_dsub+0x1fa>
 8002704:	e1c6      	b.n	8002a94 <__aeabi_dsub+0x588>
 8002706:	4c4e      	ldr	r4, [pc, #312]	; (8002840 <__aeabi_dsub+0x334>)
 8002708:	45a4      	cmp	ip, r4
 800270a:	d100      	bne.n	800270e <__aeabi_dsub+0x202>
 800270c:	e0f4      	b.n	80028f8 <__aeabi_dsub+0x3ec>
 800270e:	4694      	mov	ip, r2
 8002710:	e731      	b.n	8002576 <__aeabi_dsub+0x6a>
 8002712:	2401      	movs	r4, #1
 8002714:	4067      	eors	r7, r4
 8002716:	46bb      	mov	fp, r7
 8002718:	42bd      	cmp	r5, r7
 800271a:	d000      	beq.n	800271e <__aeabi_dsub+0x212>
 800271c:	e71c      	b.n	8002558 <__aeabi_dsub+0x4c>
 800271e:	4c4a      	ldr	r4, [pc, #296]	; (8002848 <__aeabi_dsub+0x33c>)
 8002720:	46a4      	mov	ip, r4
 8002722:	44b4      	add	ip, r6
 8002724:	4664      	mov	r4, ip
 8002726:	2c00      	cmp	r4, #0
 8002728:	d100      	bne.n	800272c <__aeabi_dsub+0x220>
 800272a:	e0cf      	b.n	80028cc <__aeabi_dsub+0x3c0>
 800272c:	1b94      	subs	r4, r2, r6
 800272e:	46a4      	mov	ip, r4
 8002730:	2e00      	cmp	r6, #0
 8002732:	d100      	bne.n	8002736 <__aeabi_dsub+0x22a>
 8002734:	e15c      	b.n	80029f0 <__aeabi_dsub+0x4e4>
 8002736:	4e42      	ldr	r6, [pc, #264]	; (8002840 <__aeabi_dsub+0x334>)
 8002738:	42b2      	cmp	r2, r6
 800273a:	d100      	bne.n	800273e <__aeabi_dsub+0x232>
 800273c:	e1ec      	b.n	8002b18 <__aeabi_dsub+0x60c>
 800273e:	2680      	movs	r6, #128	; 0x80
 8002740:	0436      	lsls	r6, r6, #16
 8002742:	4333      	orrs	r3, r6
 8002744:	4664      	mov	r4, ip
 8002746:	2c38      	cmp	r4, #56	; 0x38
 8002748:	dd00      	ble.n	800274c <__aeabi_dsub+0x240>
 800274a:	e1b3      	b.n	8002ab4 <__aeabi_dsub+0x5a8>
 800274c:	2c1f      	cmp	r4, #31
 800274e:	dd00      	ble.n	8002752 <__aeabi_dsub+0x246>
 8002750:	e238      	b.n	8002bc4 <__aeabi_dsub+0x6b8>
 8002752:	2620      	movs	r6, #32
 8002754:	1b36      	subs	r6, r6, r4
 8002756:	001c      	movs	r4, r3
 8002758:	40b4      	lsls	r4, r6
 800275a:	464f      	mov	r7, r9
 800275c:	46a0      	mov	r8, r4
 800275e:	4664      	mov	r4, ip
 8002760:	40e7      	lsrs	r7, r4
 8002762:	4644      	mov	r4, r8
 8002764:	433c      	orrs	r4, r7
 8002766:	464f      	mov	r7, r9
 8002768:	40b7      	lsls	r7, r6
 800276a:	003e      	movs	r6, r7
 800276c:	1e77      	subs	r7, r6, #1
 800276e:	41be      	sbcs	r6, r7
 8002770:	4334      	orrs	r4, r6
 8002772:	4666      	mov	r6, ip
 8002774:	40f3      	lsrs	r3, r6
 8002776:	18c9      	adds	r1, r1, r3
 8002778:	1824      	adds	r4, r4, r0
 800277a:	4284      	cmp	r4, r0
 800277c:	419b      	sbcs	r3, r3
 800277e:	425b      	negs	r3, r3
 8002780:	4698      	mov	r8, r3
 8002782:	0016      	movs	r6, r2
 8002784:	4488      	add	r8, r1
 8002786:	e04e      	b.n	8002826 <__aeabi_dsub+0x31a>
 8002788:	4a30      	ldr	r2, [pc, #192]	; (800284c <__aeabi_dsub+0x340>)
 800278a:	1c74      	adds	r4, r6, #1
 800278c:	4214      	tst	r4, r2
 800278e:	d000      	beq.n	8002792 <__aeabi_dsub+0x286>
 8002790:	e0d6      	b.n	8002940 <__aeabi_dsub+0x434>
 8002792:	464a      	mov	r2, r9
 8002794:	431a      	orrs	r2, r3
 8002796:	2e00      	cmp	r6, #0
 8002798:	d000      	beq.n	800279c <__aeabi_dsub+0x290>
 800279a:	e15b      	b.n	8002a54 <__aeabi_dsub+0x548>
 800279c:	2a00      	cmp	r2, #0
 800279e:	d100      	bne.n	80027a2 <__aeabi_dsub+0x296>
 80027a0:	e1a5      	b.n	8002aee <__aeabi_dsub+0x5e2>
 80027a2:	000a      	movs	r2, r1
 80027a4:	4302      	orrs	r2, r0
 80027a6:	d000      	beq.n	80027aa <__aeabi_dsub+0x29e>
 80027a8:	e1bb      	b.n	8002b22 <__aeabi_dsub+0x616>
 80027aa:	464a      	mov	r2, r9
 80027ac:	0759      	lsls	r1, r3, #29
 80027ae:	08d2      	lsrs	r2, r2, #3
 80027b0:	430a      	orrs	r2, r1
 80027b2:	08db      	lsrs	r3, r3, #3
 80027b4:	e027      	b.n	8002806 <__aeabi_dsub+0x2fa>
 80027b6:	000a      	movs	r2, r1
 80027b8:	4302      	orrs	r2, r0
 80027ba:	d100      	bne.n	80027be <__aeabi_dsub+0x2b2>
 80027bc:	e174      	b.n	8002aa8 <__aeabi_dsub+0x59c>
 80027be:	0022      	movs	r2, r4
 80027c0:	3a01      	subs	r2, #1
 80027c2:	2c01      	cmp	r4, #1
 80027c4:	d005      	beq.n	80027d2 <__aeabi_dsub+0x2c6>
 80027c6:	4c1e      	ldr	r4, [pc, #120]	; (8002840 <__aeabi_dsub+0x334>)
 80027c8:	45a4      	cmp	ip, r4
 80027ca:	d100      	bne.n	80027ce <__aeabi_dsub+0x2c2>
 80027cc:	e094      	b.n	80028f8 <__aeabi_dsub+0x3ec>
 80027ce:	4694      	mov	ip, r2
 80027d0:	e759      	b.n	8002686 <__aeabi_dsub+0x17a>
 80027d2:	4448      	add	r0, r9
 80027d4:	4548      	cmp	r0, r9
 80027d6:	4192      	sbcs	r2, r2
 80027d8:	185b      	adds	r3, r3, r1
 80027da:	4698      	mov	r8, r3
 80027dc:	0004      	movs	r4, r0
 80027de:	4252      	negs	r2, r2
 80027e0:	4490      	add	r8, r2
 80027e2:	4643      	mov	r3, r8
 80027e4:	2602      	movs	r6, #2
 80027e6:	021b      	lsls	r3, r3, #8
 80027e8:	d500      	bpl.n	80027ec <__aeabi_dsub+0x2e0>
 80027ea:	e0c4      	b.n	8002976 <__aeabi_dsub+0x46a>
 80027ec:	3e01      	subs	r6, #1
 80027ee:	0763      	lsls	r3, r4, #29
 80027f0:	d000      	beq.n	80027f4 <__aeabi_dsub+0x2e8>
 80027f2:	e711      	b.n	8002618 <__aeabi_dsub+0x10c>
 80027f4:	4643      	mov	r3, r8
 80027f6:	46b4      	mov	ip, r6
 80027f8:	0759      	lsls	r1, r3, #29
 80027fa:	08e2      	lsrs	r2, r4, #3
 80027fc:	430a      	orrs	r2, r1
 80027fe:	08db      	lsrs	r3, r3, #3
 8002800:	490f      	ldr	r1, [pc, #60]	; (8002840 <__aeabi_dsub+0x334>)
 8002802:	458c      	cmp	ip, r1
 8002804:	d040      	beq.n	8002888 <__aeabi_dsub+0x37c>
 8002806:	4661      	mov	r1, ip
 8002808:	031b      	lsls	r3, r3, #12
 800280a:	0549      	lsls	r1, r1, #21
 800280c:	0b1b      	lsrs	r3, r3, #12
 800280e:	0d49      	lsrs	r1, r1, #21
 8002810:	e720      	b.n	8002654 <__aeabi_dsub+0x148>
 8002812:	4301      	orrs	r1, r0
 8002814:	000c      	movs	r4, r1
 8002816:	1e61      	subs	r1, r4, #1
 8002818:	418c      	sbcs	r4, r1
 800281a:	444c      	add	r4, r9
 800281c:	454c      	cmp	r4, r9
 800281e:	4192      	sbcs	r2, r2
 8002820:	4252      	negs	r2, r2
 8002822:	4690      	mov	r8, r2
 8002824:	4498      	add	r8, r3
 8002826:	4643      	mov	r3, r8
 8002828:	021b      	lsls	r3, r3, #8
 800282a:	d5e0      	bpl.n	80027ee <__aeabi_dsub+0x2e2>
 800282c:	4b04      	ldr	r3, [pc, #16]	; (8002840 <__aeabi_dsub+0x334>)
 800282e:	3601      	adds	r6, #1
 8002830:	429e      	cmp	r6, r3
 8002832:	d000      	beq.n	8002836 <__aeabi_dsub+0x32a>
 8002834:	e09f      	b.n	8002976 <__aeabi_dsub+0x46a>
 8002836:	0031      	movs	r1, r6
 8002838:	2300      	movs	r3, #0
 800283a:	2200      	movs	r2, #0
 800283c:	e70a      	b.n	8002654 <__aeabi_dsub+0x148>
 800283e:	46c0      	nop			; (mov r8, r8)
 8002840:	000007ff 	.word	0x000007ff
 8002844:	ff7fffff 	.word	0xff7fffff
 8002848:	fffff801 	.word	0xfffff801
 800284c:	000007fe 	.word	0x000007fe
 8002850:	2a00      	cmp	r2, #0
 8002852:	d100      	bne.n	8002856 <__aeabi_dsub+0x34a>
 8002854:	e160      	b.n	8002b18 <__aeabi_dsub+0x60c>
 8002856:	000a      	movs	r2, r1
 8002858:	4302      	orrs	r2, r0
 800285a:	d04d      	beq.n	80028f8 <__aeabi_dsub+0x3ec>
 800285c:	464a      	mov	r2, r9
 800285e:	075c      	lsls	r4, r3, #29
 8002860:	08d2      	lsrs	r2, r2, #3
 8002862:	4322      	orrs	r2, r4
 8002864:	2480      	movs	r4, #128	; 0x80
 8002866:	08db      	lsrs	r3, r3, #3
 8002868:	0324      	lsls	r4, r4, #12
 800286a:	4223      	tst	r3, r4
 800286c:	d007      	beq.n	800287e <__aeabi_dsub+0x372>
 800286e:	08ce      	lsrs	r6, r1, #3
 8002870:	4226      	tst	r6, r4
 8002872:	d104      	bne.n	800287e <__aeabi_dsub+0x372>
 8002874:	465d      	mov	r5, fp
 8002876:	0033      	movs	r3, r6
 8002878:	08c2      	lsrs	r2, r0, #3
 800287a:	0749      	lsls	r1, r1, #29
 800287c:	430a      	orrs	r2, r1
 800287e:	0f51      	lsrs	r1, r2, #29
 8002880:	00d2      	lsls	r2, r2, #3
 8002882:	08d2      	lsrs	r2, r2, #3
 8002884:	0749      	lsls	r1, r1, #29
 8002886:	430a      	orrs	r2, r1
 8002888:	0011      	movs	r1, r2
 800288a:	4319      	orrs	r1, r3
 800288c:	d100      	bne.n	8002890 <__aeabi_dsub+0x384>
 800288e:	e1c8      	b.n	8002c22 <__aeabi_dsub+0x716>
 8002890:	2180      	movs	r1, #128	; 0x80
 8002892:	0309      	lsls	r1, r1, #12
 8002894:	430b      	orrs	r3, r1
 8002896:	031b      	lsls	r3, r3, #12
 8002898:	49d5      	ldr	r1, [pc, #852]	; (8002bf0 <__aeabi_dsub+0x6e4>)
 800289a:	0b1b      	lsrs	r3, r3, #12
 800289c:	e6da      	b.n	8002654 <__aeabi_dsub+0x148>
 800289e:	49d5      	ldr	r1, [pc, #852]	; (8002bf4 <__aeabi_dsub+0x6e8>)
 80028a0:	1ab6      	subs	r6, r6, r2
 80028a2:	400b      	ands	r3, r1
 80028a4:	4698      	mov	r8, r3
 80028a6:	e6b5      	b.n	8002614 <__aeabi_dsub+0x108>
 80028a8:	0020      	movs	r0, r4
 80028aa:	f000 fac1 	bl	8002e30 <__clzsi2>
 80028ae:	0002      	movs	r2, r0
 80028b0:	3218      	adds	r2, #24
 80028b2:	2a1f      	cmp	r2, #31
 80028b4:	dc00      	bgt.n	80028b8 <__aeabi_dsub+0x3ac>
 80028b6:	e68f      	b.n	80025d8 <__aeabi_dsub+0xcc>
 80028b8:	0023      	movs	r3, r4
 80028ba:	3808      	subs	r0, #8
 80028bc:	4083      	lsls	r3, r0
 80028be:	2400      	movs	r4, #0
 80028c0:	e692      	b.n	80025e8 <__aeabi_dsub+0xdc>
 80028c2:	4308      	orrs	r0, r1
 80028c4:	0002      	movs	r2, r0
 80028c6:	1e50      	subs	r0, r2, #1
 80028c8:	4182      	sbcs	r2, r0
 80028ca:	e66d      	b.n	80025a8 <__aeabi_dsub+0x9c>
 80028cc:	4cca      	ldr	r4, [pc, #808]	; (8002bf8 <__aeabi_dsub+0x6ec>)
 80028ce:	1c72      	adds	r2, r6, #1
 80028d0:	4222      	tst	r2, r4
 80028d2:	d000      	beq.n	80028d6 <__aeabi_dsub+0x3ca>
 80028d4:	e0ad      	b.n	8002a32 <__aeabi_dsub+0x526>
 80028d6:	464a      	mov	r2, r9
 80028d8:	431a      	orrs	r2, r3
 80028da:	2e00      	cmp	r6, #0
 80028dc:	d1b8      	bne.n	8002850 <__aeabi_dsub+0x344>
 80028de:	2a00      	cmp	r2, #0
 80028e0:	d100      	bne.n	80028e4 <__aeabi_dsub+0x3d8>
 80028e2:	e158      	b.n	8002b96 <__aeabi_dsub+0x68a>
 80028e4:	000a      	movs	r2, r1
 80028e6:	4302      	orrs	r2, r0
 80028e8:	d000      	beq.n	80028ec <__aeabi_dsub+0x3e0>
 80028ea:	e159      	b.n	8002ba0 <__aeabi_dsub+0x694>
 80028ec:	464a      	mov	r2, r9
 80028ee:	0759      	lsls	r1, r3, #29
 80028f0:	08d2      	lsrs	r2, r2, #3
 80028f2:	430a      	orrs	r2, r1
 80028f4:	08db      	lsrs	r3, r3, #3
 80028f6:	e786      	b.n	8002806 <__aeabi_dsub+0x2fa>
 80028f8:	464a      	mov	r2, r9
 80028fa:	0759      	lsls	r1, r3, #29
 80028fc:	08d2      	lsrs	r2, r2, #3
 80028fe:	430a      	orrs	r2, r1
 8002900:	08db      	lsrs	r3, r3, #3
 8002902:	e7c1      	b.n	8002888 <__aeabi_dsub+0x37c>
 8002904:	4dba      	ldr	r5, [pc, #744]	; (8002bf0 <__aeabi_dsub+0x6e4>)
 8002906:	42aa      	cmp	r2, r5
 8002908:	d100      	bne.n	800290c <__aeabi_dsub+0x400>
 800290a:	e11e      	b.n	8002b4a <__aeabi_dsub+0x63e>
 800290c:	2580      	movs	r5, #128	; 0x80
 800290e:	042d      	lsls	r5, r5, #16
 8002910:	432b      	orrs	r3, r5
 8002912:	4664      	mov	r4, ip
 8002914:	2c38      	cmp	r4, #56	; 0x38
 8002916:	dc5d      	bgt.n	80029d4 <__aeabi_dsub+0x4c8>
 8002918:	2c1f      	cmp	r4, #31
 800291a:	dd00      	ble.n	800291e <__aeabi_dsub+0x412>
 800291c:	e0d0      	b.n	8002ac0 <__aeabi_dsub+0x5b4>
 800291e:	2520      	movs	r5, #32
 8002920:	4667      	mov	r7, ip
 8002922:	1b2d      	subs	r5, r5, r4
 8002924:	464e      	mov	r6, r9
 8002926:	001c      	movs	r4, r3
 8002928:	40fe      	lsrs	r6, r7
 800292a:	40ac      	lsls	r4, r5
 800292c:	4334      	orrs	r4, r6
 800292e:	464e      	mov	r6, r9
 8002930:	40ae      	lsls	r6, r5
 8002932:	0035      	movs	r5, r6
 8002934:	40fb      	lsrs	r3, r7
 8002936:	1e6e      	subs	r6, r5, #1
 8002938:	41b5      	sbcs	r5, r6
 800293a:	1ac9      	subs	r1, r1, r3
 800293c:	432c      	orrs	r4, r5
 800293e:	e04e      	b.n	80029de <__aeabi_dsub+0x4d2>
 8002940:	464a      	mov	r2, r9
 8002942:	1a14      	subs	r4, r2, r0
 8002944:	45a1      	cmp	r9, r4
 8002946:	4192      	sbcs	r2, r2
 8002948:	4252      	negs	r2, r2
 800294a:	4690      	mov	r8, r2
 800294c:	1a5f      	subs	r7, r3, r1
 800294e:	003a      	movs	r2, r7
 8002950:	4647      	mov	r7, r8
 8002952:	1bd2      	subs	r2, r2, r7
 8002954:	4690      	mov	r8, r2
 8002956:	0212      	lsls	r2, r2, #8
 8002958:	d500      	bpl.n	800295c <__aeabi_dsub+0x450>
 800295a:	e08b      	b.n	8002a74 <__aeabi_dsub+0x568>
 800295c:	4642      	mov	r2, r8
 800295e:	4322      	orrs	r2, r4
 8002960:	d000      	beq.n	8002964 <__aeabi_dsub+0x458>
 8002962:	e630      	b.n	80025c6 <__aeabi_dsub+0xba>
 8002964:	2300      	movs	r3, #0
 8002966:	2500      	movs	r5, #0
 8002968:	e74d      	b.n	8002806 <__aeabi_dsub+0x2fa>
 800296a:	464a      	mov	r2, r9
 800296c:	0759      	lsls	r1, r3, #29
 800296e:	08d2      	lsrs	r2, r2, #3
 8002970:	430a      	orrs	r2, r1
 8002972:	08db      	lsrs	r3, r3, #3
 8002974:	e744      	b.n	8002800 <__aeabi_dsub+0x2f4>
 8002976:	4642      	mov	r2, r8
 8002978:	4b9e      	ldr	r3, [pc, #632]	; (8002bf4 <__aeabi_dsub+0x6e8>)
 800297a:	0861      	lsrs	r1, r4, #1
 800297c:	401a      	ands	r2, r3
 800297e:	0013      	movs	r3, r2
 8002980:	2201      	movs	r2, #1
 8002982:	4014      	ands	r4, r2
 8002984:	430c      	orrs	r4, r1
 8002986:	07da      	lsls	r2, r3, #31
 8002988:	085b      	lsrs	r3, r3, #1
 800298a:	4698      	mov	r8, r3
 800298c:	4314      	orrs	r4, r2
 800298e:	e641      	b.n	8002614 <__aeabi_dsub+0x108>
 8002990:	001a      	movs	r2, r3
 8002992:	3e1f      	subs	r6, #31
 8002994:	40f2      	lsrs	r2, r6
 8002996:	0016      	movs	r6, r2
 8002998:	2920      	cmp	r1, #32
 800299a:	d003      	beq.n	80029a4 <__aeabi_dsub+0x498>
 800299c:	2240      	movs	r2, #64	; 0x40
 800299e:	1a51      	subs	r1, r2, r1
 80029a0:	408b      	lsls	r3, r1
 80029a2:	431c      	orrs	r4, r3
 80029a4:	1e62      	subs	r2, r4, #1
 80029a6:	4194      	sbcs	r4, r2
 80029a8:	2300      	movs	r3, #0
 80029aa:	4334      	orrs	r4, r6
 80029ac:	4698      	mov	r8, r3
 80029ae:	2600      	movs	r6, #0
 80029b0:	e71d      	b.n	80027ee <__aeabi_dsub+0x2e2>
 80029b2:	000c      	movs	r4, r1
 80029b4:	3a20      	subs	r2, #32
 80029b6:	40d4      	lsrs	r4, r2
 80029b8:	0022      	movs	r2, r4
 80029ba:	4664      	mov	r4, ip
 80029bc:	2c20      	cmp	r4, #32
 80029be:	d004      	beq.n	80029ca <__aeabi_dsub+0x4be>
 80029c0:	2740      	movs	r7, #64	; 0x40
 80029c2:	1b3f      	subs	r7, r7, r4
 80029c4:	40b9      	lsls	r1, r7
 80029c6:	4308      	orrs	r0, r1
 80029c8:	4680      	mov	r8, r0
 80029ca:	4644      	mov	r4, r8
 80029cc:	1e61      	subs	r1, r4, #1
 80029ce:	418c      	sbcs	r4, r1
 80029d0:	4322      	orrs	r2, r4
 80029d2:	e5e9      	b.n	80025a8 <__aeabi_dsub+0x9c>
 80029d4:	464c      	mov	r4, r9
 80029d6:	4323      	orrs	r3, r4
 80029d8:	001c      	movs	r4, r3
 80029da:	1e63      	subs	r3, r4, #1
 80029dc:	419c      	sbcs	r4, r3
 80029de:	1b04      	subs	r4, r0, r4
 80029e0:	42a0      	cmp	r0, r4
 80029e2:	419b      	sbcs	r3, r3
 80029e4:	425b      	negs	r3, r3
 80029e6:	1acb      	subs	r3, r1, r3
 80029e8:	4698      	mov	r8, r3
 80029ea:	465d      	mov	r5, fp
 80029ec:	0016      	movs	r6, r2
 80029ee:	e5e2      	b.n	80025b6 <__aeabi_dsub+0xaa>
 80029f0:	464e      	mov	r6, r9
 80029f2:	431e      	orrs	r6, r3
 80029f4:	d100      	bne.n	80029f8 <__aeabi_dsub+0x4ec>
 80029f6:	e0ae      	b.n	8002b56 <__aeabi_dsub+0x64a>
 80029f8:	1e66      	subs	r6, r4, #1
 80029fa:	2c01      	cmp	r4, #1
 80029fc:	d100      	bne.n	8002a00 <__aeabi_dsub+0x4f4>
 80029fe:	e0fd      	b.n	8002bfc <__aeabi_dsub+0x6f0>
 8002a00:	4f7b      	ldr	r7, [pc, #492]	; (8002bf0 <__aeabi_dsub+0x6e4>)
 8002a02:	42bc      	cmp	r4, r7
 8002a04:	d100      	bne.n	8002a08 <__aeabi_dsub+0x4fc>
 8002a06:	e107      	b.n	8002c18 <__aeabi_dsub+0x70c>
 8002a08:	46b4      	mov	ip, r6
 8002a0a:	e69b      	b.n	8002744 <__aeabi_dsub+0x238>
 8002a0c:	4664      	mov	r4, ip
 8002a0e:	2220      	movs	r2, #32
 8002a10:	1b12      	subs	r2, r2, r4
 8002a12:	000c      	movs	r4, r1
 8002a14:	4094      	lsls	r4, r2
 8002a16:	0007      	movs	r7, r0
 8002a18:	4090      	lsls	r0, r2
 8002a1a:	46a0      	mov	r8, r4
 8002a1c:	4664      	mov	r4, ip
 8002a1e:	1e42      	subs	r2, r0, #1
 8002a20:	4190      	sbcs	r0, r2
 8002a22:	4662      	mov	r2, ip
 8002a24:	40e7      	lsrs	r7, r4
 8002a26:	4644      	mov	r4, r8
 8002a28:	40d1      	lsrs	r1, r2
 8002a2a:	433c      	orrs	r4, r7
 8002a2c:	4304      	orrs	r4, r0
 8002a2e:	185b      	adds	r3, r3, r1
 8002a30:	e6f3      	b.n	800281a <__aeabi_dsub+0x30e>
 8002a32:	4c6f      	ldr	r4, [pc, #444]	; (8002bf0 <__aeabi_dsub+0x6e4>)
 8002a34:	42a2      	cmp	r2, r4
 8002a36:	d100      	bne.n	8002a3a <__aeabi_dsub+0x52e>
 8002a38:	e0d5      	b.n	8002be6 <__aeabi_dsub+0x6da>
 8002a3a:	4448      	add	r0, r9
 8002a3c:	185b      	adds	r3, r3, r1
 8002a3e:	4548      	cmp	r0, r9
 8002a40:	4189      	sbcs	r1, r1
 8002a42:	4249      	negs	r1, r1
 8002a44:	185b      	adds	r3, r3, r1
 8002a46:	07dc      	lsls	r4, r3, #31
 8002a48:	0840      	lsrs	r0, r0, #1
 8002a4a:	085b      	lsrs	r3, r3, #1
 8002a4c:	4698      	mov	r8, r3
 8002a4e:	0016      	movs	r6, r2
 8002a50:	4304      	orrs	r4, r0
 8002a52:	e6cc      	b.n	80027ee <__aeabi_dsub+0x2e2>
 8002a54:	2a00      	cmp	r2, #0
 8002a56:	d000      	beq.n	8002a5a <__aeabi_dsub+0x54e>
 8002a58:	e082      	b.n	8002b60 <__aeabi_dsub+0x654>
 8002a5a:	000a      	movs	r2, r1
 8002a5c:	4302      	orrs	r2, r0
 8002a5e:	d140      	bne.n	8002ae2 <__aeabi_dsub+0x5d6>
 8002a60:	2380      	movs	r3, #128	; 0x80
 8002a62:	2500      	movs	r5, #0
 8002a64:	031b      	lsls	r3, r3, #12
 8002a66:	e713      	b.n	8002890 <__aeabi_dsub+0x384>
 8002a68:	074b      	lsls	r3, r1, #29
 8002a6a:	08c2      	lsrs	r2, r0, #3
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	465d      	mov	r5, fp
 8002a70:	08cb      	lsrs	r3, r1, #3
 8002a72:	e6c5      	b.n	8002800 <__aeabi_dsub+0x2f4>
 8002a74:	464a      	mov	r2, r9
 8002a76:	1a84      	subs	r4, r0, r2
 8002a78:	42a0      	cmp	r0, r4
 8002a7a:	4192      	sbcs	r2, r2
 8002a7c:	1acb      	subs	r3, r1, r3
 8002a7e:	4252      	negs	r2, r2
 8002a80:	1a9b      	subs	r3, r3, r2
 8002a82:	4698      	mov	r8, r3
 8002a84:	465d      	mov	r5, fp
 8002a86:	e59e      	b.n	80025c6 <__aeabi_dsub+0xba>
 8002a88:	464a      	mov	r2, r9
 8002a8a:	0759      	lsls	r1, r3, #29
 8002a8c:	08d2      	lsrs	r2, r2, #3
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	08db      	lsrs	r3, r3, #3
 8002a92:	e6f9      	b.n	8002888 <__aeabi_dsub+0x37c>
 8002a94:	464a      	mov	r2, r9
 8002a96:	1a14      	subs	r4, r2, r0
 8002a98:	45a1      	cmp	r9, r4
 8002a9a:	4192      	sbcs	r2, r2
 8002a9c:	1a5b      	subs	r3, r3, r1
 8002a9e:	4252      	negs	r2, r2
 8002aa0:	1a9b      	subs	r3, r3, r2
 8002aa2:	4698      	mov	r8, r3
 8002aa4:	2601      	movs	r6, #1
 8002aa6:	e586      	b.n	80025b6 <__aeabi_dsub+0xaa>
 8002aa8:	464a      	mov	r2, r9
 8002aaa:	0759      	lsls	r1, r3, #29
 8002aac:	08d2      	lsrs	r2, r2, #3
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	08db      	lsrs	r3, r3, #3
 8002ab2:	e6a5      	b.n	8002800 <__aeabi_dsub+0x2f4>
 8002ab4:	464c      	mov	r4, r9
 8002ab6:	4323      	orrs	r3, r4
 8002ab8:	001c      	movs	r4, r3
 8002aba:	1e63      	subs	r3, r4, #1
 8002abc:	419c      	sbcs	r4, r3
 8002abe:	e65b      	b.n	8002778 <__aeabi_dsub+0x26c>
 8002ac0:	4665      	mov	r5, ip
 8002ac2:	001e      	movs	r6, r3
 8002ac4:	3d20      	subs	r5, #32
 8002ac6:	40ee      	lsrs	r6, r5
 8002ac8:	2c20      	cmp	r4, #32
 8002aca:	d005      	beq.n	8002ad8 <__aeabi_dsub+0x5cc>
 8002acc:	2540      	movs	r5, #64	; 0x40
 8002ace:	1b2d      	subs	r5, r5, r4
 8002ad0:	40ab      	lsls	r3, r5
 8002ad2:	464c      	mov	r4, r9
 8002ad4:	431c      	orrs	r4, r3
 8002ad6:	46a2      	mov	sl, r4
 8002ad8:	4654      	mov	r4, sl
 8002ada:	1e63      	subs	r3, r4, #1
 8002adc:	419c      	sbcs	r4, r3
 8002ade:	4334      	orrs	r4, r6
 8002ae0:	e77d      	b.n	80029de <__aeabi_dsub+0x4d2>
 8002ae2:	074b      	lsls	r3, r1, #29
 8002ae4:	08c2      	lsrs	r2, r0, #3
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	465d      	mov	r5, fp
 8002aea:	08cb      	lsrs	r3, r1, #3
 8002aec:	e6cc      	b.n	8002888 <__aeabi_dsub+0x37c>
 8002aee:	000a      	movs	r2, r1
 8002af0:	4302      	orrs	r2, r0
 8002af2:	d100      	bne.n	8002af6 <__aeabi_dsub+0x5ea>
 8002af4:	e736      	b.n	8002964 <__aeabi_dsub+0x458>
 8002af6:	074b      	lsls	r3, r1, #29
 8002af8:	08c2      	lsrs	r2, r0, #3
 8002afa:	431a      	orrs	r2, r3
 8002afc:	465d      	mov	r5, fp
 8002afe:	08cb      	lsrs	r3, r1, #3
 8002b00:	e681      	b.n	8002806 <__aeabi_dsub+0x2fa>
 8002b02:	464a      	mov	r2, r9
 8002b04:	1a84      	subs	r4, r0, r2
 8002b06:	42a0      	cmp	r0, r4
 8002b08:	4192      	sbcs	r2, r2
 8002b0a:	1acb      	subs	r3, r1, r3
 8002b0c:	4252      	negs	r2, r2
 8002b0e:	1a9b      	subs	r3, r3, r2
 8002b10:	4698      	mov	r8, r3
 8002b12:	465d      	mov	r5, fp
 8002b14:	2601      	movs	r6, #1
 8002b16:	e54e      	b.n	80025b6 <__aeabi_dsub+0xaa>
 8002b18:	074b      	lsls	r3, r1, #29
 8002b1a:	08c2      	lsrs	r2, r0, #3
 8002b1c:	431a      	orrs	r2, r3
 8002b1e:	08cb      	lsrs	r3, r1, #3
 8002b20:	e6b2      	b.n	8002888 <__aeabi_dsub+0x37c>
 8002b22:	464a      	mov	r2, r9
 8002b24:	1a14      	subs	r4, r2, r0
 8002b26:	45a1      	cmp	r9, r4
 8002b28:	4192      	sbcs	r2, r2
 8002b2a:	1a5f      	subs	r7, r3, r1
 8002b2c:	4252      	negs	r2, r2
 8002b2e:	1aba      	subs	r2, r7, r2
 8002b30:	4690      	mov	r8, r2
 8002b32:	0212      	lsls	r2, r2, #8
 8002b34:	d56b      	bpl.n	8002c0e <__aeabi_dsub+0x702>
 8002b36:	464a      	mov	r2, r9
 8002b38:	1a84      	subs	r4, r0, r2
 8002b3a:	42a0      	cmp	r0, r4
 8002b3c:	4192      	sbcs	r2, r2
 8002b3e:	1acb      	subs	r3, r1, r3
 8002b40:	4252      	negs	r2, r2
 8002b42:	1a9b      	subs	r3, r3, r2
 8002b44:	4698      	mov	r8, r3
 8002b46:	465d      	mov	r5, fp
 8002b48:	e564      	b.n	8002614 <__aeabi_dsub+0x108>
 8002b4a:	074b      	lsls	r3, r1, #29
 8002b4c:	08c2      	lsrs	r2, r0, #3
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	465d      	mov	r5, fp
 8002b52:	08cb      	lsrs	r3, r1, #3
 8002b54:	e698      	b.n	8002888 <__aeabi_dsub+0x37c>
 8002b56:	074b      	lsls	r3, r1, #29
 8002b58:	08c2      	lsrs	r2, r0, #3
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	08cb      	lsrs	r3, r1, #3
 8002b5e:	e64f      	b.n	8002800 <__aeabi_dsub+0x2f4>
 8002b60:	000a      	movs	r2, r1
 8002b62:	4302      	orrs	r2, r0
 8002b64:	d090      	beq.n	8002a88 <__aeabi_dsub+0x57c>
 8002b66:	464a      	mov	r2, r9
 8002b68:	075c      	lsls	r4, r3, #29
 8002b6a:	08d2      	lsrs	r2, r2, #3
 8002b6c:	4314      	orrs	r4, r2
 8002b6e:	2280      	movs	r2, #128	; 0x80
 8002b70:	08db      	lsrs	r3, r3, #3
 8002b72:	0312      	lsls	r2, r2, #12
 8002b74:	4213      	tst	r3, r2
 8002b76:	d008      	beq.n	8002b8a <__aeabi_dsub+0x67e>
 8002b78:	08ce      	lsrs	r6, r1, #3
 8002b7a:	4216      	tst	r6, r2
 8002b7c:	d105      	bne.n	8002b8a <__aeabi_dsub+0x67e>
 8002b7e:	08c0      	lsrs	r0, r0, #3
 8002b80:	0749      	lsls	r1, r1, #29
 8002b82:	4308      	orrs	r0, r1
 8002b84:	0004      	movs	r4, r0
 8002b86:	465d      	mov	r5, fp
 8002b88:	0033      	movs	r3, r6
 8002b8a:	0f61      	lsrs	r1, r4, #29
 8002b8c:	00e2      	lsls	r2, r4, #3
 8002b8e:	0749      	lsls	r1, r1, #29
 8002b90:	08d2      	lsrs	r2, r2, #3
 8002b92:	430a      	orrs	r2, r1
 8002b94:	e678      	b.n	8002888 <__aeabi_dsub+0x37c>
 8002b96:	074b      	lsls	r3, r1, #29
 8002b98:	08c2      	lsrs	r2, r0, #3
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	08cb      	lsrs	r3, r1, #3
 8002b9e:	e632      	b.n	8002806 <__aeabi_dsub+0x2fa>
 8002ba0:	4448      	add	r0, r9
 8002ba2:	185b      	adds	r3, r3, r1
 8002ba4:	4548      	cmp	r0, r9
 8002ba6:	4192      	sbcs	r2, r2
 8002ba8:	4698      	mov	r8, r3
 8002baa:	4252      	negs	r2, r2
 8002bac:	4490      	add	r8, r2
 8002bae:	4643      	mov	r3, r8
 8002bb0:	0004      	movs	r4, r0
 8002bb2:	021b      	lsls	r3, r3, #8
 8002bb4:	d400      	bmi.n	8002bb8 <__aeabi_dsub+0x6ac>
 8002bb6:	e61a      	b.n	80027ee <__aeabi_dsub+0x2e2>
 8002bb8:	4642      	mov	r2, r8
 8002bba:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <__aeabi_dsub+0x6e8>)
 8002bbc:	2601      	movs	r6, #1
 8002bbe:	401a      	ands	r2, r3
 8002bc0:	4690      	mov	r8, r2
 8002bc2:	e614      	b.n	80027ee <__aeabi_dsub+0x2e2>
 8002bc4:	4666      	mov	r6, ip
 8002bc6:	001f      	movs	r7, r3
 8002bc8:	3e20      	subs	r6, #32
 8002bca:	40f7      	lsrs	r7, r6
 8002bcc:	2c20      	cmp	r4, #32
 8002bce:	d005      	beq.n	8002bdc <__aeabi_dsub+0x6d0>
 8002bd0:	2640      	movs	r6, #64	; 0x40
 8002bd2:	1b36      	subs	r6, r6, r4
 8002bd4:	40b3      	lsls	r3, r6
 8002bd6:	464c      	mov	r4, r9
 8002bd8:	431c      	orrs	r4, r3
 8002bda:	46a2      	mov	sl, r4
 8002bdc:	4654      	mov	r4, sl
 8002bde:	1e63      	subs	r3, r4, #1
 8002be0:	419c      	sbcs	r4, r3
 8002be2:	433c      	orrs	r4, r7
 8002be4:	e5c8      	b.n	8002778 <__aeabi_dsub+0x26c>
 8002be6:	0011      	movs	r1, r2
 8002be8:	2300      	movs	r3, #0
 8002bea:	2200      	movs	r2, #0
 8002bec:	e532      	b.n	8002654 <__aeabi_dsub+0x148>
 8002bee:	46c0      	nop			; (mov r8, r8)
 8002bf0:	000007ff 	.word	0x000007ff
 8002bf4:	ff7fffff 	.word	0xff7fffff
 8002bf8:	000007fe 	.word	0x000007fe
 8002bfc:	464a      	mov	r2, r9
 8002bfe:	1814      	adds	r4, r2, r0
 8002c00:	4284      	cmp	r4, r0
 8002c02:	4192      	sbcs	r2, r2
 8002c04:	185b      	adds	r3, r3, r1
 8002c06:	4698      	mov	r8, r3
 8002c08:	4252      	negs	r2, r2
 8002c0a:	4490      	add	r8, r2
 8002c0c:	e5e9      	b.n	80027e2 <__aeabi_dsub+0x2d6>
 8002c0e:	4642      	mov	r2, r8
 8002c10:	4322      	orrs	r2, r4
 8002c12:	d100      	bne.n	8002c16 <__aeabi_dsub+0x70a>
 8002c14:	e6a6      	b.n	8002964 <__aeabi_dsub+0x458>
 8002c16:	e5ea      	b.n	80027ee <__aeabi_dsub+0x2e2>
 8002c18:	074b      	lsls	r3, r1, #29
 8002c1a:	08c2      	lsrs	r2, r0, #3
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	08cb      	lsrs	r3, r1, #3
 8002c20:	e632      	b.n	8002888 <__aeabi_dsub+0x37c>
 8002c22:	2200      	movs	r2, #0
 8002c24:	4901      	ldr	r1, [pc, #4]	; (8002c2c <__aeabi_dsub+0x720>)
 8002c26:	0013      	movs	r3, r2
 8002c28:	e514      	b.n	8002654 <__aeabi_dsub+0x148>
 8002c2a:	46c0      	nop			; (mov r8, r8)
 8002c2c:	000007ff 	.word	0x000007ff

08002c30 <__aeabi_i2d>:
 8002c30:	b570      	push	{r4, r5, r6, lr}
 8002c32:	2800      	cmp	r0, #0
 8002c34:	d016      	beq.n	8002c64 <__aeabi_i2d+0x34>
 8002c36:	17c3      	asrs	r3, r0, #31
 8002c38:	18c5      	adds	r5, r0, r3
 8002c3a:	405d      	eors	r5, r3
 8002c3c:	0fc4      	lsrs	r4, r0, #31
 8002c3e:	0028      	movs	r0, r5
 8002c40:	f000 f8f6 	bl	8002e30 <__clzsi2>
 8002c44:	4a11      	ldr	r2, [pc, #68]	; (8002c8c <__aeabi_i2d+0x5c>)
 8002c46:	1a12      	subs	r2, r2, r0
 8002c48:	280a      	cmp	r0, #10
 8002c4a:	dc16      	bgt.n	8002c7a <__aeabi_i2d+0x4a>
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	002e      	movs	r6, r5
 8002c50:	3315      	adds	r3, #21
 8002c52:	409e      	lsls	r6, r3
 8002c54:	230b      	movs	r3, #11
 8002c56:	1a18      	subs	r0, r3, r0
 8002c58:	40c5      	lsrs	r5, r0
 8002c5a:	0553      	lsls	r3, r2, #21
 8002c5c:	032d      	lsls	r5, r5, #12
 8002c5e:	0b2d      	lsrs	r5, r5, #12
 8002c60:	0d5b      	lsrs	r3, r3, #21
 8002c62:	e003      	b.n	8002c6c <__aeabi_i2d+0x3c>
 8002c64:	2400      	movs	r4, #0
 8002c66:	2300      	movs	r3, #0
 8002c68:	2500      	movs	r5, #0
 8002c6a:	2600      	movs	r6, #0
 8002c6c:	051b      	lsls	r3, r3, #20
 8002c6e:	432b      	orrs	r3, r5
 8002c70:	07e4      	lsls	r4, r4, #31
 8002c72:	4323      	orrs	r3, r4
 8002c74:	0030      	movs	r0, r6
 8002c76:	0019      	movs	r1, r3
 8002c78:	bd70      	pop	{r4, r5, r6, pc}
 8002c7a:	380b      	subs	r0, #11
 8002c7c:	4085      	lsls	r5, r0
 8002c7e:	0553      	lsls	r3, r2, #21
 8002c80:	032d      	lsls	r5, r5, #12
 8002c82:	2600      	movs	r6, #0
 8002c84:	0b2d      	lsrs	r5, r5, #12
 8002c86:	0d5b      	lsrs	r3, r3, #21
 8002c88:	e7f0      	b.n	8002c6c <__aeabi_i2d+0x3c>
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	0000041e 	.word	0x0000041e

08002c90 <__aeabi_f2d>:
 8002c90:	b570      	push	{r4, r5, r6, lr}
 8002c92:	0043      	lsls	r3, r0, #1
 8002c94:	0246      	lsls	r6, r0, #9
 8002c96:	0fc4      	lsrs	r4, r0, #31
 8002c98:	20fe      	movs	r0, #254	; 0xfe
 8002c9a:	0e1b      	lsrs	r3, r3, #24
 8002c9c:	1c59      	adds	r1, r3, #1
 8002c9e:	0a75      	lsrs	r5, r6, #9
 8002ca0:	4208      	tst	r0, r1
 8002ca2:	d00c      	beq.n	8002cbe <__aeabi_f2d+0x2e>
 8002ca4:	22e0      	movs	r2, #224	; 0xe0
 8002ca6:	0092      	lsls	r2, r2, #2
 8002ca8:	4694      	mov	ip, r2
 8002caa:	076d      	lsls	r5, r5, #29
 8002cac:	0b36      	lsrs	r6, r6, #12
 8002cae:	4463      	add	r3, ip
 8002cb0:	051b      	lsls	r3, r3, #20
 8002cb2:	4333      	orrs	r3, r6
 8002cb4:	07e4      	lsls	r4, r4, #31
 8002cb6:	4323      	orrs	r3, r4
 8002cb8:	0028      	movs	r0, r5
 8002cba:	0019      	movs	r1, r3
 8002cbc:	bd70      	pop	{r4, r5, r6, pc}
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d114      	bne.n	8002cec <__aeabi_f2d+0x5c>
 8002cc2:	2d00      	cmp	r5, #0
 8002cc4:	d01b      	beq.n	8002cfe <__aeabi_f2d+0x6e>
 8002cc6:	0028      	movs	r0, r5
 8002cc8:	f000 f8b2 	bl	8002e30 <__clzsi2>
 8002ccc:	280a      	cmp	r0, #10
 8002cce:	dc1c      	bgt.n	8002d0a <__aeabi_f2d+0x7a>
 8002cd0:	230b      	movs	r3, #11
 8002cd2:	002a      	movs	r2, r5
 8002cd4:	1a1b      	subs	r3, r3, r0
 8002cd6:	40da      	lsrs	r2, r3
 8002cd8:	0003      	movs	r3, r0
 8002cda:	3315      	adds	r3, #21
 8002cdc:	409d      	lsls	r5, r3
 8002cde:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <__aeabi_f2d+0x88>)
 8002ce0:	0312      	lsls	r2, r2, #12
 8002ce2:	1a1b      	subs	r3, r3, r0
 8002ce4:	055b      	lsls	r3, r3, #21
 8002ce6:	0b16      	lsrs	r6, r2, #12
 8002ce8:	0d5b      	lsrs	r3, r3, #21
 8002cea:	e7e1      	b.n	8002cb0 <__aeabi_f2d+0x20>
 8002cec:	2d00      	cmp	r5, #0
 8002cee:	d009      	beq.n	8002d04 <__aeabi_f2d+0x74>
 8002cf0:	0b32      	lsrs	r2, r6, #12
 8002cf2:	2680      	movs	r6, #128	; 0x80
 8002cf4:	0336      	lsls	r6, r6, #12
 8002cf6:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <__aeabi_f2d+0x8c>)
 8002cf8:	076d      	lsls	r5, r5, #29
 8002cfa:	4316      	orrs	r6, r2
 8002cfc:	e7d8      	b.n	8002cb0 <__aeabi_f2d+0x20>
 8002cfe:	2300      	movs	r3, #0
 8002d00:	2600      	movs	r6, #0
 8002d02:	e7d5      	b.n	8002cb0 <__aeabi_f2d+0x20>
 8002d04:	2600      	movs	r6, #0
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <__aeabi_f2d+0x8c>)
 8002d08:	e7d2      	b.n	8002cb0 <__aeabi_f2d+0x20>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	002a      	movs	r2, r5
 8002d0e:	3b0b      	subs	r3, #11
 8002d10:	409a      	lsls	r2, r3
 8002d12:	2500      	movs	r5, #0
 8002d14:	e7e3      	b.n	8002cde <__aeabi_f2d+0x4e>
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	00000389 	.word	0x00000389
 8002d1c:	000007ff 	.word	0x000007ff

08002d20 <__aeabi_d2f>:
 8002d20:	0002      	movs	r2, r0
 8002d22:	004b      	lsls	r3, r1, #1
 8002d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d26:	0308      	lsls	r0, r1, #12
 8002d28:	0d5b      	lsrs	r3, r3, #21
 8002d2a:	4e3d      	ldr	r6, [pc, #244]	; (8002e20 <__aeabi_d2f+0x100>)
 8002d2c:	0fcc      	lsrs	r4, r1, #31
 8002d2e:	0a40      	lsrs	r0, r0, #9
 8002d30:	0f51      	lsrs	r1, r2, #29
 8002d32:	1c5f      	adds	r7, r3, #1
 8002d34:	4308      	orrs	r0, r1
 8002d36:	00d5      	lsls	r5, r2, #3
 8002d38:	4237      	tst	r7, r6
 8002d3a:	d00a      	beq.n	8002d52 <__aeabi_d2f+0x32>
 8002d3c:	4939      	ldr	r1, [pc, #228]	; (8002e24 <__aeabi_d2f+0x104>)
 8002d3e:	185e      	adds	r6, r3, r1
 8002d40:	2efe      	cmp	r6, #254	; 0xfe
 8002d42:	dd16      	ble.n	8002d72 <__aeabi_d2f+0x52>
 8002d44:	23ff      	movs	r3, #255	; 0xff
 8002d46:	2100      	movs	r1, #0
 8002d48:	05db      	lsls	r3, r3, #23
 8002d4a:	430b      	orrs	r3, r1
 8002d4c:	07e0      	lsls	r0, r4, #31
 8002d4e:	4318      	orrs	r0, r3
 8002d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d106      	bne.n	8002d64 <__aeabi_d2f+0x44>
 8002d56:	4328      	orrs	r0, r5
 8002d58:	d027      	beq.n	8002daa <__aeabi_d2f+0x8a>
 8002d5a:	2105      	movs	r1, #5
 8002d5c:	0189      	lsls	r1, r1, #6
 8002d5e:	0a49      	lsrs	r1, r1, #9
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	e7f1      	b.n	8002d48 <__aeabi_d2f+0x28>
 8002d64:	4305      	orrs	r5, r0
 8002d66:	d0ed      	beq.n	8002d44 <__aeabi_d2f+0x24>
 8002d68:	2180      	movs	r1, #128	; 0x80
 8002d6a:	03c9      	lsls	r1, r1, #15
 8002d6c:	23ff      	movs	r3, #255	; 0xff
 8002d6e:	4301      	orrs	r1, r0
 8002d70:	e7ea      	b.n	8002d48 <__aeabi_d2f+0x28>
 8002d72:	2e00      	cmp	r6, #0
 8002d74:	dd1c      	ble.n	8002db0 <__aeabi_d2f+0x90>
 8002d76:	0192      	lsls	r2, r2, #6
 8002d78:	0011      	movs	r1, r2
 8002d7a:	1e4a      	subs	r2, r1, #1
 8002d7c:	4191      	sbcs	r1, r2
 8002d7e:	00c0      	lsls	r0, r0, #3
 8002d80:	0f6d      	lsrs	r5, r5, #29
 8002d82:	4301      	orrs	r1, r0
 8002d84:	4329      	orrs	r1, r5
 8002d86:	074b      	lsls	r3, r1, #29
 8002d88:	d048      	beq.n	8002e1c <__aeabi_d2f+0xfc>
 8002d8a:	230f      	movs	r3, #15
 8002d8c:	400b      	ands	r3, r1
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d000      	beq.n	8002d94 <__aeabi_d2f+0x74>
 8002d92:	3104      	adds	r1, #4
 8002d94:	2380      	movs	r3, #128	; 0x80
 8002d96:	04db      	lsls	r3, r3, #19
 8002d98:	400b      	ands	r3, r1
 8002d9a:	d03f      	beq.n	8002e1c <__aeabi_d2f+0xfc>
 8002d9c:	1c72      	adds	r2, r6, #1
 8002d9e:	2efe      	cmp	r6, #254	; 0xfe
 8002da0:	d0d0      	beq.n	8002d44 <__aeabi_d2f+0x24>
 8002da2:	0189      	lsls	r1, r1, #6
 8002da4:	0a49      	lsrs	r1, r1, #9
 8002da6:	b2d3      	uxtb	r3, r2
 8002da8:	e7ce      	b.n	8002d48 <__aeabi_d2f+0x28>
 8002daa:	2300      	movs	r3, #0
 8002dac:	2100      	movs	r1, #0
 8002dae:	e7cb      	b.n	8002d48 <__aeabi_d2f+0x28>
 8002db0:	0032      	movs	r2, r6
 8002db2:	3217      	adds	r2, #23
 8002db4:	db22      	blt.n	8002dfc <__aeabi_d2f+0xdc>
 8002db6:	2180      	movs	r1, #128	; 0x80
 8002db8:	221e      	movs	r2, #30
 8002dba:	0409      	lsls	r1, r1, #16
 8002dbc:	4308      	orrs	r0, r1
 8002dbe:	1b92      	subs	r2, r2, r6
 8002dc0:	2a1f      	cmp	r2, #31
 8002dc2:	dd1d      	ble.n	8002e00 <__aeabi_d2f+0xe0>
 8002dc4:	2102      	movs	r1, #2
 8002dc6:	4249      	negs	r1, r1
 8002dc8:	1b8e      	subs	r6, r1, r6
 8002dca:	0001      	movs	r1, r0
 8002dcc:	40f1      	lsrs	r1, r6
 8002dce:	000e      	movs	r6, r1
 8002dd0:	2a20      	cmp	r2, #32
 8002dd2:	d004      	beq.n	8002dde <__aeabi_d2f+0xbe>
 8002dd4:	4a14      	ldr	r2, [pc, #80]	; (8002e28 <__aeabi_d2f+0x108>)
 8002dd6:	4694      	mov	ip, r2
 8002dd8:	4463      	add	r3, ip
 8002dda:	4098      	lsls	r0, r3
 8002ddc:	4305      	orrs	r5, r0
 8002dde:	0029      	movs	r1, r5
 8002de0:	1e4d      	subs	r5, r1, #1
 8002de2:	41a9      	sbcs	r1, r5
 8002de4:	4331      	orrs	r1, r6
 8002de6:	2600      	movs	r6, #0
 8002de8:	074b      	lsls	r3, r1, #29
 8002dea:	d1ce      	bne.n	8002d8a <__aeabi_d2f+0x6a>
 8002dec:	2080      	movs	r0, #128	; 0x80
 8002dee:	000b      	movs	r3, r1
 8002df0:	04c0      	lsls	r0, r0, #19
 8002df2:	2201      	movs	r2, #1
 8002df4:	4003      	ands	r3, r0
 8002df6:	4201      	tst	r1, r0
 8002df8:	d1d3      	bne.n	8002da2 <__aeabi_d2f+0x82>
 8002dfa:	e7af      	b.n	8002d5c <__aeabi_d2f+0x3c>
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	e7ac      	b.n	8002d5a <__aeabi_d2f+0x3a>
 8002e00:	490a      	ldr	r1, [pc, #40]	; (8002e2c <__aeabi_d2f+0x10c>)
 8002e02:	468c      	mov	ip, r1
 8002e04:	0029      	movs	r1, r5
 8002e06:	4463      	add	r3, ip
 8002e08:	40d1      	lsrs	r1, r2
 8002e0a:	409d      	lsls	r5, r3
 8002e0c:	000a      	movs	r2, r1
 8002e0e:	0029      	movs	r1, r5
 8002e10:	4098      	lsls	r0, r3
 8002e12:	1e4d      	subs	r5, r1, #1
 8002e14:	41a9      	sbcs	r1, r5
 8002e16:	4301      	orrs	r1, r0
 8002e18:	4311      	orrs	r1, r2
 8002e1a:	e7e4      	b.n	8002de6 <__aeabi_d2f+0xc6>
 8002e1c:	0033      	movs	r3, r6
 8002e1e:	e79d      	b.n	8002d5c <__aeabi_d2f+0x3c>
 8002e20:	000007fe 	.word	0x000007fe
 8002e24:	fffffc80 	.word	0xfffffc80
 8002e28:	fffffca2 	.word	0xfffffca2
 8002e2c:	fffffc82 	.word	0xfffffc82

08002e30 <__clzsi2>:
 8002e30:	211c      	movs	r1, #28
 8002e32:	2301      	movs	r3, #1
 8002e34:	041b      	lsls	r3, r3, #16
 8002e36:	4298      	cmp	r0, r3
 8002e38:	d301      	bcc.n	8002e3e <__clzsi2+0xe>
 8002e3a:	0c00      	lsrs	r0, r0, #16
 8002e3c:	3910      	subs	r1, #16
 8002e3e:	0a1b      	lsrs	r3, r3, #8
 8002e40:	4298      	cmp	r0, r3
 8002e42:	d301      	bcc.n	8002e48 <__clzsi2+0x18>
 8002e44:	0a00      	lsrs	r0, r0, #8
 8002e46:	3908      	subs	r1, #8
 8002e48:	091b      	lsrs	r3, r3, #4
 8002e4a:	4298      	cmp	r0, r3
 8002e4c:	d301      	bcc.n	8002e52 <__clzsi2+0x22>
 8002e4e:	0900      	lsrs	r0, r0, #4
 8002e50:	3904      	subs	r1, #4
 8002e52:	a202      	add	r2, pc, #8	; (adr r2, 8002e5c <__clzsi2+0x2c>)
 8002e54:	5c10      	ldrb	r0, [r2, r0]
 8002e56:	1840      	adds	r0, r0, r1
 8002e58:	4770      	bx	lr
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	02020304 	.word	0x02020304
 8002e60:	01010101 	.word	0x01010101
	...

08002e6c <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002e6c:	4770      	bx	lr
	...

08002e70 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e70:	b510      	push	{r4, lr}
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e72:	4a06      	ldr	r2, [pc, #24]	; (8002e8c <HAL_Init+0x1c>)
 8002e74:	6813      	ldr	r3, [r2, #0]
 8002e76:	2110      	movs	r1, #16
 8002e78:	430b      	orrs	r3, r1
 8002e7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002e7c:	2000      	movs	r0, #0
 8002e7e:	f003 f933 	bl	80060e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e82:	f003 f891 	bl	8005fa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002e86:	2000      	movs	r0, #0
 8002e88:	bd10      	pop	{r4, pc}
 8002e8a:	46c0      	nop			; (mov r8, r8)
 8002e8c:	40022000 	.word	0x40022000

08002e90 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002e90:	4a03      	ldr	r2, [pc, #12]	; (8002ea0 <HAL_IncTick+0x10>)
 8002e92:	6811      	ldr	r1, [r2, #0]
 8002e94:	4b03      	ldr	r3, [pc, #12]	; (8002ea4 <HAL_IncTick+0x14>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	185b      	adds	r3, r3, r1
 8002e9a:	6013      	str	r3, [r2, #0]
}
 8002e9c:	4770      	bx	lr
 8002e9e:	46c0      	nop			; (mov r8, r8)
 8002ea0:	20000214 	.word	0x20000214
 8002ea4:	20000004 	.word	0x20000004

08002ea8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002ea8:	4b01      	ldr	r3, [pc, #4]	; (8002eb0 <HAL_GetTick+0x8>)
 8002eaa:	6818      	ldr	r0, [r3, #0]
}
 8002eac:	4770      	bx	lr
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	20000214 	.word	0x20000214

08002eb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eb4:	b570      	push	{r4, r5, r6, lr}
 8002eb6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002eb8:	f7ff fff6 	bl	8002ea8 <HAL_GetTick>
 8002ebc:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ebe:	1c63      	adds	r3, r4, #1
 8002ec0:	d002      	beq.n	8002ec8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ec2:	4b04      	ldr	r3, [pc, #16]	; (8002ed4 <HAL_Delay+0x20>)
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002ec8:	f7ff ffee 	bl	8002ea8 <HAL_GetTick>
 8002ecc:	1b40      	subs	r0, r0, r5
 8002ece:	42a0      	cmp	r0, r4
 8002ed0:	d3fa      	bcc.n	8002ec8 <HAL_Delay+0x14>
  {
  }
}
 8002ed2:	bd70      	pop	{r4, r5, r6, pc}
 8002ed4:	20000004 	.word	0x20000004

08002ed8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ed8:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8002eda:	2800      	cmp	r0, #0
 8002edc:	db11      	blt.n	8002f02 <HAL_NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ede:	0883      	lsrs	r3, r0, #2
 8002ee0:	4e13      	ldr	r6, [pc, #76]	; (8002f30 <HAL_NVIC_SetPriority+0x58>)
 8002ee2:	33c0      	adds	r3, #192	; 0xc0
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	599d      	ldr	r5, [r3, r6]
 8002ee8:	2403      	movs	r4, #3
 8002eea:	4020      	ands	r0, r4
 8002eec:	00c0      	lsls	r0, r0, #3
 8002eee:	22ff      	movs	r2, #255	; 0xff
 8002ef0:	0014      	movs	r4, r2
 8002ef2:	4084      	lsls	r4, r0
 8002ef4:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ef6:	0189      	lsls	r1, r1, #6
 8002ef8:	400a      	ands	r2, r1
 8002efa:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002efc:	432a      	orrs	r2, r5
 8002efe:	519a      	str	r2, [r3, r6]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8002f00:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f02:	230f      	movs	r3, #15
 8002f04:	4003      	ands	r3, r0
 8002f06:	3b08      	subs	r3, #8
 8002f08:	089b      	lsrs	r3, r3, #2
 8002f0a:	3306      	adds	r3, #6
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4a09      	ldr	r2, [pc, #36]	; (8002f34 <HAL_NVIC_SetPriority+0x5c>)
 8002f10:	4694      	mov	ip, r2
 8002f12:	4463      	add	r3, ip
 8002f14:	685c      	ldr	r4, [r3, #4]
 8002f16:	2203      	movs	r2, #3
 8002f18:	4010      	ands	r0, r2
 8002f1a:	00c0      	lsls	r0, r0, #3
 8002f1c:	32fc      	adds	r2, #252	; 0xfc
 8002f1e:	0015      	movs	r5, r2
 8002f20:	4085      	lsls	r5, r0
 8002f22:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f24:	0189      	lsls	r1, r1, #6
 8002f26:	400a      	ands	r2, r1
 8002f28:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f2a:	4322      	orrs	r2, r4
 8002f2c:	605a      	str	r2, [r3, #4]
 8002f2e:	e7e7      	b.n	8002f00 <HAL_NVIC_SetPriority+0x28>
 8002f30:	e000e100 	.word	0xe000e100
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002f38:	2800      	cmp	r0, #0
 8002f3a:	db05      	blt.n	8002f48 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f3c:	231f      	movs	r3, #31
 8002f3e:	4018      	ands	r0, r3
 8002f40:	3b1e      	subs	r3, #30
 8002f42:	4083      	lsls	r3, r0
 8002f44:	4a01      	ldr	r2, [pc, #4]	; (8002f4c <HAL_NVIC_EnableIRQ+0x14>)
 8002f46:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002f48:	4770      	bx	lr
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	e000e100 	.word	0xe000e100

08002f50 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f50:	3801      	subs	r0, #1
 8002f52:	2380      	movs	r3, #128	; 0x80
 8002f54:	045b      	lsls	r3, r3, #17
 8002f56:	4298      	cmp	r0, r3
 8002f58:	d20f      	bcs.n	8002f7a <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f5a:	4a09      	ldr	r2, [pc, #36]	; (8002f80 <HAL_SYSTICK_Config+0x30>)
 8002f5c:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f5e:	4809      	ldr	r0, [pc, #36]	; (8002f84 <HAL_SYSTICK_Config+0x34>)
 8002f60:	6a03      	ldr	r3, [r0, #32]
 8002f62:	021b      	lsls	r3, r3, #8
 8002f64:	0a1b      	lsrs	r3, r3, #8
 8002f66:	21c0      	movs	r1, #192	; 0xc0
 8002f68:	0609      	lsls	r1, r1, #24
 8002f6a:	430b      	orrs	r3, r1
 8002f6c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f6e:	2300      	movs	r3, #0
 8002f70:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f72:	3307      	adds	r3, #7
 8002f74:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f76:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002f78:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002f7a:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8002f7c:	e7fc      	b.n	8002f78 <HAL_SYSTICK_Config+0x28>
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	e000e010 	.word	0xe000e010
 8002f84:	e000ed00 	.word	0xe000ed00

08002f88 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002f88:	2804      	cmp	r0, #4
 8002f8a:	d005      	beq.n	8002f98 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002f8c:	4a05      	ldr	r2, [pc, #20]	; (8002fa4 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8002f8e:	6813      	ldr	r3, [r2, #0]
 8002f90:	2104      	movs	r1, #4
 8002f92:	438b      	bics	r3, r1
 8002f94:	6013      	str	r3, [r2, #0]
  }
}
 8002f96:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002f98:	4a02      	ldr	r2, [pc, #8]	; (8002fa4 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8002f9a:	6813      	ldr	r3, [r2, #0]
 8002f9c:	2104      	movs	r1, #4
 8002f9e:	430b      	orrs	r3, r1
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e7f8      	b.n	8002f96 <HAL_SYSTICK_CLKSourceConfig+0xe>
 8002fa4:	e000e010 	.word	0xe000e010

08002fa8 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002fa8:	4770      	bx	lr

08002faa <HAL_SYSTICK_IRQHandler>:
{
 8002faa:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8002fac:	f7ff fffc 	bl	8002fa8 <HAL_SYSTICK_Callback>
}
 8002fb0:	bd10      	pop	{r4, pc}

08002fb2 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002fb2:	b510      	push	{r4, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002fb4:	2321      	movs	r3, #33	; 0x21
 8002fb6:	5cc3      	ldrb	r3, [r0, r3]
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d006      	beq.n	8002fca <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fbc:	2304      	movs	r3, #4
 8002fbe:	6383      	str	r3, [r0, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fc0:	331c      	adds	r3, #28
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	54c2      	strb	r2, [r0, r3]

    return HAL_ERROR;
 8002fc6:	2001      	movs	r0, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);

  return HAL_OK;
}
 8002fc8:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fca:	6802      	ldr	r2, [r0, #0]
 8002fcc:	6813      	ldr	r3, [r2, #0]
 8002fce:	210e      	movs	r1, #14
 8002fd0:	438b      	bics	r3, r1
 8002fd2:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002fd4:	6801      	ldr	r1, [r0, #0]
 8002fd6:	680a      	ldr	r2, [r1, #0]
 8002fd8:	2301      	movs	r3, #1
 8002fda:	439a      	bics	r2, r3
 8002fdc:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002fde:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002fe0:	0019      	movs	r1, r3
 8002fe2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002fe4:	40a1      	lsls	r1, r4
 8002fe6:	6051      	str	r1, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8002fe8:	2221      	movs	r2, #33	; 0x21
 8002fea:	5483      	strb	r3, [r0, r2]
  __HAL_UNLOCK(hdma);
 8002fec:	331f      	adds	r3, #31
 8002fee:	2200      	movs	r2, #0
 8002ff0:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8002ff2:	2000      	movs	r0, #0
 8002ff4:	e7e8      	b.n	8002fc8 <HAL_DMA_Abort+0x16>

08002ff6 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ff6:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002ff8:	2321      	movs	r3, #33	; 0x21
 8002ffa:	5cc3      	ldrb	r3, [r0, r3]
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d003      	beq.n	8003008 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003000:	2304      	movs	r3, #4
 8003002:	6383      	str	r3, [r0, #56]	; 0x38

    status = HAL_ERROR;
 8003004:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8003006:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003008:	6802      	ldr	r2, [r0, #0]
 800300a:	6813      	ldr	r3, [r2, #0]
 800300c:	210e      	movs	r1, #14
 800300e:	438b      	bics	r3, r1
 8003010:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003012:	6801      	ldr	r1, [r0, #0]
 8003014:	680a      	ldr	r2, [r1, #0]
 8003016:	2301      	movs	r3, #1
 8003018:	439a      	bics	r2, r3
 800301a:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800301c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800301e:	0019      	movs	r1, r3
 8003020:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003022:	40a1      	lsls	r1, r4
 8003024:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003026:	2221      	movs	r2, #33	; 0x21
 8003028:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 800302a:	331f      	adds	r3, #31
 800302c:	2200      	movs	r2, #0
 800302e:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 8003030:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003032:	2b00      	cmp	r3, #0
 8003034:	d002      	beq.n	800303c <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 8003036:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003038:	2000      	movs	r0, #0
 800303a:	e7e4      	b.n	8003006 <HAL_DMA_Abort_IT+0x10>
 800303c:	2000      	movs	r0, #0
 800303e:	e7e2      	b.n	8003006 <HAL_DMA_Abort_IT+0x10>

08003040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003042:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8003044:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003046:	e057      	b.n	80030f8 <HAL_GPIO_Init+0xb8>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003048:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800304a:	005f      	lsls	r7, r3, #1
 800304c:	2603      	movs	r6, #3
 800304e:	40be      	lsls	r6, r7
 8003050:	43b4      	bics	r4, r6
 8003052:	0026      	movs	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003054:	68cc      	ldr	r4, [r1, #12]
 8003056:	40bc      	lsls	r4, r7
 8003058:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 800305a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800305c:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800305e:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003060:	684a      	ldr	r2, [r1, #4]
 8003062:	0916      	lsrs	r6, r2, #4
 8003064:	2201      	movs	r2, #1
 8003066:	4032      	ands	r2, r6
 8003068:	409a      	lsls	r2, r3
 800306a:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 800306c:	6042      	str	r2, [r0, #4]
 800306e:	e053      	b.n	8003118 <HAL_GPIO_Init+0xd8>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003070:	08dc      	lsrs	r4, r3, #3
 8003072:	3408      	adds	r4, #8
 8003074:	00a4      	lsls	r4, r4, #2
 8003076:	5826      	ldr	r6, [r4, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003078:	3205      	adds	r2, #5
 800307a:	401a      	ands	r2, r3
 800307c:	0092      	lsls	r2, r2, #2
 800307e:	270f      	movs	r7, #15
 8003080:	4097      	lsls	r7, r2
 8003082:	43be      	bics	r6, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003084:	690f      	ldr	r7, [r1, #16]
 8003086:	4097      	lsls	r7, r2
 8003088:	003a      	movs	r2, r7
 800308a:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3u] = temp;
 800308c:	5022      	str	r2, [r4, r0]
 800308e:	e057      	b.n	8003140 <HAL_GPIO_Init+0x100>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003090:	2603      	movs	r6, #3
 8003092:	e000      	b.n	8003096 <HAL_GPIO_Init+0x56>
 8003094:	2600      	movs	r6, #0
 8003096:	40a6      	lsls	r6, r4
 8003098:	0034      	movs	r4, r6
 800309a:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 800309c:	3202      	adds	r2, #2
 800309e:	0092      	lsls	r2, r2, #2
 80030a0:	4e44      	ldr	r6, [pc, #272]	; (80031b4 <HAL_GPIO_Init+0x174>)
 80030a2:	5194      	str	r4, [r2, r6]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030a4:	4a44      	ldr	r2, [pc, #272]	; (80031b8 <HAL_GPIO_Init+0x178>)
 80030a6:	6894      	ldr	r4, [r2, #8]
        temp &= ~(iocurrent);
 80030a8:	43ea      	mvns	r2, r5
 80030aa:	0026      	movs	r6, r4
 80030ac:	43ae      	bics	r6, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030ae:	684f      	ldr	r7, [r1, #4]
 80030b0:	02ff      	lsls	r7, r7, #11
 80030b2:	d501      	bpl.n	80030b8 <HAL_GPIO_Init+0x78>
        {
          temp |= iocurrent;
 80030b4:	432c      	orrs	r4, r5
 80030b6:	0026      	movs	r6, r4
        }
        EXTI->RTSR = temp;
 80030b8:	4c3f      	ldr	r4, [pc, #252]	; (80031b8 <HAL_GPIO_Init+0x178>)
 80030ba:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 80030bc:	68e4      	ldr	r4, [r4, #12]
        temp &= ~(iocurrent);
 80030be:	0026      	movs	r6, r4
 80030c0:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030c2:	684f      	ldr	r7, [r1, #4]
 80030c4:	02bf      	lsls	r7, r7, #10
 80030c6:	d501      	bpl.n	80030cc <HAL_GPIO_Init+0x8c>
        {
          temp |= iocurrent;
 80030c8:	432c      	orrs	r4, r5
 80030ca:	0026      	movs	r6, r4
        }
        EXTI->FTSR = temp;
 80030cc:	4c3a      	ldr	r4, [pc, #232]	; (80031b8 <HAL_GPIO_Init+0x178>)
 80030ce:	60e6      	str	r6, [r4, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80030d0:	6864      	ldr	r4, [r4, #4]
        temp &= ~(iocurrent);
 80030d2:	0026      	movs	r6, r4
 80030d4:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80030d6:	684f      	ldr	r7, [r1, #4]
 80030d8:	03bf      	lsls	r7, r7, #14
 80030da:	d501      	bpl.n	80030e0 <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 80030dc:	432c      	orrs	r4, r5
 80030de:	0026      	movs	r6, r4
        }
        EXTI->EMR = temp;
 80030e0:	4c35      	ldr	r4, [pc, #212]	; (80031b8 <HAL_GPIO_Init+0x178>)
 80030e2:	6066      	str	r6, [r4, #4]

        temp = EXTI->IMR;
 80030e4:	6824      	ldr	r4, [r4, #0]
        temp &= ~(iocurrent);
 80030e6:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030e8:	684e      	ldr	r6, [r1, #4]
 80030ea:	03f6      	lsls	r6, r6, #15
 80030ec:	d501      	bpl.n	80030f2 <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 80030ee:	002a      	movs	r2, r5
 80030f0:	4322      	orrs	r2, r4
        }
        EXTI->IMR = temp;
 80030f2:	4c31      	ldr	r4, [pc, #196]	; (80031b8 <HAL_GPIO_Init+0x178>)
 80030f4:	6022      	str	r2, [r4, #0]
      }
    }

    position++;
 80030f6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030f8:	680c      	ldr	r4, [r1, #0]
 80030fa:	0022      	movs	r2, r4
 80030fc:	40da      	lsrs	r2, r3
 80030fe:	d057      	beq.n	80031b0 <HAL_GPIO_Init+0x170>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003100:	2201      	movs	r2, #1
 8003102:	409a      	lsls	r2, r3
 8003104:	0025      	movs	r5, r4
 8003106:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 8003108:	4214      	tst	r4, r2
 800310a:	d0f4      	beq.n	80030f6 <HAL_GPIO_Init+0xb6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800310c:	2403      	movs	r4, #3
 800310e:	684e      	ldr	r6, [r1, #4]
 8003110:	4034      	ands	r4, r6
 8003112:	3c01      	subs	r4, #1
 8003114:	2c01      	cmp	r4, #1
 8003116:	d997      	bls.n	8003048 <HAL_GPIO_Init+0x8>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003118:	2203      	movs	r2, #3
 800311a:	684c      	ldr	r4, [r1, #4]
 800311c:	4022      	ands	r2, r4
 800311e:	2a03      	cmp	r2, #3
 8003120:	d009      	beq.n	8003136 <HAL_GPIO_Init+0xf6>
        temp = GPIOx->PUPDR;
 8003122:	68c2      	ldr	r2, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003124:	005e      	lsls	r6, r3, #1
 8003126:	2403      	movs	r4, #3
 8003128:	40b4      	lsls	r4, r6
 800312a:	43a2      	bics	r2, r4
 800312c:	0014      	movs	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800312e:	688a      	ldr	r2, [r1, #8]
 8003130:	40b2      	lsls	r2, r6
 8003132:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8003134:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003136:	2203      	movs	r2, #3
 8003138:	684c      	ldr	r4, [r1, #4]
 800313a:	4022      	ands	r2, r4
 800313c:	2a02      	cmp	r2, #2
 800313e:	d097      	beq.n	8003070 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8003140:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003142:	005e      	lsls	r6, r3, #1
 8003144:	2203      	movs	r2, #3
 8003146:	0017      	movs	r7, r2
 8003148:	40b7      	lsls	r7, r6
 800314a:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800314c:	684f      	ldr	r7, [r1, #4]
 800314e:	403a      	ands	r2, r7
 8003150:	40b2      	lsls	r2, r6
 8003152:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8003154:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003156:	22c0      	movs	r2, #192	; 0xc0
 8003158:	0292      	lsls	r2, r2, #10
 800315a:	684c      	ldr	r4, [r1, #4]
 800315c:	4214      	tst	r4, r2
 800315e:	d0ca      	beq.n	80030f6 <HAL_GPIO_Init+0xb6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003160:	4c16      	ldr	r4, [pc, #88]	; (80031bc <HAL_GPIO_Init+0x17c>)
 8003162:	69a6      	ldr	r6, [r4, #24]
 8003164:	2201      	movs	r2, #1
 8003166:	4316      	orrs	r6, r2
 8003168:	61a6      	str	r6, [r4, #24]
 800316a:	69a4      	ldr	r4, [r4, #24]
 800316c:	4022      	ands	r2, r4
 800316e:	9201      	str	r2, [sp, #4]
 8003170:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003172:	089a      	lsrs	r2, r3, #2
 8003174:	1c94      	adds	r4, r2, #2
 8003176:	00a4      	lsls	r4, r4, #2
 8003178:	4e0e      	ldr	r6, [pc, #56]	; (80031b4 <HAL_GPIO_Init+0x174>)
 800317a:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800317c:	2403      	movs	r4, #3
 800317e:	401c      	ands	r4, r3
 8003180:	00a4      	lsls	r4, r4, #2
 8003182:	260f      	movs	r6, #15
 8003184:	40a6      	lsls	r6, r4
 8003186:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003188:	2690      	movs	r6, #144	; 0x90
 800318a:	05f6      	lsls	r6, r6, #23
 800318c:	42b0      	cmp	r0, r6
 800318e:	d081      	beq.n	8003094 <HAL_GPIO_Init+0x54>
 8003190:	4e0b      	ldr	r6, [pc, #44]	; (80031c0 <HAL_GPIO_Init+0x180>)
 8003192:	42b0      	cmp	r0, r6
 8003194:	d008      	beq.n	80031a8 <HAL_GPIO_Init+0x168>
 8003196:	4e0b      	ldr	r6, [pc, #44]	; (80031c4 <HAL_GPIO_Init+0x184>)
 8003198:	42b0      	cmp	r0, r6
 800319a:	d007      	beq.n	80031ac <HAL_GPIO_Init+0x16c>
 800319c:	4e0a      	ldr	r6, [pc, #40]	; (80031c8 <HAL_GPIO_Init+0x188>)
 800319e:	42b0      	cmp	r0, r6
 80031a0:	d100      	bne.n	80031a4 <HAL_GPIO_Init+0x164>
 80031a2:	e775      	b.n	8003090 <HAL_GPIO_Init+0x50>
 80031a4:	2605      	movs	r6, #5
 80031a6:	e776      	b.n	8003096 <HAL_GPIO_Init+0x56>
 80031a8:	2601      	movs	r6, #1
 80031aa:	e774      	b.n	8003096 <HAL_GPIO_Init+0x56>
 80031ac:	2602      	movs	r6, #2
 80031ae:	e772      	b.n	8003096 <HAL_GPIO_Init+0x56>
  } 
}
 80031b0:	b003      	add	sp, #12
 80031b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031b4:	40010000 	.word	0x40010000
 80031b8:	40010400 	.word	0x40010400
 80031bc:	40021000 	.word	0x40021000
 80031c0:	48000400 	.word	0x48000400
 80031c4:	48000800 	.word	0x48000800
 80031c8:	48000c00 	.word	0x48000c00

080031cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031cc:	b570      	push	{r4, r5, r6, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031d2:	d100      	bne.n	80031d6 <HAL_RCC_OscConfig+0xa>
 80031d4:	e22e      	b.n	8003634 <HAL_RCC_OscConfig+0x468>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031d6:	6803      	ldr	r3, [r0, #0]
 80031d8:	07db      	lsls	r3, r3, #31
 80031da:	d526      	bpl.n	800322a <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80031dc:	4bae      	ldr	r3, [pc, #696]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	230c      	movs	r3, #12
 80031e2:	4013      	ands	r3, r2
 80031e4:	2b04      	cmp	r3, #4
 80031e6:	d018      	beq.n	800321a <HAL_RCC_OscConfig+0x4e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031e8:	4bab      	ldr	r3, [pc, #684]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	230c      	movs	r3, #12
 80031ee:	4013      	ands	r3, r2
 80031f0:	2b08      	cmp	r3, #8
 80031f2:	d00e      	beq.n	8003212 <HAL_RCC_OscConfig+0x46>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f4:	6863      	ldr	r3, [r4, #4]
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d03c      	beq.n	8003274 <HAL_RCC_OscConfig+0xa8>
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d151      	bne.n	80032a2 <HAL_RCC_OscConfig+0xd6>
 80031fe:	4ba6      	ldr	r3, [pc, #664]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	49a6      	ldr	r1, [pc, #664]	; (800349c <HAL_RCC_OscConfig+0x2d0>)
 8003204:	400a      	ands	r2, r1
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	49a5      	ldr	r1, [pc, #660]	; (80034a0 <HAL_RCC_OscConfig+0x2d4>)
 800320c:	400a      	ands	r2, r1
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	e036      	b.n	8003280 <HAL_RCC_OscConfig+0xb4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003212:	4ba1      	ldr	r3, [pc, #644]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	03db      	lsls	r3, r3, #15
 8003218:	d5ec      	bpl.n	80031f4 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800321a:	4b9f      	ldr	r3, [pc, #636]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	039b      	lsls	r3, r3, #14
 8003220:	d503      	bpl.n	800322a <HAL_RCC_OscConfig+0x5e>
 8003222:	6863      	ldr	r3, [r4, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d100      	bne.n	800322a <HAL_RCC_OscConfig+0x5e>
 8003228:	e207      	b.n	800363a <HAL_RCC_OscConfig+0x46e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800322a:	6823      	ldr	r3, [r4, #0]
 800322c:	079b      	lsls	r3, r3, #30
 800322e:	d572      	bpl.n	8003316 <HAL_RCC_OscConfig+0x14a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003230:	4b99      	ldr	r3, [pc, #612]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	220c      	movs	r2, #12
 8003236:	421a      	tst	r2, r3
 8003238:	d05d      	beq.n	80032f6 <HAL_RCC_OscConfig+0x12a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800323a:	4b97      	ldr	r3, [pc, #604]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	230c      	movs	r3, #12
 8003240:	4013      	ands	r3, r2
 8003242:	2b08      	cmp	r3, #8
 8003244:	d053      	beq.n	80032ee <HAL_RCC_OscConfig+0x122>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003246:	68e3      	ldr	r3, [r4, #12]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d100      	bne.n	800324e <HAL_RCC_OscConfig+0x82>
 800324c:	e085      	b.n	800335a <HAL_RCC_OscConfig+0x18e>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800324e:	4a92      	ldr	r2, [pc, #584]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003250:	6813      	ldr	r3, [r2, #0]
 8003252:	2101      	movs	r1, #1
 8003254:	430b      	orrs	r3, r1
 8003256:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003258:	f7ff fe26 	bl	8002ea8 <HAL_GetTick>
 800325c:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325e:	4b8e      	ldr	r3, [pc, #568]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	079b      	lsls	r3, r3, #30
 8003264:	d470      	bmi.n	8003348 <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003266:	f7ff fe1f 	bl	8002ea8 <HAL_GetTick>
 800326a:	1b40      	subs	r0, r0, r5
 800326c:	2802      	cmp	r0, #2
 800326e:	d9f6      	bls.n	800325e <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8003270:	2003      	movs	r0, #3
 8003272:	e1e0      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003274:	4a88      	ldr	r2, [pc, #544]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003276:	6811      	ldr	r1, [r2, #0]
 8003278:	2380      	movs	r3, #128	; 0x80
 800327a:	025b      	lsls	r3, r3, #9
 800327c:	430b      	orrs	r3, r1
 800327e:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003280:	6863      	ldr	r3, [r4, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d025      	beq.n	80032d2 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8003286:	f7ff fe0f 	bl	8002ea8 <HAL_GetTick>
 800328a:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328c:	4b82      	ldr	r3, [pc, #520]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	039b      	lsls	r3, r3, #14
 8003292:	d4ca      	bmi.n	800322a <HAL_RCC_OscConfig+0x5e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003294:	f7ff fe08 	bl	8002ea8 <HAL_GetTick>
 8003298:	1b40      	subs	r0, r0, r5
 800329a:	2864      	cmp	r0, #100	; 0x64
 800329c:	d9f6      	bls.n	800328c <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 800329e:	2003      	movs	r0, #3
 80032a0:	e1c9      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032a2:	2b05      	cmp	r3, #5
 80032a4:	d009      	beq.n	80032ba <HAL_RCC_OscConfig+0xee>
 80032a6:	4b7c      	ldr	r3, [pc, #496]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	497c      	ldr	r1, [pc, #496]	; (800349c <HAL_RCC_OscConfig+0x2d0>)
 80032ac:	400a      	ands	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	497b      	ldr	r1, [pc, #492]	; (80034a0 <HAL_RCC_OscConfig+0x2d4>)
 80032b4:	400a      	ands	r2, r1
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	e7e2      	b.n	8003280 <HAL_RCC_OscConfig+0xb4>
 80032ba:	4b77      	ldr	r3, [pc, #476]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80032bc:	6819      	ldr	r1, [r3, #0]
 80032be:	2280      	movs	r2, #128	; 0x80
 80032c0:	02d2      	lsls	r2, r2, #11
 80032c2:	430a      	orrs	r2, r1
 80032c4:	601a      	str	r2, [r3, #0]
 80032c6:	6819      	ldr	r1, [r3, #0]
 80032c8:	2280      	movs	r2, #128	; 0x80
 80032ca:	0252      	lsls	r2, r2, #9
 80032cc:	430a      	orrs	r2, r1
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	e7d6      	b.n	8003280 <HAL_RCC_OscConfig+0xb4>
        tickstart = HAL_GetTick();
 80032d2:	f7ff fde9 	bl	8002ea8 <HAL_GetTick>
 80032d6:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032d8:	4b6f      	ldr	r3, [pc, #444]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	039b      	lsls	r3, r3, #14
 80032de:	d5a4      	bpl.n	800322a <HAL_RCC_OscConfig+0x5e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032e0:	f7ff fde2 	bl	8002ea8 <HAL_GetTick>
 80032e4:	1b40      	subs	r0, r0, r5
 80032e6:	2864      	cmp	r0, #100	; 0x64
 80032e8:	d9f6      	bls.n	80032d8 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 80032ea:	2003      	movs	r0, #3
 80032ec:	e1a3      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80032ee:	4b6a      	ldr	r3, [pc, #424]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	03db      	lsls	r3, r3, #15
 80032f4:	d4a7      	bmi.n	8003246 <HAL_RCC_OscConfig+0x7a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032f6:	4b68      	ldr	r3, [pc, #416]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	079b      	lsls	r3, r3, #30
 80032fc:	d503      	bpl.n	8003306 <HAL_RCC_OscConfig+0x13a>
 80032fe:	68e3      	ldr	r3, [r4, #12]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d000      	beq.n	8003306 <HAL_RCC_OscConfig+0x13a>
 8003304:	e19b      	b.n	800363e <HAL_RCC_OscConfig+0x472>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003306:	4964      	ldr	r1, [pc, #400]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003308:	680b      	ldr	r3, [r1, #0]
 800330a:	22f8      	movs	r2, #248	; 0xf8
 800330c:	4393      	bics	r3, r2
 800330e:	6922      	ldr	r2, [r4, #16]
 8003310:	00d2      	lsls	r2, r2, #3
 8003312:	4313      	orrs	r3, r2
 8003314:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003316:	6823      	ldr	r3, [r4, #0]
 8003318:	071b      	lsls	r3, r3, #28
 800331a:	d544      	bpl.n	80033a6 <HAL_RCC_OscConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800331c:	69e3      	ldr	r3, [r4, #28]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d02e      	beq.n	8003380 <HAL_RCC_OscConfig+0x1b4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003322:	4a5d      	ldr	r2, [pc, #372]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003324:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003326:	2101      	movs	r1, #1
 8003328:	430b      	orrs	r3, r1
 800332a:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800332c:	f7ff fdbc 	bl	8002ea8 <HAL_GetTick>
 8003330:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003332:	4b59      	ldr	r3, [pc, #356]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003336:	079b      	lsls	r3, r3, #30
 8003338:	d435      	bmi.n	80033a6 <HAL_RCC_OscConfig+0x1da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800333a:	f7ff fdb5 	bl	8002ea8 <HAL_GetTick>
 800333e:	1b40      	subs	r0, r0, r5
 8003340:	2802      	cmp	r0, #2
 8003342:	d9f6      	bls.n	8003332 <HAL_RCC_OscConfig+0x166>
        {
          return HAL_TIMEOUT;
 8003344:	2003      	movs	r0, #3
 8003346:	e176      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003348:	4953      	ldr	r1, [pc, #332]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 800334a:	680b      	ldr	r3, [r1, #0]
 800334c:	22f8      	movs	r2, #248	; 0xf8
 800334e:	4393      	bics	r3, r2
 8003350:	6922      	ldr	r2, [r4, #16]
 8003352:	00d2      	lsls	r2, r2, #3
 8003354:	4313      	orrs	r3, r2
 8003356:	600b      	str	r3, [r1, #0]
 8003358:	e7dd      	b.n	8003316 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_HSI_DISABLE();
 800335a:	4a4f      	ldr	r2, [pc, #316]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 800335c:	6813      	ldr	r3, [r2, #0]
 800335e:	2101      	movs	r1, #1
 8003360:	438b      	bics	r3, r1
 8003362:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003364:	f7ff fda0 	bl	8002ea8 <HAL_GetTick>
 8003368:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800336a:	4b4b      	ldr	r3, [pc, #300]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	079b      	lsls	r3, r3, #30
 8003370:	d5d1      	bpl.n	8003316 <HAL_RCC_OscConfig+0x14a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003372:	f7ff fd99 	bl	8002ea8 <HAL_GetTick>
 8003376:	1b40      	subs	r0, r0, r5
 8003378:	2802      	cmp	r0, #2
 800337a:	d9f6      	bls.n	800336a <HAL_RCC_OscConfig+0x19e>
            return HAL_TIMEOUT;
 800337c:	2003      	movs	r0, #3
 800337e:	e15a      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003380:	4a45      	ldr	r2, [pc, #276]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003382:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003384:	2101      	movs	r1, #1
 8003386:	438b      	bics	r3, r1
 8003388:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800338a:	f7ff fd8d 	bl	8002ea8 <HAL_GetTick>
 800338e:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003390:	4b41      	ldr	r3, [pc, #260]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	079b      	lsls	r3, r3, #30
 8003396:	d506      	bpl.n	80033a6 <HAL_RCC_OscConfig+0x1da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003398:	f7ff fd86 	bl	8002ea8 <HAL_GetTick>
 800339c:	1b40      	subs	r0, r0, r5
 800339e:	2802      	cmp	r0, #2
 80033a0:	d9f6      	bls.n	8003390 <HAL_RCC_OscConfig+0x1c4>
        {
          return HAL_TIMEOUT;
 80033a2:	2003      	movs	r0, #3
 80033a4:	e147      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a6:	6823      	ldr	r3, [r4, #0]
 80033a8:	075b      	lsls	r3, r3, #29
 80033aa:	d400      	bmi.n	80033ae <HAL_RCC_OscConfig+0x1e2>
 80033ac:	e080      	b.n	80034b0 <HAL_RCC_OscConfig+0x2e4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ae:	4b3a      	ldr	r3, [pc, #232]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	d40b      	bmi.n	80033ce <HAL_RCC_OscConfig+0x202>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033b6:	4a38      	ldr	r2, [pc, #224]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80033b8:	69d1      	ldr	r1, [r2, #28]
 80033ba:	2080      	movs	r0, #128	; 0x80
 80033bc:	0540      	lsls	r0, r0, #21
 80033be:	4301      	orrs	r1, r0
 80033c0:	61d1      	str	r1, [r2, #28]
 80033c2:	69d3      	ldr	r3, [r2, #28]
 80033c4:	4003      	ands	r3, r0
 80033c6:	9301      	str	r3, [sp, #4]
 80033c8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80033ca:	2501      	movs	r5, #1
 80033cc:	e000      	b.n	80033d0 <HAL_RCC_OscConfig+0x204>
    FlagStatus       pwrclkchanged = RESET;
 80033ce:	2500      	movs	r5, #0
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d0:	4b34      	ldr	r3, [pc, #208]	; (80034a4 <HAL_RCC_OscConfig+0x2d8>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	05db      	lsls	r3, r3, #23
 80033d6:	d50e      	bpl.n	80033f6 <HAL_RCC_OscConfig+0x22a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033d8:	68a3      	ldr	r3, [r4, #8]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d01f      	beq.n	800341e <HAL_RCC_OscConfig+0x252>
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d134      	bne.n	800344c <HAL_RCC_OscConfig+0x280>
 80033e2:	4b2d      	ldr	r3, [pc, #180]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 80033e4:	6a1a      	ldr	r2, [r3, #32]
 80033e6:	2101      	movs	r1, #1
 80033e8:	438a      	bics	r2, r1
 80033ea:	621a      	str	r2, [r3, #32]
 80033ec:	6a1a      	ldr	r2, [r3, #32]
 80033ee:	3103      	adds	r1, #3
 80033f0:	438a      	bics	r2, r1
 80033f2:	621a      	str	r2, [r3, #32]
 80033f4:	e018      	b.n	8003428 <HAL_RCC_OscConfig+0x25c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033f6:	4a2b      	ldr	r2, [pc, #172]	; (80034a4 <HAL_RCC_OscConfig+0x2d8>)
 80033f8:	6811      	ldr	r1, [r2, #0]
 80033fa:	2380      	movs	r3, #128	; 0x80
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	430b      	orrs	r3, r1
 8003400:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003402:	f7ff fd51 	bl	8002ea8 <HAL_GetTick>
 8003406:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003408:	4b26      	ldr	r3, [pc, #152]	; (80034a4 <HAL_RCC_OscConfig+0x2d8>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	05db      	lsls	r3, r3, #23
 800340e:	d4e3      	bmi.n	80033d8 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003410:	f7ff fd4a 	bl	8002ea8 <HAL_GetTick>
 8003414:	1b80      	subs	r0, r0, r6
 8003416:	2864      	cmp	r0, #100	; 0x64
 8003418:	d9f6      	bls.n	8003408 <HAL_RCC_OscConfig+0x23c>
          return HAL_TIMEOUT;
 800341a:	2003      	movs	r0, #3
 800341c:	e10b      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800341e:	4a1e      	ldr	r2, [pc, #120]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003420:	6a13      	ldr	r3, [r2, #32]
 8003422:	2101      	movs	r1, #1
 8003424:	430b      	orrs	r3, r1
 8003426:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003428:	68a3      	ldr	r3, [r4, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d024      	beq.n	8003478 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342e:	f7ff fd3b 	bl	8002ea8 <HAL_GetTick>
 8003432:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003434:	4b18      	ldr	r3, [pc, #96]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003436:	6a1b      	ldr	r3, [r3, #32]
 8003438:	079b      	lsls	r3, r3, #30
 800343a:	d437      	bmi.n	80034ac <HAL_RCC_OscConfig+0x2e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800343c:	f7ff fd34 	bl	8002ea8 <HAL_GetTick>
 8003440:	1b80      	subs	r0, r0, r6
 8003442:	4b19      	ldr	r3, [pc, #100]	; (80034a8 <HAL_RCC_OscConfig+0x2dc>)
 8003444:	4298      	cmp	r0, r3
 8003446:	d9f5      	bls.n	8003434 <HAL_RCC_OscConfig+0x268>
        {
          return HAL_TIMEOUT;
 8003448:	2003      	movs	r0, #3
 800344a:	e0f4      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800344c:	2b05      	cmp	r3, #5
 800344e:	d009      	beq.n	8003464 <HAL_RCC_OscConfig+0x298>
 8003450:	4b11      	ldr	r3, [pc, #68]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003452:	6a1a      	ldr	r2, [r3, #32]
 8003454:	2101      	movs	r1, #1
 8003456:	438a      	bics	r2, r1
 8003458:	621a      	str	r2, [r3, #32]
 800345a:	6a1a      	ldr	r2, [r3, #32]
 800345c:	3103      	adds	r1, #3
 800345e:	438a      	bics	r2, r1
 8003460:	621a      	str	r2, [r3, #32]
 8003462:	e7e1      	b.n	8003428 <HAL_RCC_OscConfig+0x25c>
 8003464:	4b0c      	ldr	r3, [pc, #48]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003466:	6a1a      	ldr	r2, [r3, #32]
 8003468:	2104      	movs	r1, #4
 800346a:	430a      	orrs	r2, r1
 800346c:	621a      	str	r2, [r3, #32]
 800346e:	6a1a      	ldr	r2, [r3, #32]
 8003470:	3903      	subs	r1, #3
 8003472:	430a      	orrs	r2, r1
 8003474:	621a      	str	r2, [r3, #32]
 8003476:	e7d7      	b.n	8003428 <HAL_RCC_OscConfig+0x25c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003478:	f7ff fd16 	bl	8002ea8 <HAL_GetTick>
 800347c:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800347e:	4b06      	ldr	r3, [pc, #24]	; (8003498 <HAL_RCC_OscConfig+0x2cc>)
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	079b      	lsls	r3, r3, #30
 8003484:	d512      	bpl.n	80034ac <HAL_RCC_OscConfig+0x2e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003486:	f7ff fd0f 	bl	8002ea8 <HAL_GetTick>
 800348a:	1b80      	subs	r0, r0, r6
 800348c:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <HAL_RCC_OscConfig+0x2dc>)
 800348e:	4298      	cmp	r0, r3
 8003490:	d9f5      	bls.n	800347e <HAL_RCC_OscConfig+0x2b2>
        {
          return HAL_TIMEOUT;
 8003492:	2003      	movs	r0, #3
 8003494:	e0cf      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	40021000 	.word	0x40021000
 800349c:	fffeffff 	.word	0xfffeffff
 80034a0:	fffbffff 	.word	0xfffbffff
 80034a4:	40007000 	.word	0x40007000
 80034a8:	00001388 	.word	0x00001388
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034ac:	2d01      	cmp	r5, #1
 80034ae:	d033      	beq.n	8003518 <HAL_RCC_OscConfig+0x34c>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	06db      	lsls	r3, r3, #27
 80034b4:	d510      	bpl.n	80034d8 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80034b6:	6963      	ldr	r3, [r4, #20]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d033      	beq.n	8003524 <HAL_RCC_OscConfig+0x358>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80034bc:	3305      	adds	r3, #5
 80034be:	d151      	bne.n	8003564 <HAL_RCC_OscConfig+0x398>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80034c0:	4a65      	ldr	r2, [pc, #404]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 80034c2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80034c4:	2104      	movs	r1, #4
 80034c6:	438b      	bics	r3, r1
 80034c8:	6353      	str	r3, [r2, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80034ca:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80034cc:	31f4      	adds	r1, #244	; 0xf4
 80034ce:	438b      	bics	r3, r1
 80034d0:	69a1      	ldr	r1, [r4, #24]
 80034d2:	00c9      	lsls	r1, r1, #3
 80034d4:	430b      	orrs	r3, r1
 80034d6:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034d8:	6a23      	ldr	r3, [r4, #32]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d100      	bne.n	80034e0 <HAL_RCC_OscConfig+0x314>
 80034de:	e0b0      	b.n	8003642 <HAL_RCC_OscConfig+0x476>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034e0:	4a5d      	ldr	r2, [pc, #372]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 80034e2:	6851      	ldr	r1, [r2, #4]
 80034e4:	220c      	movs	r2, #12
 80034e6:	400a      	ands	r2, r1
 80034e8:	2a08      	cmp	r2, #8
 80034ea:	d100      	bne.n	80034ee <HAL_RCC_OscConfig+0x322>
 80034ec:	e08a      	b.n	8003604 <HAL_RCC_OscConfig+0x438>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d04f      	beq.n	8003592 <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f2:	4a59      	ldr	r2, [pc, #356]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 80034f4:	6813      	ldr	r3, [r2, #0]
 80034f6:	4959      	ldr	r1, [pc, #356]	; (800365c <HAL_RCC_OscConfig+0x490>)
 80034f8:	400b      	ands	r3, r1
 80034fa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7ff fcd4 	bl	8002ea8 <HAL_GetTick>
 8003500:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003502:	4b55      	ldr	r3, [pc, #340]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	019b      	lsls	r3, r3, #6
 8003508:	d57a      	bpl.n	8003600 <HAL_RCC_OscConfig+0x434>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800350a:	f7ff fccd 	bl	8002ea8 <HAL_GetTick>
 800350e:	1b00      	subs	r0, r0, r4
 8003510:	2802      	cmp	r0, #2
 8003512:	d9f6      	bls.n	8003502 <HAL_RCC_OscConfig+0x336>
          {
            return HAL_TIMEOUT;
 8003514:	2003      	movs	r0, #3
 8003516:	e08e      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003518:	4a4f      	ldr	r2, [pc, #316]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 800351a:	69d3      	ldr	r3, [r2, #28]
 800351c:	4950      	ldr	r1, [pc, #320]	; (8003660 <HAL_RCC_OscConfig+0x494>)
 800351e:	400b      	ands	r3, r1
 8003520:	61d3      	str	r3, [r2, #28]
 8003522:	e7c5      	b.n	80034b0 <HAL_RCC_OscConfig+0x2e4>
      __HAL_RCC_HSI14ADC_DISABLE();
 8003524:	4b4c      	ldr	r3, [pc, #304]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 8003526:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003528:	2104      	movs	r1, #4
 800352a:	430a      	orrs	r2, r1
 800352c:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800352e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003530:	3903      	subs	r1, #3
 8003532:	430a      	orrs	r2, r1
 8003534:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003536:	f7ff fcb7 	bl	8002ea8 <HAL_GetTick>
 800353a:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800353c:	4b46      	ldr	r3, [pc, #280]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 800353e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003540:	079b      	lsls	r3, r3, #30
 8003542:	d406      	bmi.n	8003552 <HAL_RCC_OscConfig+0x386>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003544:	f7ff fcb0 	bl	8002ea8 <HAL_GetTick>
 8003548:	1b40      	subs	r0, r0, r5
 800354a:	2802      	cmp	r0, #2
 800354c:	d9f6      	bls.n	800353c <HAL_RCC_OscConfig+0x370>
          return HAL_TIMEOUT;
 800354e:	2003      	movs	r0, #3
 8003550:	e071      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003552:	4941      	ldr	r1, [pc, #260]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 8003554:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8003556:	22f8      	movs	r2, #248	; 0xf8
 8003558:	4393      	bics	r3, r2
 800355a:	69a2      	ldr	r2, [r4, #24]
 800355c:	00d2      	lsls	r2, r2, #3
 800355e:	4313      	orrs	r3, r2
 8003560:	634b      	str	r3, [r1, #52]	; 0x34
 8003562:	e7b9      	b.n	80034d8 <HAL_RCC_OscConfig+0x30c>
      __HAL_RCC_HSI14ADC_DISABLE();
 8003564:	4b3c      	ldr	r3, [pc, #240]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 8003566:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003568:	2104      	movs	r1, #4
 800356a:	430a      	orrs	r2, r1
 800356c:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800356e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003570:	3903      	subs	r1, #3
 8003572:	438a      	bics	r2, r1
 8003574:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003576:	f7ff fc97 	bl	8002ea8 <HAL_GetTick>
 800357a:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800357c:	4b36      	ldr	r3, [pc, #216]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 800357e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003580:	079b      	lsls	r3, r3, #30
 8003582:	d5a9      	bpl.n	80034d8 <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003584:	f7ff fc90 	bl	8002ea8 <HAL_GetTick>
 8003588:	1b40      	subs	r0, r0, r5
 800358a:	2802      	cmp	r0, #2
 800358c:	d9f6      	bls.n	800357c <HAL_RCC_OscConfig+0x3b0>
          return HAL_TIMEOUT;
 800358e:	2003      	movs	r0, #3
 8003590:	e051      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_PLL_DISABLE();
 8003592:	4a31      	ldr	r2, [pc, #196]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 8003594:	6813      	ldr	r3, [r2, #0]
 8003596:	4931      	ldr	r1, [pc, #196]	; (800365c <HAL_RCC_OscConfig+0x490>)
 8003598:	400b      	ands	r3, r1
 800359a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800359c:	f7ff fc84 	bl	8002ea8 <HAL_GetTick>
 80035a0:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035a2:	4b2d      	ldr	r3, [pc, #180]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	019b      	lsls	r3, r3, #6
 80035a8:	d506      	bpl.n	80035b8 <HAL_RCC_OscConfig+0x3ec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035aa:	f7ff fc7d 	bl	8002ea8 <HAL_GetTick>
 80035ae:	1b40      	subs	r0, r0, r5
 80035b0:	2802      	cmp	r0, #2
 80035b2:	d9f6      	bls.n	80035a2 <HAL_RCC_OscConfig+0x3d6>
            return HAL_TIMEOUT;
 80035b4:	2003      	movs	r0, #3
 80035b6:	e03e      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035b8:	4b27      	ldr	r3, [pc, #156]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 80035ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035bc:	210f      	movs	r1, #15
 80035be:	438a      	bics	r2, r1
 80035c0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80035c2:	430a      	orrs	r2, r1
 80035c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4926      	ldr	r1, [pc, #152]	; (8003664 <HAL_RCC_OscConfig+0x498>)
 80035ca:	400a      	ands	r2, r1
 80035cc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80035ce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80035d0:	4301      	orrs	r1, r0
 80035d2:	430a      	orrs	r2, r1
 80035d4:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 80035d6:	6819      	ldr	r1, [r3, #0]
 80035d8:	2280      	movs	r2, #128	; 0x80
 80035da:	0452      	lsls	r2, r2, #17
 80035dc:	430a      	orrs	r2, r1
 80035de:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80035e0:	f7ff fc62 	bl	8002ea8 <HAL_GetTick>
 80035e4:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035e6:	4b1c      	ldr	r3, [pc, #112]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	019b      	lsls	r3, r3, #6
 80035ec:	d406      	bmi.n	80035fc <HAL_RCC_OscConfig+0x430>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ee:	f7ff fc5b 	bl	8002ea8 <HAL_GetTick>
 80035f2:	1b00      	subs	r0, r0, r4
 80035f4:	2802      	cmp	r0, #2
 80035f6:	d9f6      	bls.n	80035e6 <HAL_RCC_OscConfig+0x41a>
            return HAL_TIMEOUT;
 80035f8:	2003      	movs	r0, #3
 80035fa:	e01c      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
  }

  return HAL_OK;
 80035fc:	2000      	movs	r0, #0
 80035fe:	e01a      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
 8003600:	2000      	movs	r0, #0
 8003602:	e018      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003604:	2b01      	cmp	r3, #1
 8003606:	d01e      	beq.n	8003646 <HAL_RCC_OscConfig+0x47a>
        pll_config  = RCC->CFGR;
 8003608:	4b13      	ldr	r3, [pc, #76]	; (8003658 <HAL_RCC_OscConfig+0x48c>)
 800360a:	685a      	ldr	r2, [r3, #4]
        pll_config2 = RCC->CFGR2;
 800360c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800360e:	2380      	movs	r3, #128	; 0x80
 8003610:	025b      	lsls	r3, r3, #9
 8003612:	4013      	ands	r3, r2
 8003614:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003616:	4283      	cmp	r3, r0
 8003618:	d117      	bne.n	800364a <HAL_RCC_OscConfig+0x47e>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800361a:	230f      	movs	r3, #15
 800361c:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800361e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003620:	428b      	cmp	r3, r1
 8003622:	d114      	bne.n	800364e <HAL_RCC_OscConfig+0x482>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003624:	23f0      	movs	r3, #240	; 0xf0
 8003626:	039b      	lsls	r3, r3, #14
 8003628:	401a      	ands	r2, r3
 800362a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800362c:	429a      	cmp	r2, r3
 800362e:	d110      	bne.n	8003652 <HAL_RCC_OscConfig+0x486>
  return HAL_OK;
 8003630:	2000      	movs	r0, #0
 8003632:	e000      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
    return HAL_ERROR;
 8003634:	2001      	movs	r0, #1
}
 8003636:	b002      	add	sp, #8
 8003638:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800363a:	2001      	movs	r0, #1
 800363c:	e7fb      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
        return HAL_ERROR;
 800363e:	2001      	movs	r0, #1
 8003640:	e7f9      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
  return HAL_OK;
 8003642:	2000      	movs	r0, #0
 8003644:	e7f7      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
        return HAL_ERROR;
 8003646:	2001      	movs	r0, #1
 8003648:	e7f5      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
          return HAL_ERROR;
 800364a:	2001      	movs	r0, #1
 800364c:	e7f3      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
 800364e:	2001      	movs	r0, #1
 8003650:	e7f1      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
 8003652:	2001      	movs	r0, #1
 8003654:	e7ef      	b.n	8003636 <HAL_RCC_OscConfig+0x46a>
 8003656:	46c0      	nop			; (mov r8, r8)
 8003658:	40021000 	.word	0x40021000
 800365c:	feffffff 	.word	0xfeffffff
 8003660:	efffffff 	.word	0xefffffff
 8003664:	ffc2ffff 	.word	0xffc2ffff

08003668 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003668:	b510      	push	{r4, lr}
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800366a:	4b10      	ldr	r3, [pc, #64]	; (80036ac <HAL_RCC_GetSysClockFreq+0x44>)
 800366c:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800366e:	230c      	movs	r3, #12
 8003670:	4013      	ands	r3, r2
 8003672:	2b08      	cmp	r3, #8
 8003674:	d001      	beq.n	800367a <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003676:	480e      	ldr	r0, [pc, #56]	; (80036b0 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003678:	bd10      	pop	{r4, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800367a:	0c90      	lsrs	r0, r2, #18
 800367c:	210f      	movs	r1, #15
 800367e:	4008      	ands	r0, r1
 8003680:	4b0c      	ldr	r3, [pc, #48]	; (80036b4 <HAL_RCC_GetSysClockFreq+0x4c>)
 8003682:	5c1c      	ldrb	r4, [r3, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003684:	4809      	ldr	r0, [pc, #36]	; (80036ac <HAL_RCC_GetSysClockFreq+0x44>)
 8003686:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003688:	4001      	ands	r1, r0
 800368a:	185b      	adds	r3, r3, r1
 800368c:	7c19      	ldrb	r1, [r3, #16]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800368e:	03d3      	lsls	r3, r2, #15
 8003690:	d504      	bpl.n	800369c <HAL_RCC_GetSysClockFreq+0x34>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003692:	4807      	ldr	r0, [pc, #28]	; (80036b0 <HAL_RCC_GetSysClockFreq+0x48>)
 8003694:	f7fc fd42 	bl	800011c <__udivsi3>
 8003698:	4360      	muls	r0, r4
 800369a:	e7ed      	b.n	8003678 <HAL_RCC_GetSysClockFreq+0x10>
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800369c:	0163      	lsls	r3, r4, #5
 800369e:	1b1b      	subs	r3, r3, r4
 80036a0:	0198      	lsls	r0, r3, #6
 80036a2:	1ac0      	subs	r0, r0, r3
 80036a4:	00c0      	lsls	r0, r0, #3
 80036a6:	1900      	adds	r0, r0, r4
 80036a8:	0200      	lsls	r0, r0, #8
 80036aa:	e7e5      	b.n	8003678 <HAL_RCC_GetSysClockFreq+0x10>
 80036ac:	40021000 	.word	0x40021000
 80036b0:	007a1200 	.word	0x007a1200
 80036b4:	080085b4 	.word	0x080085b4

080036b8 <HAL_RCC_ClockConfig>:
{
 80036b8:	b570      	push	{r4, r5, r6, lr}
 80036ba:	0004      	movs	r4, r0
 80036bc:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80036be:	2800      	cmp	r0, #0
 80036c0:	d100      	bne.n	80036c4 <HAL_RCC_ClockConfig+0xc>
 80036c2:	e07e      	b.n	80037c2 <HAL_RCC_ClockConfig+0x10a>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036c4:	4b43      	ldr	r3, [pc, #268]	; (80037d4 <HAL_RCC_ClockConfig+0x11c>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	2301      	movs	r3, #1
 80036ca:	4013      	ands	r3, r2
 80036cc:	428b      	cmp	r3, r1
 80036ce:	d20a      	bcs.n	80036e6 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d0:	4940      	ldr	r1, [pc, #256]	; (80037d4 <HAL_RCC_ClockConfig+0x11c>)
 80036d2:	680b      	ldr	r3, [r1, #0]
 80036d4:	2201      	movs	r2, #1
 80036d6:	4393      	bics	r3, r2
 80036d8:	432b      	orrs	r3, r5
 80036da:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036dc:	680b      	ldr	r3, [r1, #0]
 80036de:	401a      	ands	r2, r3
 80036e0:	42aa      	cmp	r2, r5
 80036e2:	d000      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x2e>
 80036e4:	e06f      	b.n	80037c6 <HAL_RCC_ClockConfig+0x10e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036e6:	6823      	ldr	r3, [r4, #0]
 80036e8:	079a      	lsls	r2, r3, #30
 80036ea:	d50e      	bpl.n	800370a <HAL_RCC_ClockConfig+0x52>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ec:	075b      	lsls	r3, r3, #29
 80036ee:	d505      	bpl.n	80036fc <HAL_RCC_ClockConfig+0x44>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80036f0:	4a39      	ldr	r2, [pc, #228]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 80036f2:	6851      	ldr	r1, [r2, #4]
 80036f4:	23e0      	movs	r3, #224	; 0xe0
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	430b      	orrs	r3, r1
 80036fa:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036fc:	4a36      	ldr	r2, [pc, #216]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 80036fe:	6853      	ldr	r3, [r2, #4]
 8003700:	21f0      	movs	r1, #240	; 0xf0
 8003702:	438b      	bics	r3, r1
 8003704:	68a1      	ldr	r1, [r4, #8]
 8003706:	430b      	orrs	r3, r1
 8003708:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800370a:	6823      	ldr	r3, [r4, #0]
 800370c:	07db      	lsls	r3, r3, #31
 800370e:	d52d      	bpl.n	800376c <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003710:	6863      	ldr	r3, [r4, #4]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d01e      	beq.n	8003754 <HAL_RCC_ClockConfig+0x9c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003716:	2b02      	cmp	r3, #2
 8003718:	d022      	beq.n	8003760 <HAL_RCC_ClockConfig+0xa8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800371a:	4a2f      	ldr	r2, [pc, #188]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 800371c:	6812      	ldr	r2, [r2, #0]
 800371e:	0792      	lsls	r2, r2, #30
 8003720:	d553      	bpl.n	80037ca <HAL_RCC_ClockConfig+0x112>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003722:	492d      	ldr	r1, [pc, #180]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 8003724:	684a      	ldr	r2, [r1, #4]
 8003726:	2003      	movs	r0, #3
 8003728:	4382      	bics	r2, r0
 800372a:	4313      	orrs	r3, r2
 800372c:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800372e:	f7ff fbbb 	bl	8002ea8 <HAL_GetTick>
 8003732:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003734:	4b28      	ldr	r3, [pc, #160]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	220c      	movs	r2, #12
 800373a:	401a      	ands	r2, r3
 800373c:	6863      	ldr	r3, [r4, #4]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	429a      	cmp	r2, r3
 8003742:	d013      	beq.n	800376c <HAL_RCC_ClockConfig+0xb4>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003744:	f7ff fbb0 	bl	8002ea8 <HAL_GetTick>
 8003748:	1b80      	subs	r0, r0, r6
 800374a:	4b24      	ldr	r3, [pc, #144]	; (80037dc <HAL_RCC_ClockConfig+0x124>)
 800374c:	4298      	cmp	r0, r3
 800374e:	d9f1      	bls.n	8003734 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8003750:	2003      	movs	r0, #3
 8003752:	e035      	b.n	80037c0 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003754:	4a20      	ldr	r2, [pc, #128]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	0392      	lsls	r2, r2, #14
 800375a:	d4e2      	bmi.n	8003722 <HAL_RCC_ClockConfig+0x6a>
        return HAL_ERROR;
 800375c:	2001      	movs	r0, #1
 800375e:	e02f      	b.n	80037c0 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003760:	4a1d      	ldr	r2, [pc, #116]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	0192      	lsls	r2, r2, #6
 8003766:	d4dc      	bmi.n	8003722 <HAL_RCC_ClockConfig+0x6a>
        return HAL_ERROR;
 8003768:	2001      	movs	r0, #1
 800376a:	e029      	b.n	80037c0 <HAL_RCC_ClockConfig+0x108>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800376c:	4b19      	ldr	r3, [pc, #100]	; (80037d4 <HAL_RCC_ClockConfig+0x11c>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	2301      	movs	r3, #1
 8003772:	4013      	ands	r3, r2
 8003774:	42ab      	cmp	r3, r5
 8003776:	d909      	bls.n	800378c <HAL_RCC_ClockConfig+0xd4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003778:	4916      	ldr	r1, [pc, #88]	; (80037d4 <HAL_RCC_ClockConfig+0x11c>)
 800377a:	680b      	ldr	r3, [r1, #0]
 800377c:	2201      	movs	r2, #1
 800377e:	4393      	bics	r3, r2
 8003780:	432b      	orrs	r3, r5
 8003782:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003784:	680b      	ldr	r3, [r1, #0]
 8003786:	401a      	ands	r2, r3
 8003788:	42aa      	cmp	r2, r5
 800378a:	d120      	bne.n	80037ce <HAL_RCC_ClockConfig+0x116>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	075b      	lsls	r3, r3, #29
 8003790:	d506      	bpl.n	80037a0 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003792:	4a11      	ldr	r2, [pc, #68]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 8003794:	6853      	ldr	r3, [r2, #4]
 8003796:	4912      	ldr	r1, [pc, #72]	; (80037e0 <HAL_RCC_ClockConfig+0x128>)
 8003798:	400b      	ands	r3, r1
 800379a:	68e1      	ldr	r1, [r4, #12]
 800379c:	430b      	orrs	r3, r1
 800379e:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80037a0:	f7ff ff62 	bl	8003668 <HAL_RCC_GetSysClockFreq>
 80037a4:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <HAL_RCC_ClockConfig+0x120>)
 80037a6:	685a      	ldr	r2, [r3, #4]
 80037a8:	0912      	lsrs	r2, r2, #4
 80037aa:	230f      	movs	r3, #15
 80037ac:	4013      	ands	r3, r2
 80037ae:	4a0d      	ldr	r2, [pc, #52]	; (80037e4 <HAL_RCC_ClockConfig+0x12c>)
 80037b0:	5cd3      	ldrb	r3, [r2, r3]
 80037b2:	40d8      	lsrs	r0, r3
 80037b4:	4b0c      	ldr	r3, [pc, #48]	; (80037e8 <HAL_RCC_ClockConfig+0x130>)
 80037b6:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80037b8:	2000      	movs	r0, #0
 80037ba:	f002 fc95 	bl	80060e8 <HAL_InitTick>
  return HAL_OK;
 80037be:	2000      	movs	r0, #0
}
 80037c0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80037c2:	2001      	movs	r0, #1
 80037c4:	e7fc      	b.n	80037c0 <HAL_RCC_ClockConfig+0x108>
      return HAL_ERROR;
 80037c6:	2001      	movs	r0, #1
 80037c8:	e7fa      	b.n	80037c0 <HAL_RCC_ClockConfig+0x108>
        return HAL_ERROR;
 80037ca:	2001      	movs	r0, #1
 80037cc:	e7f8      	b.n	80037c0 <HAL_RCC_ClockConfig+0x108>
      return HAL_ERROR;
 80037ce:	2001      	movs	r0, #1
 80037d0:	e7f6      	b.n	80037c0 <HAL_RCC_ClockConfig+0x108>
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	40022000 	.word	0x40022000
 80037d8:	40021000 	.word	0x40021000
 80037dc:	00001388 	.word	0x00001388
 80037e0:	fffff8ff 	.word	0xfffff8ff
 80037e4:	0800859c 	.word	0x0800859c
 80037e8:	20000000 	.word	0x20000000

080037ec <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80037ec:	4b01      	ldr	r3, [pc, #4]	; (80037f4 <HAL_RCC_GetHCLKFreq+0x8>)
 80037ee:	6818      	ldr	r0, [r3, #0]
}
 80037f0:	4770      	bx	lr
 80037f2:	46c0      	nop			; (mov r8, r8)
 80037f4:	20000000 	.word	0x20000000

080037f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037f8:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80037fa:	f7ff fff7 	bl	80037ec <HAL_RCC_GetHCLKFreq>
 80037fe:	4b04      	ldr	r3, [pc, #16]	; (8003810 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	0a12      	lsrs	r2, r2, #8
 8003804:	2307      	movs	r3, #7
 8003806:	4013      	ands	r3, r2
 8003808:	4a02      	ldr	r2, [pc, #8]	; (8003814 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800380a:	5cd3      	ldrb	r3, [r2, r3]
 800380c:	40d8      	lsrs	r0, r3
}    
 800380e:	bd10      	pop	{r4, pc}
 8003810:	40021000 	.word	0x40021000
 8003814:	080085ac 	.word	0x080085ac

08003818 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003818:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800381a:	2307      	movs	r3, #7
 800381c:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800381e:	4b0a      	ldr	r3, [pc, #40]	; (8003848 <HAL_RCC_GetClockConfig+0x30>)
 8003820:	685c      	ldr	r4, [r3, #4]
 8003822:	2203      	movs	r2, #3
 8003824:	4022      	ands	r2, r4
 8003826:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8003828:	685c      	ldr	r4, [r3, #4]
 800382a:	22f0      	movs	r2, #240	; 0xf0
 800382c:	4022      	ands	r2, r4
 800382e:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	22e0      	movs	r2, #224	; 0xe0
 8003834:	00d2      	lsls	r2, r2, #3
 8003836:	4013      	ands	r3, r2
 8003838:	60c3      	str	r3, [r0, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 800383a:	4b04      	ldr	r3, [pc, #16]	; (800384c <HAL_RCC_GetClockConfig+0x34>)
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	2301      	movs	r3, #1
 8003840:	4013      	ands	r3, r2
 8003842:	600b      	str	r3, [r1, #0]
}
 8003844:	bd10      	pop	{r4, pc}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	40021000 	.word	0x40021000
 800384c:	40022000 	.word	0x40022000

08003850 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003850:	b570      	push	{r4, r5, r6, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003856:	6803      	ldr	r3, [r0, #0]
 8003858:	03db      	lsls	r3, r3, #15
 800385a:	d537      	bpl.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800385c:	4b3d      	ldr	r3, [pc, #244]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	00db      	lsls	r3, r3, #3
 8003862:	d449      	bmi.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003864:	4a3b      	ldr	r2, [pc, #236]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8003866:	69d1      	ldr	r1, [r2, #28]
 8003868:	2080      	movs	r0, #128	; 0x80
 800386a:	0540      	lsls	r0, r0, #21
 800386c:	4301      	orrs	r1, r0
 800386e:	61d1      	str	r1, [r2, #28]
 8003870:	69d3      	ldr	r3, [r2, #28]
 8003872:	4003      	ands	r3, r0
 8003874:	9301      	str	r3, [sp, #4]
 8003876:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003878:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800387a:	4b37      	ldr	r3, [pc, #220]	; (8003958 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	05db      	lsls	r3, r3, #23
 8003880:	d53c      	bpl.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0xac>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003882:	4b34      	ldr	r3, [pc, #208]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8003884:	6a1a      	ldr	r2, [r3, #32]
 8003886:	23c0      	movs	r3, #192	; 0xc0
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	0011      	movs	r1, r2
 800388c:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800388e:	421a      	tst	r2, r3
 8003890:	d013      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003892:	6862      	ldr	r2, [r4, #4]
 8003894:	4013      	ands	r3, r2
 8003896:	428b      	cmp	r3, r1
 8003898:	d00f      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800389a:	4b2e      	ldr	r3, [pc, #184]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800389c:	6a18      	ldr	r0, [r3, #32]
 800389e:	4a2f      	ldr	r2, [pc, #188]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80038a0:	4002      	ands	r2, r0
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038a2:	6a1e      	ldr	r6, [r3, #32]
 80038a4:	2180      	movs	r1, #128	; 0x80
 80038a6:	0249      	lsls	r1, r1, #9
 80038a8:	4331      	orrs	r1, r6
 80038aa:	6219      	str	r1, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038ac:	6a19      	ldr	r1, [r3, #32]
 80038ae:	4e2c      	ldr	r6, [pc, #176]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80038b0:	4031      	ands	r1, r6
 80038b2:	6219      	str	r1, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038b4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038b6:	07c3      	lsls	r3, r0, #31
 80038b8:	d434      	bmi.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0xd4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038ba:	4a26      	ldr	r2, [pc, #152]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80038bc:	6a13      	ldr	r3, [r2, #32]
 80038be:	4927      	ldr	r1, [pc, #156]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80038c0:	400b      	ands	r3, r1
 80038c2:	6861      	ldr	r1, [r4, #4]
 80038c4:	430b      	orrs	r3, r1
 80038c6:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038c8:	2d01      	cmp	r5, #1
 80038ca:	d03a      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	07db      	lsls	r3, r3, #31
 80038d0:	d506      	bpl.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038d2:	4a20      	ldr	r2, [pc, #128]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80038d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80038d6:	2103      	movs	r1, #3
 80038d8:	438b      	bics	r3, r1
 80038da:	68a1      	ldr	r1, [r4, #8]
 80038dc:	430b      	orrs	r3, r1
 80038de:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038e0:	6823      	ldr	r3, [r4, #0]
 80038e2:	069b      	lsls	r3, r3, #26
 80038e4:	d532      	bpl.n	800394c <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038e6:	4a1b      	ldr	r2, [pc, #108]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80038e8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80038ea:	2110      	movs	r1, #16
 80038ec:	438b      	bics	r3, r1
 80038ee:	68e1      	ldr	r1, [r4, #12]
 80038f0:	430b      	orrs	r3, r1
 80038f2:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80038f4:	2000      	movs	r0, #0
 80038f6:	e02a      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    FlagStatus       pwrclkchanged = RESET;
 80038f8:	2500      	movs	r5, #0
 80038fa:	e7be      	b.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038fc:	4a16      	ldr	r2, [pc, #88]	; (8003958 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80038fe:	6811      	ldr	r1, [r2, #0]
 8003900:	2380      	movs	r3, #128	; 0x80
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	430b      	orrs	r3, r1
 8003906:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003908:	f7ff face 	bl	8002ea8 <HAL_GetTick>
 800390c:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800390e:	4b12      	ldr	r3, [pc, #72]	; (8003958 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	05db      	lsls	r3, r3, #23
 8003914:	d4b5      	bmi.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003916:	f7ff fac7 	bl	8002ea8 <HAL_GetTick>
 800391a:	1b80      	subs	r0, r0, r6
 800391c:	2864      	cmp	r0, #100	; 0x64
 800391e:	d9f6      	bls.n	800390e <HAL_RCCEx_PeriphCLKConfig+0xbe>
          return HAL_TIMEOUT;
 8003920:	2003      	movs	r0, #3
 8003922:	e014      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        tickstart = HAL_GetTick();
 8003924:	f7ff fac0 	bl	8002ea8 <HAL_GetTick>
 8003928:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800392a:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	079b      	lsls	r3, r3, #30
 8003930:	d4c3      	bmi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003932:	f7ff fab9 	bl	8002ea8 <HAL_GetTick>
 8003936:	1b80      	subs	r0, r0, r6
 8003938:	4b0a      	ldr	r3, [pc, #40]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 800393a:	4298      	cmp	r0, r3
 800393c:	d9f5      	bls.n	800392a <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
 800393e:	2003      	movs	r0, #3
 8003940:	e005      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xfe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003942:	69d3      	ldr	r3, [r2, #28]
 8003944:	4908      	ldr	r1, [pc, #32]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003946:	400b      	ands	r3, r1
 8003948:	61d3      	str	r3, [r2, #28]
 800394a:	e7bf      	b.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 800394c:	2000      	movs	r0, #0
}
 800394e:	b002      	add	sp, #8
 8003950:	bd70      	pop	{r4, r5, r6, pc}
 8003952:	46c0      	nop			; (mov r8, r8)
 8003954:	40021000 	.word	0x40021000
 8003958:	40007000 	.word	0x40007000
 800395c:	fffffcff 	.word	0xfffffcff
 8003960:	fffeffff 	.word	0xfffeffff
 8003964:	00001388 	.word	0x00001388
 8003968:	efffffff 	.word	0xefffffff

0800396c <HAL_SPI_ErrorCallback>:
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800396c:	4770      	bx	lr
	...

08003970 <HAL_SPI_IRQHandler>:
{
 8003970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003972:	b085      	sub	sp, #20
 8003974:	0004      	movs	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8003976:	6802      	ldr	r2, [r0, #0]
 8003978:	6855      	ldr	r5, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800397a:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800397c:	0999      	lsrs	r1, r3, #6
 800397e:	2001      	movs	r0, #1
 8003980:	0006      	movs	r6, r0
 8003982:	400e      	ands	r6, r1
 8003984:	4208      	tst	r0, r1
 8003986:	d103      	bne.n	8003990 <HAL_SPI_IRQHandler+0x20>
 8003988:	07d9      	lsls	r1, r3, #31
 800398a:	d501      	bpl.n	8003990 <HAL_SPI_IRQHandler+0x20>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800398c:	0669      	lsls	r1, r5, #25
 800398e:	d46a      	bmi.n	8003a66 <HAL_SPI_IRQHandler+0xf6>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003990:	0799      	lsls	r1, r3, #30
 8003992:	d501      	bpl.n	8003998 <HAL_SPI_IRQHandler+0x28>
 8003994:	0629      	lsls	r1, r5, #24
 8003996:	d46a      	bmi.n	8003a6e <HAL_SPI_IRQHandler+0xfe>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003998:	0959      	lsrs	r1, r3, #5
 800399a:	2001      	movs	r0, #1
 800399c:	0007      	movs	r7, r0
 800399e:	400f      	ands	r7, r1
 80039a0:	4208      	tst	r0, r1
 80039a2:	d103      	bne.n	80039ac <HAL_SPI_IRQHandler+0x3c>
 80039a4:	2e00      	cmp	r6, #0
 80039a6:	d101      	bne.n	80039ac <HAL_SPI_IRQHandler+0x3c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80039a8:	05d9      	lsls	r1, r3, #23
 80039aa:	d563      	bpl.n	8003a74 <HAL_SPI_IRQHandler+0x104>
 80039ac:	06a9      	lsls	r1, r5, #26
 80039ae:	d561      	bpl.n	8003a74 <HAL_SPI_IRQHandler+0x104>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80039b0:	2e00      	cmp	r6, #0
 80039b2:	d00e      	beq.n	80039d2 <HAL_SPI_IRQHandler+0x62>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80039b4:	215d      	movs	r1, #93	; 0x5d
 80039b6:	5c61      	ldrb	r1, [r4, r1]
 80039b8:	2903      	cmp	r1, #3
 80039ba:	d05d      	beq.n	8003a78 <HAL_SPI_IRQHandler+0x108>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80039bc:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80039be:	2004      	movs	r0, #4
 80039c0:	4301      	orrs	r1, r0
 80039c2:	6621      	str	r1, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039c4:	2100      	movs	r1, #0
 80039c6:	9100      	str	r1, [sp, #0]
 80039c8:	68d1      	ldr	r1, [r2, #12]
 80039ca:	9100      	str	r1, [sp, #0]
 80039cc:	6891      	ldr	r1, [r2, #8]
 80039ce:	9100      	str	r1, [sp, #0]
 80039d0:	9900      	ldr	r1, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80039d2:	2f00      	cmp	r7, #0
 80039d4:	d00c      	beq.n	80039f0 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80039d6:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80039d8:	2001      	movs	r0, #1
 80039da:	4301      	orrs	r1, r0
 80039dc:	6621      	str	r1, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80039de:	2100      	movs	r1, #0
 80039e0:	9102      	str	r1, [sp, #8]
 80039e2:	6891      	ldr	r1, [r2, #8]
 80039e4:	9102      	str	r1, [sp, #8]
 80039e6:	6811      	ldr	r1, [r2, #0]
 80039e8:	303f      	adds	r0, #63	; 0x3f
 80039ea:	4381      	bics	r1, r0
 80039ec:	6011      	str	r1, [r2, #0]
 80039ee:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80039f0:	05db      	lsls	r3, r3, #23
 80039f2:	d509      	bpl.n	8003a08 <HAL_SPI_IRQHandler+0x98>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80039f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80039f6:	2208      	movs	r2, #8
 80039f8:	4313      	orrs	r3, r2
 80039fa:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80039fc:	2300      	movs	r3, #0
 80039fe:	9303      	str	r3, [sp, #12]
 8003a00:	6823      	ldr	r3, [r4, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	9303      	str	r3, [sp, #12]
 8003a06:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a08:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d032      	beq.n	8003a74 <HAL_SPI_IRQHandler+0x104>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003a0e:	6822      	ldr	r2, [r4, #0]
 8003a10:	6853      	ldr	r3, [r2, #4]
 8003a12:	21e0      	movs	r1, #224	; 0xe0
 8003a14:	438b      	bics	r3, r1
 8003a16:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003a18:	235d      	movs	r3, #93	; 0x5d
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	54e2      	strb	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003a1e:	07ab      	lsls	r3, r5, #30
 8003a20:	d032      	beq.n	8003a88 <HAL_SPI_IRQHandler+0x118>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003a22:	6822      	ldr	r2, [r4, #0]
 8003a24:	6853      	ldr	r3, [r2, #4]
 8003a26:	39dd      	subs	r1, #221	; 0xdd
 8003a28:	438b      	bics	r3, r1
 8003a2a:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8003a2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00a      	beq.n	8003a48 <HAL_SPI_IRQHandler+0xd8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003a32:	4a17      	ldr	r2, [pc, #92]	; (8003a90 <HAL_SPI_IRQHandler+0x120>)
 8003a34:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003a36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a38:	f7ff fadd 	bl	8002ff6 <HAL_DMA_Abort_IT>
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d003      	beq.n	8003a48 <HAL_SPI_IRQHandler+0xd8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003a40:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003a42:	2240      	movs	r2, #64	; 0x40
 8003a44:	4313      	orrs	r3, r2
 8003a46:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003a48:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d012      	beq.n	8003a74 <HAL_SPI_IRQHandler+0x104>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003a4e:	4a10      	ldr	r2, [pc, #64]	; (8003a90 <HAL_SPI_IRQHandler+0x120>)
 8003a50:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003a52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a54:	f7ff facf 	bl	8002ff6 <HAL_DMA_Abort_IT>
 8003a58:	2800      	cmp	r0, #0
 8003a5a:	d00b      	beq.n	8003a74 <HAL_SPI_IRQHandler+0x104>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003a5c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003a5e:	2240      	movs	r2, #64	; 0x40
 8003a60:	4313      	orrs	r3, r2
 8003a62:	6623      	str	r3, [r4, #96]	; 0x60
 8003a64:	e006      	b.n	8003a74 <HAL_SPI_IRQHandler+0x104>
    hspi->RxISR(hspi);
 8003a66:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003a68:	0020      	movs	r0, r4
 8003a6a:	4798      	blx	r3
    return;
 8003a6c:	e002      	b.n	8003a74 <HAL_SPI_IRQHandler+0x104>
    hspi->TxISR(hspi);
 8003a6e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003a70:	0020      	movs	r0, r4
 8003a72:	4798      	blx	r3
}
 8003a74:	b005      	add	sp, #20
 8003a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a78:	2300      	movs	r3, #0
 8003a7a:	9301      	str	r3, [sp, #4]
 8003a7c:	68d3      	ldr	r3, [r2, #12]
 8003a7e:	9301      	str	r3, [sp, #4]
 8003a80:	6893      	ldr	r3, [r2, #8]
 8003a82:	9301      	str	r3, [sp, #4]
 8003a84:	9b01      	ldr	r3, [sp, #4]
        return;
 8003a86:	e7f5      	b.n	8003a74 <HAL_SPI_IRQHandler+0x104>
        HAL_SPI_ErrorCallback(hspi);
 8003a88:	0020      	movs	r0, r4
 8003a8a:	f7ff ff6f 	bl	800396c <HAL_SPI_ErrorCallback>
    return;
 8003a8e:	e7f1      	b.n	8003a74 <HAL_SPI_IRQHandler+0x104>
 8003a90:	08003a95 	.word	0x08003a95

08003a94 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a94:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003a96:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	2246      	movs	r2, #70	; 0x46
 8003a9c:	5283      	strh	r3, [r0, r2]
  hspi->TxXferCount = 0U;
 8003a9e:	87c3      	strh	r3, [r0, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003aa0:	f7ff ff64 	bl	800396c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003aa4:	bd10      	pop	{r4, pc}
	...

08003aa8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003aa8:	233d      	movs	r3, #61	; 0x3d
 8003aaa:	5cc3      	ldrb	r3, [r0, r3]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d122      	bne.n	8003af6 <HAL_TIM_Base_Start_IT+0x4e>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ab0:	333c      	adds	r3, #60	; 0x3c
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	54c2      	strb	r2, [r0, r3]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ab6:	6802      	ldr	r2, [r0, #0]
 8003ab8:	68d3      	ldr	r3, [r2, #12]
 8003aba:	2101      	movs	r1, #1
 8003abc:	430b      	orrs	r3, r1
 8003abe:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ac0:	6803      	ldr	r3, [r0, #0]
 8003ac2:	4a0f      	ldr	r2, [pc, #60]	; (8003b00 <HAL_TIM_Base_Start_IT+0x58>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d00b      	beq.n	8003ae0 <HAL_TIM_Base_Start_IT+0x38>
 8003ac8:	4a0e      	ldr	r2, [pc, #56]	; (8003b04 <HAL_TIM_Base_Start_IT+0x5c>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d008      	beq.n	8003ae0 <HAL_TIM_Base_Start_IT+0x38>
 8003ace:	4a0e      	ldr	r2, [pc, #56]	; (8003b08 <HAL_TIM_Base_Start_IT+0x60>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d005      	beq.n	8003ae0 <HAL_TIM_Base_Start_IT+0x38>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003adc:	2000      	movs	r0, #0
 8003ade:	e00b      	b.n	8003af8 <HAL_TIM_Base_Start_IT+0x50>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ae0:	6899      	ldr	r1, [r3, #8]
 8003ae2:	2207      	movs	r2, #7
 8003ae4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ae6:	2a06      	cmp	r2, #6
 8003ae8:	d007      	beq.n	8003afa <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	2101      	movs	r1, #1
 8003aee:	430a      	orrs	r2, r1
 8003af0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003af2:	2000      	movs	r0, #0
 8003af4:	e000      	b.n	8003af8 <HAL_TIM_Base_Start_IT+0x50>
    return HAL_ERROR;
 8003af6:	2001      	movs	r0, #1
}
 8003af8:	4770      	bx	lr
  return HAL_OK;
 8003afa:	2000      	movs	r0, #0
 8003afc:	e7fc      	b.n	8003af8 <HAL_TIM_Base_Start_IT+0x50>
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	40012c00 	.word	0x40012c00
 8003b04:	40000400 	.word	0x40000400
 8003b08:	40014000 	.word	0x40014000

08003b0c <HAL_TIM_Base_Stop_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003b0c:	6802      	ldr	r2, [r0, #0]
 8003b0e:	68d3      	ldr	r3, [r2, #12]
 8003b10:	2101      	movs	r1, #1
 8003b12:	438b      	bics	r3, r1
 8003b14:	60d3      	str	r3, [r2, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003b16:	6803      	ldr	r3, [r0, #0]
 8003b18:	6a19      	ldr	r1, [r3, #32]
 8003b1a:	4a08      	ldr	r2, [pc, #32]	; (8003b3c <HAL_TIM_Base_Stop_IT+0x30>)
 8003b1c:	4211      	tst	r1, r2
 8003b1e:	d107      	bne.n	8003b30 <HAL_TIM_Base_Stop_IT+0x24>
 8003b20:	6a19      	ldr	r1, [r3, #32]
 8003b22:	4a07      	ldr	r2, [pc, #28]	; (8003b40 <HAL_TIM_Base_Stop_IT+0x34>)
 8003b24:	4211      	tst	r1, r2
 8003b26:	d103      	bne.n	8003b30 <HAL_TIM_Base_Stop_IT+0x24>
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	2101      	movs	r1, #1
 8003b2c:	438a      	bics	r2, r1
 8003b2e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003b30:	233d      	movs	r3, #61	; 0x3d
 8003b32:	2201      	movs	r2, #1
 8003b34:	54c2      	strb	r2, [r0, r3]

  /* Return function status */
  return HAL_OK;
}
 8003b36:	2000      	movs	r0, #0
 8003b38:	4770      	bx	lr
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	00001111 	.word	0x00001111
 8003b40:	00000444 	.word	0x00000444

08003b44 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b44:	4770      	bx	lr

08003b46 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b46:	4770      	bx	lr

08003b48 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b48:	4770      	bx	lr

08003b4a <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b4a:	4770      	bx	lr

08003b4c <HAL_TIM_IRQHandler>:
{
 8003b4c:	b570      	push	{r4, r5, r6, lr}
 8003b4e:	0004      	movs	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8003b50:	6803      	ldr	r3, [r0, #0]
 8003b52:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b54:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b56:	07aa      	lsls	r2, r5, #30
 8003b58:	d50e      	bpl.n	8003b78 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b5a:	07b2      	lsls	r2, r6, #30
 8003b5c:	d50c      	bpl.n	8003b78 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b5e:	2203      	movs	r2, #3
 8003b60:	4252      	negs	r2, r2
 8003b62:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b64:	2301      	movs	r3, #1
 8003b66:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b68:	6803      	ldr	r3, [r0, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	079b      	lsls	r3, r3, #30
 8003b6e:	d051      	beq.n	8003c14 <HAL_TIM_IRQHandler+0xc8>
          HAL_TIM_IC_CaptureCallback(htim);
 8003b70:	f7ff ffe9 	bl	8003b46 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b74:	2300      	movs	r3, #0
 8003b76:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b78:	076b      	lsls	r3, r5, #29
 8003b7a:	d512      	bpl.n	8003ba2 <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b7c:	0773      	lsls	r3, r6, #29
 8003b7e:	d510      	bpl.n	8003ba2 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	2205      	movs	r2, #5
 8003b84:	4252      	negs	r2, r2
 8003b86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b88:	2302      	movs	r3, #2
 8003b8a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b8c:	6823      	ldr	r3, [r4, #0]
 8003b8e:	699a      	ldr	r2, [r3, #24]
 8003b90:	23c0      	movs	r3, #192	; 0xc0
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	421a      	tst	r2, r3
 8003b96:	d043      	beq.n	8003c20 <HAL_TIM_IRQHandler+0xd4>
        HAL_TIM_IC_CaptureCallback(htim);
 8003b98:	0020      	movs	r0, r4
 8003b9a:	f7ff ffd4 	bl	8003b46 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ba2:	072b      	lsls	r3, r5, #28
 8003ba4:	d510      	bpl.n	8003bc8 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ba6:	0733      	lsls	r3, r6, #28
 8003ba8:	d50e      	bpl.n	8003bc8 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003baa:	6823      	ldr	r3, [r4, #0]
 8003bac:	2209      	movs	r2, #9
 8003bae:	4252      	negs	r2, r2
 8003bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bb2:	2304      	movs	r3, #4
 8003bb4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bb6:	6823      	ldr	r3, [r4, #0]
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	079b      	lsls	r3, r3, #30
 8003bbc:	d037      	beq.n	8003c2e <HAL_TIM_IRQHandler+0xe2>
        HAL_TIM_IC_CaptureCallback(htim);
 8003bbe:	0020      	movs	r0, r4
 8003bc0:	f7ff ffc1 	bl	8003b46 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003bc8:	06eb      	lsls	r3, r5, #27
 8003bca:	d512      	bpl.n	8003bf2 <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003bcc:	06f3      	lsls	r3, r6, #27
 8003bce:	d510      	bpl.n	8003bf2 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	2211      	movs	r2, #17
 8003bd4:	4252      	negs	r2, r2
 8003bd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bd8:	2308      	movs	r3, #8
 8003bda:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bdc:	6823      	ldr	r3, [r4, #0]
 8003bde:	69da      	ldr	r2, [r3, #28]
 8003be0:	23c0      	movs	r3, #192	; 0xc0
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	421a      	tst	r2, r3
 8003be6:	d029      	beq.n	8003c3c <HAL_TIM_IRQHandler+0xf0>
        HAL_TIM_IC_CaptureCallback(htim);
 8003be8:	0020      	movs	r0, r4
 8003bea:	f7ff ffac 	bl	8003b46 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003bf2:	07eb      	lsls	r3, r5, #31
 8003bf4:	d501      	bpl.n	8003bfa <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003bf6:	07f3      	lsls	r3, r6, #31
 8003bf8:	d427      	bmi.n	8003c4a <HAL_TIM_IRQHandler+0xfe>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003bfa:	062b      	lsls	r3, r5, #24
 8003bfc:	d501      	bpl.n	8003c02 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bfe:	0633      	lsls	r3, r6, #24
 8003c00:	d42b      	bmi.n	8003c5a <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c02:	066b      	lsls	r3, r5, #25
 8003c04:	d501      	bpl.n	8003c0a <HAL_TIM_IRQHandler+0xbe>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c06:	0673      	lsls	r3, r6, #25
 8003c08:	d42f      	bmi.n	8003c6a <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c0a:	06ab      	lsls	r3, r5, #26
 8003c0c:	d501      	bpl.n	8003c12 <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c0e:	06b3      	lsls	r3, r6, #26
 8003c10:	d433      	bmi.n	8003c7a <HAL_TIM_IRQHandler+0x12e>
}
 8003c12:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c14:	f7ff ff96 	bl	8003b44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c18:	0020      	movs	r0, r4
 8003c1a:	f7ff ff95 	bl	8003b48 <HAL_TIM_PWM_PulseFinishedCallback>
 8003c1e:	e7a9      	b.n	8003b74 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c20:	0020      	movs	r0, r4
 8003c22:	f7ff ff8f 	bl	8003b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c26:	0020      	movs	r0, r4
 8003c28:	f7ff ff8e 	bl	8003b48 <HAL_TIM_PWM_PulseFinishedCallback>
 8003c2c:	e7b7      	b.n	8003b9e <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2e:	0020      	movs	r0, r4
 8003c30:	f7ff ff88 	bl	8003b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c34:	0020      	movs	r0, r4
 8003c36:	f7ff ff87 	bl	8003b48 <HAL_TIM_PWM_PulseFinishedCallback>
 8003c3a:	e7c3      	b.n	8003bc4 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c3c:	0020      	movs	r0, r4
 8003c3e:	f7ff ff81 	bl	8003b44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c42:	0020      	movs	r0, r4
 8003c44:	f7ff ff80 	bl	8003b48 <HAL_TIM_PWM_PulseFinishedCallback>
 8003c48:	e7d1      	b.n	8003bee <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c4a:	6823      	ldr	r3, [r4, #0]
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	4252      	negs	r2, r2
 8003c50:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c52:	0020      	movs	r0, r4
 8003c54:	f002 fee0 	bl	8006a18 <HAL_TIM_PeriodElapsedCallback>
 8003c58:	e7cf      	b.n	8003bfa <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	2281      	movs	r2, #129	; 0x81
 8003c5e:	4252      	negs	r2, r2
 8003c60:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003c62:	0020      	movs	r0, r4
 8003c64:	f000 f88d 	bl	8003d82 <HAL_TIMEx_BreakCallback>
 8003c68:	e7cb      	b.n	8003c02 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c6a:	6823      	ldr	r3, [r4, #0]
 8003c6c:	2241      	movs	r2, #65	; 0x41
 8003c6e:	4252      	negs	r2, r2
 8003c70:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003c72:	0020      	movs	r0, r4
 8003c74:	f7ff ff69 	bl	8003b4a <HAL_TIM_TriggerCallback>
 8003c78:	e7c7      	b.n	8003c0a <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c7a:	6823      	ldr	r3, [r4, #0]
 8003c7c:	2221      	movs	r2, #33	; 0x21
 8003c7e:	4252      	negs	r2, r2
 8003c80:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003c82:	0020      	movs	r0, r4
 8003c84:	f000 f87c 	bl	8003d80 <HAL_TIMEx_CommutCallback>
}
 8003c88:	e7c3      	b.n	8003c12 <HAL_TIM_IRQHandler+0xc6>
	...

08003c8c <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c8c:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c8e:	4a1f      	ldr	r2, [pc, #124]	; (8003d0c <TIM_Base_SetConfig+0x80>)
 8003c90:	4290      	cmp	r0, r2
 8003c92:	d002      	beq.n	8003c9a <TIM_Base_SetConfig+0xe>
 8003c94:	4a1e      	ldr	r2, [pc, #120]	; (8003d10 <TIM_Base_SetConfig+0x84>)
 8003c96:	4290      	cmp	r0, r2
 8003c98:	d103      	bne.n	8003ca2 <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c9a:	2270      	movs	r2, #112	; 0x70
 8003c9c:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8003c9e:	684a      	ldr	r2, [r1, #4]
 8003ca0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ca2:	4a1a      	ldr	r2, [pc, #104]	; (8003d0c <TIM_Base_SetConfig+0x80>)
 8003ca4:	4290      	cmp	r0, r2
 8003ca6:	d00e      	beq.n	8003cc6 <TIM_Base_SetConfig+0x3a>
 8003ca8:	4a19      	ldr	r2, [pc, #100]	; (8003d10 <TIM_Base_SetConfig+0x84>)
 8003caa:	4290      	cmp	r0, r2
 8003cac:	d00b      	beq.n	8003cc6 <TIM_Base_SetConfig+0x3a>
 8003cae:	4a19      	ldr	r2, [pc, #100]	; (8003d14 <TIM_Base_SetConfig+0x88>)
 8003cb0:	4290      	cmp	r0, r2
 8003cb2:	d008      	beq.n	8003cc6 <TIM_Base_SetConfig+0x3a>
 8003cb4:	4a18      	ldr	r2, [pc, #96]	; (8003d18 <TIM_Base_SetConfig+0x8c>)
 8003cb6:	4290      	cmp	r0, r2
 8003cb8:	d005      	beq.n	8003cc6 <TIM_Base_SetConfig+0x3a>
 8003cba:	4a18      	ldr	r2, [pc, #96]	; (8003d1c <TIM_Base_SetConfig+0x90>)
 8003cbc:	4290      	cmp	r0, r2
 8003cbe:	d002      	beq.n	8003cc6 <TIM_Base_SetConfig+0x3a>
 8003cc0:	4a17      	ldr	r2, [pc, #92]	; (8003d20 <TIM_Base_SetConfig+0x94>)
 8003cc2:	4290      	cmp	r0, r2
 8003cc4:	d103      	bne.n	8003cce <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cc6:	4a17      	ldr	r2, [pc, #92]	; (8003d24 <TIM_Base_SetConfig+0x98>)
 8003cc8:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cca:	68ca      	ldr	r2, [r1, #12]
 8003ccc:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cce:	2280      	movs	r2, #128	; 0x80
 8003cd0:	4393      	bics	r3, r2
 8003cd2:	694a      	ldr	r2, [r1, #20]
 8003cd4:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cd6:	688a      	ldr	r2, [r1, #8]
 8003cd8:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cda:	680a      	ldr	r2, [r1, #0]
 8003cdc:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cde:	4a0b      	ldr	r2, [pc, #44]	; (8003d0c <TIM_Base_SetConfig+0x80>)
 8003ce0:	4290      	cmp	r0, r2
 8003ce2:	d008      	beq.n	8003cf6 <TIM_Base_SetConfig+0x6a>
 8003ce4:	4a0c      	ldr	r2, [pc, #48]	; (8003d18 <TIM_Base_SetConfig+0x8c>)
 8003ce6:	4290      	cmp	r0, r2
 8003ce8:	d005      	beq.n	8003cf6 <TIM_Base_SetConfig+0x6a>
 8003cea:	4a0c      	ldr	r2, [pc, #48]	; (8003d1c <TIM_Base_SetConfig+0x90>)
 8003cec:	4290      	cmp	r0, r2
 8003cee:	d002      	beq.n	8003cf6 <TIM_Base_SetConfig+0x6a>
 8003cf0:	4a0b      	ldr	r2, [pc, #44]	; (8003d20 <TIM_Base_SetConfig+0x94>)
 8003cf2:	4290      	cmp	r0, r2
 8003cf4:	d101      	bne.n	8003cfa <TIM_Base_SetConfig+0x6e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cf6:	690a      	ldr	r2, [r1, #16]
 8003cf8:	6302      	str	r2, [r0, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003cfa:	6802      	ldr	r2, [r0, #0]
 8003cfc:	2104      	movs	r1, #4
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d02:	2201      	movs	r2, #1
 8003d04:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 8003d06:	6003      	str	r3, [r0, #0]
}
 8003d08:	4770      	bx	lr
 8003d0a:	46c0      	nop			; (mov r8, r8)
 8003d0c:	40012c00 	.word	0x40012c00
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40002000 	.word	0x40002000
 8003d18:	40014000 	.word	0x40014000
 8003d1c:	40014400 	.word	0x40014400
 8003d20:	40014800 	.word	0x40014800
 8003d24:	fffffcff 	.word	0xfffffcff

08003d28 <HAL_TIM_Base_Init>:
{
 8003d28:	b570      	push	{r4, r5, r6, lr}
 8003d2a:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003d2c:	d026      	beq.n	8003d7c <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003d2e:	233d      	movs	r3, #61	; 0x3d
 8003d30:	5cc3      	ldrb	r3, [r0, r3]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d01c      	beq.n	8003d70 <HAL_TIM_Base_Init+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8003d36:	253d      	movs	r5, #61	; 0x3d
 8003d38:	2302      	movs	r3, #2
 8003d3a:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d3c:	0021      	movs	r1, r4
 8003d3e:	c901      	ldmia	r1!, {r0}
 8003d40:	f7ff ffa4 	bl	8003c8c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d44:	2301      	movs	r3, #1
 8003d46:	2246      	movs	r2, #70	; 0x46
 8003d48:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d4a:	3a08      	subs	r2, #8
 8003d4c:	54a3      	strb	r3, [r4, r2]
 8003d4e:	3201      	adds	r2, #1
 8003d50:	54a3      	strb	r3, [r4, r2]
 8003d52:	3201      	adds	r2, #1
 8003d54:	54a3      	strb	r3, [r4, r2]
 8003d56:	3201      	adds	r2, #1
 8003d58:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d5a:	3201      	adds	r2, #1
 8003d5c:	54a3      	strb	r3, [r4, r2]
 8003d5e:	3201      	adds	r2, #1
 8003d60:	54a3      	strb	r3, [r4, r2]
 8003d62:	3201      	adds	r2, #1
 8003d64:	54a3      	strb	r3, [r4, r2]
 8003d66:	3201      	adds	r2, #1
 8003d68:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8003d6a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003d6c:	2000      	movs	r0, #0
}
 8003d6e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003d70:	333c      	adds	r3, #60	; 0x3c
 8003d72:	2200      	movs	r2, #0
 8003d74:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8003d76:	f002 f941 	bl	8005ffc <HAL_TIM_Base_MspInit>
 8003d7a:	e7dc      	b.n	8003d36 <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8003d7c:	2001      	movs	r0, #1
 8003d7e:	e7f6      	b.n	8003d6e <HAL_TIM_Base_Init+0x46>

08003d80 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d80:	4770      	bx	lr

08003d82 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d82:	4770      	bx	lr

08003d84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d84:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d86:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d90:	6801      	ldr	r1, [r0, #0]
 8003d92:	680b      	ldr	r3, [r1, #0]
 8003d94:	4d12      	ldr	r5, [pc, #72]	; (8003de0 <UART_EndRxTransfer+0x5c>)
 8003d96:	402b      	ands	r3, r5
 8003d98:	600b      	str	r3, [r1, #0]
 8003d9a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d9e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da2:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da6:	6801      	ldr	r1, [r0, #0]
 8003da8:	688b      	ldr	r3, [r1, #8]
 8003daa:	4393      	bics	r3, r2
 8003dac:	608b      	str	r3, [r1, #8]
 8003dae:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003db2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d006      	beq.n	8003dc6 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003db8:	2380      	movs	r3, #128	; 0x80
 8003dba:	2220      	movs	r2, #32
 8003dbc:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003dc2:	6683      	str	r3, [r0, #104]	; 0x68
}
 8003dc4:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dc6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dca:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dce:	6802      	ldr	r2, [r0, #0]
 8003dd0:	6813      	ldr	r3, [r2, #0]
 8003dd2:	2410      	movs	r4, #16
 8003dd4:	43a3      	bics	r3, r4
 8003dd6:	6013      	str	r3, [r2, #0]
 8003dd8:	f381 8810 	msr	PRIMASK, r1
}
 8003ddc:	e7ec      	b.n	8003db8 <UART_EndRxTransfer+0x34>
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	fffffedf 	.word	0xfffffedf

08003de4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003de4:	b530      	push	{r4, r5, lr}
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003de6:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003de8:	2b21      	cmp	r3, #33	; 0x21
 8003dea:	d000      	beq.n	8003dee <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003dec:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 8003dee:	3331      	adds	r3, #49	; 0x31
 8003df0:	5ac3      	ldrh	r3, [r0, r3]
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d117      	bne.n	8003e28 <UART_TxISR_8BIT+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003df8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003e02:	6801      	ldr	r1, [r0, #0]
 8003e04:	680b      	ldr	r3, [r1, #0]
 8003e06:	2580      	movs	r5, #128	; 0x80
 8003e08:	43ab      	bics	r3, r5
 8003e0a:	600b      	str	r3, [r1, #0]
 8003e0c:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e10:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e14:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e18:	6802      	ldr	r2, [r0, #0]
 8003e1a:	6813      	ldr	r3, [r2, #0]
 8003e1c:	2040      	movs	r0, #64	; 0x40
 8003e1e:	4303      	orrs	r3, r0
 8003e20:	6013      	str	r3, [r2, #0]
 8003e22:	f381 8810 	msr	PRIMASK, r1
}
 8003e26:	e7e1      	b.n	8003dec <UART_TxISR_8BIT+0x8>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003e28:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	6802      	ldr	r2, [r0, #0]
 8003e2e:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003e30:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003e32:	3301      	adds	r3, #1
 8003e34:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8003e36:	2252      	movs	r2, #82	; 0x52
 8003e38:	5a83      	ldrh	r3, [r0, r2]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	5283      	strh	r3, [r0, r2]
}
 8003e40:	e7d4      	b.n	8003dec <UART_TxISR_8BIT+0x8>

08003e42 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003e42:	b530      	push	{r4, r5, lr}
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e44:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003e46:	2b21      	cmp	r3, #33	; 0x21
 8003e48:	d000      	beq.n	8003e4c <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003e4a:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 8003e4c:	3331      	adds	r3, #49	; 0x31
 8003e4e:	5ac3      	ldrh	r3, [r0, r3]
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d117      	bne.n	8003e86 <UART_TxISR_16BIT+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e56:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003e60:	6801      	ldr	r1, [r0, #0]
 8003e62:	680b      	ldr	r3, [r1, #0]
 8003e64:	2580      	movs	r5, #128	; 0x80
 8003e66:	43ab      	bics	r3, r5
 8003e68:	600b      	str	r3, [r1, #0]
 8003e6a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e6e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e72:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e76:	6802      	ldr	r2, [r0, #0]
 8003e78:	6813      	ldr	r3, [r2, #0]
 8003e7a:	2040      	movs	r0, #64	; 0x40
 8003e7c:	4303      	orrs	r3, r0
 8003e7e:	6013      	str	r3, [r2, #0]
 8003e80:	f381 8810 	msr	PRIMASK, r1
}
 8003e84:	e7e1      	b.n	8003e4a <UART_TxISR_16BIT+0x8>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003e86:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003e88:	881b      	ldrh	r3, [r3, #0]
 8003e8a:	05db      	lsls	r3, r3, #23
 8003e8c:	0ddb      	lsrs	r3, r3, #23
 8003e8e:	6802      	ldr	r2, [r0, #0]
 8003e90:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8003e92:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003e94:	3302      	adds	r3, #2
 8003e96:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8003e98:	2252      	movs	r2, #82	; 0x52
 8003e9a:	5a83      	ldrh	r3, [r0, r2]
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	5283      	strh	r3, [r0, r2]
}
 8003ea2:	e7d2      	b.n	8003e4a <UART_TxISR_16BIT+0x8>

08003ea4 <HAL_UART_Transmit_IT>:
{
 8003ea4:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8003ea6:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003ea8:	2b20      	cmp	r3, #32
 8003eaa:	d131      	bne.n	8003f10 <HAL_UART_Transmit_IT+0x6c>
    if ((pData == NULL) || (Size == 0U))
 8003eac:	2900      	cmp	r1, #0
 8003eae:	d031      	beq.n	8003f14 <HAL_UART_Transmit_IT+0x70>
 8003eb0:	2a00      	cmp	r2, #0
 8003eb2:	d031      	beq.n	8003f18 <HAL_UART_Transmit_IT+0x74>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eb4:	6883      	ldr	r3, [r0, #8]
 8003eb6:	2480      	movs	r4, #128	; 0x80
 8003eb8:	0164      	lsls	r4, r4, #5
 8003eba:	42a3      	cmp	r3, r4
 8003ebc:	d104      	bne.n	8003ec8 <HAL_UART_Transmit_IT+0x24>
 8003ebe:	6904      	ldr	r4, [r0, #16]
 8003ec0:	2c00      	cmp	r4, #0
 8003ec2:	d101      	bne.n	8003ec8 <HAL_UART_Transmit_IT+0x24>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003ec4:	07cc      	lsls	r4, r1, #31
 8003ec6:	d429      	bmi.n	8003f1c <HAL_UART_Transmit_IT+0x78>
    huart->pTxBuffPtr  = pData;
 8003ec8:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003eca:	2150      	movs	r1, #80	; 0x50
 8003ecc:	5242      	strh	r2, [r0, r1]
    huart->TxXferCount = Size;
 8003ece:	3102      	adds	r1, #2
 8003ed0:	5242      	strh	r2, [r0, r1]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed2:	2284      	movs	r2, #132	; 0x84
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	5081      	str	r1, [r0, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ed8:	3a63      	subs	r2, #99	; 0x63
 8003eda:	67c2      	str	r2, [r0, #124]	; 0x7c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003edc:	2280      	movs	r2, #128	; 0x80
 8003ede:	0152      	lsls	r2, r2, #5
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d00f      	beq.n	8003f04 <HAL_UART_Transmit_IT+0x60>
      huart->TxISR = UART_TxISR_8BIT;
 8003ee4:	4b0e      	ldr	r3, [pc, #56]	; (8003f20 <HAL_UART_Transmit_IT+0x7c>)
 8003ee6:	66c3      	str	r3, [r0, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ee8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eec:	2301      	movs	r3, #1
 8003eee:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003ef2:	6802      	ldr	r2, [r0, #0]
 8003ef4:	6813      	ldr	r3, [r2, #0]
 8003ef6:	2080      	movs	r0, #128	; 0x80
 8003ef8:	4303      	orrs	r3, r0
 8003efa:	6013      	str	r3, [r2, #0]
 8003efc:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8003f00:	2000      	movs	r0, #0
 8003f02:	e006      	b.n	8003f12 <HAL_UART_Transmit_IT+0x6e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f04:	6903      	ldr	r3, [r0, #16]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1ec      	bne.n	8003ee4 <HAL_UART_Transmit_IT+0x40>
      huart->TxISR = UART_TxISR_16BIT;
 8003f0a:	4b06      	ldr	r3, [pc, #24]	; (8003f24 <HAL_UART_Transmit_IT+0x80>)
 8003f0c:	66c3      	str	r3, [r0, #108]	; 0x6c
 8003f0e:	e7eb      	b.n	8003ee8 <HAL_UART_Transmit_IT+0x44>
    return HAL_BUSY;
 8003f10:	2002      	movs	r0, #2
}
 8003f12:	bd10      	pop	{r4, pc}
      return HAL_ERROR;
 8003f14:	2001      	movs	r0, #1
 8003f16:	e7fc      	b.n	8003f12 <HAL_UART_Transmit_IT+0x6e>
 8003f18:	2001      	movs	r0, #1
 8003f1a:	e7fa      	b.n	8003f12 <HAL_UART_Transmit_IT+0x6e>
        return  HAL_ERROR;
 8003f1c:	2001      	movs	r0, #1
 8003f1e:	e7f8      	b.n	8003f12 <HAL_UART_Transmit_IT+0x6e>
 8003f20:	08003de5 	.word	0x08003de5
 8003f24:	08003e43 	.word	0x08003e43

08003f28 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f28:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f2a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f2e:	2301      	movs	r3, #1
 8003f30:	f383 8810 	msr	PRIMASK, r3
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f34:	6802      	ldr	r2, [r0, #0]
 8003f36:	6813      	ldr	r3, [r2, #0]
 8003f38:	2440      	movs	r4, #64	; 0x40
 8003f3a:	43a3      	bics	r3, r4
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	f381 8810 	msr	PRIMASK, r1

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f42:	2320      	movs	r3, #32
 8003f44:	67c3      	str	r3, [r0, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003f46:	2300      	movs	r3, #0
 8003f48:	66c3      	str	r3, [r0, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f4a:	f002 fd1f 	bl	800698c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f4e:	bd10      	pop	{r4, pc}

08003f50 <HAL_UART_ErrorCallback>:
}
 8003f50:	4770      	bx	lr

08003f52 <UART_DMAAbortOnError>:
{
 8003f52:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f54:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8003f56:	235a      	movs	r3, #90	; 0x5a
 8003f58:	2200      	movs	r2, #0
 8003f5a:	52c2      	strh	r2, [r0, r3]
  HAL_UART_ErrorCallback(huart);
 8003f5c:	f7ff fff8 	bl	8003f50 <HAL_UART_ErrorCallback>
}
 8003f60:	bd10      	pop	{r4, pc}

08003f62 <HAL_UART_AbortTransmitCpltCallback>:
}
 8003f62:	4770      	bx	lr

08003f64 <HAL_UART_AbortTransmit_IT>:
{
 8003f64:	b510      	push	{r4, lr}
 8003f66:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f68:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003f72:	6802      	ldr	r2, [r0, #0]
 8003f74:	6813      	ldr	r3, [r2, #0]
 8003f76:	20c0      	movs	r0, #192	; 0xc0
 8003f78:	4383      	bics	r3, r0
 8003f7a:	6013      	str	r3, [r2, #0]
 8003f7c:	f381 8810 	msr	PRIMASK, r1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	061b      	lsls	r3, r3, #24
 8003f86:	d523      	bpl.n	8003fd0 <HAL_UART_AbortTransmit_IT+0x6c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f88:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f92:	6822      	ldr	r2, [r4, #0]
 8003f94:	6893      	ldr	r3, [r2, #8]
 8003f96:	3840      	subs	r0, #64	; 0x40
 8003f98:	4383      	bics	r3, r0
 8003f9a:	6093      	str	r3, [r2, #8]
 8003f9c:	f381 8810 	msr	PRIMASK, r1
    if (huart->hdmatx != NULL)
 8003fa0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00a      	beq.n	8003fbc <HAL_UART_AbortTransmit_IT+0x58>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8003fa6:	4a10      	ldr	r2, [pc, #64]	; (8003fe8 <HAL_UART_AbortTransmit_IT+0x84>)
 8003fa8:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8003faa:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8003fac:	f7ff f823 	bl	8002ff6 <HAL_DMA_Abort_IT>
 8003fb0:	2800      	cmp	r0, #0
 8003fb2:	d016      	beq.n	8003fe2 <HAL_UART_AbortTransmit_IT+0x7e>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8003fb4:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8003fb6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003fb8:	4798      	blx	r3
 8003fba:	e012      	b.n	8003fe2 <HAL_UART_AbortTransmit_IT+0x7e>
      huart->TxXferCount = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	2252      	movs	r2, #82	; 0x52
 8003fc0:	52a3      	strh	r3, [r4, r2]
      huart->TxISR = NULL;
 8003fc2:	66e3      	str	r3, [r4, #108]	; 0x6c
      huart->gState = HAL_UART_STATE_READY;
 8003fc4:	3320      	adds	r3, #32
 8003fc6:	67e3      	str	r3, [r4, #124]	; 0x7c
      HAL_UART_AbortTransmitCpltCallback(huart);
 8003fc8:	0020      	movs	r0, r4
 8003fca:	f7ff ffca 	bl	8003f62 <HAL_UART_AbortTransmitCpltCallback>
 8003fce:	e008      	b.n	8003fe2 <HAL_UART_AbortTransmit_IT+0x7e>
    huart->TxXferCount = 0U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	2252      	movs	r2, #82	; 0x52
 8003fd4:	52a3      	strh	r3, [r4, r2]
    huart->TxISR = NULL;
 8003fd6:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_READY;
 8003fd8:	3320      	adds	r3, #32
 8003fda:	67e3      	str	r3, [r4, #124]	; 0x7c
    HAL_UART_AbortTransmitCpltCallback(huart);
 8003fdc:	0020      	movs	r0, r4
 8003fde:	f7ff ffc0 	bl	8003f62 <HAL_UART_AbortTransmitCpltCallback>
}
 8003fe2:	2000      	movs	r0, #0
 8003fe4:	bd10      	pop	{r4, pc}
 8003fe6:	46c0      	nop			; (mov r8, r8)
 8003fe8:	08003fed 	.word	0x08003fed

08003fec <UART_DMATxOnlyAbortCallback>:
{
 8003fec:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fee:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->TxXferCount = 0U;
 8003ff0:	2352      	movs	r3, #82	; 0x52
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	52c2      	strh	r2, [r0, r3]
  huart->gState = HAL_UART_STATE_READY;
 8003ff6:	3b32      	subs	r3, #50	; 0x32
 8003ff8:	67c3      	str	r3, [r0, #124]	; 0x7c
  HAL_UART_AbortTransmitCpltCallback(huart);
 8003ffa:	f7ff ffb2 	bl	8003f62 <HAL_UART_AbortTransmitCpltCallback>
}
 8003ffe:	bd10      	pop	{r4, pc}

08004000 <HAL_UART_AbortReceiveCpltCallback>:
}
 8004000:	4770      	bx	lr
	...

08004004 <HAL_UART_AbortReceive_IT>:
{
 8004004:	b570      	push	{r4, r5, r6, lr}
 8004006:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004008:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800400c:	2201      	movs	r2, #1
 800400e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004012:	6821      	ldr	r1, [r4, #0]
 8004014:	680b      	ldr	r3, [r1, #0]
 8004016:	4d2f      	ldr	r5, [pc, #188]	; (80040d4 <HAL_UART_AbortReceive_IT+0xd0>)
 8004018:	402b      	ands	r3, r5
 800401a:	600b      	str	r3, [r1, #0]
 800401c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004020:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004024:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004028:	6821      	ldr	r1, [r4, #0]
 800402a:	688b      	ldr	r3, [r1, #8]
 800402c:	4393      	bics	r3, r2
 800402e:	608b      	str	r3, [r1, #8]
 8004030:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004034:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004036:	2b01      	cmp	r3, #1
 8004038:	d01d      	beq.n	8004076 <HAL_UART_AbortReceive_IT+0x72>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800403a:	6823      	ldr	r3, [r4, #0]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	0652      	lsls	r2, r2, #25
 8004040:	d539      	bpl.n	80040b6 <HAL_UART_AbortReceive_IT+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004042:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004046:	2301      	movs	r3, #1
 8004048:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800404c:	6822      	ldr	r2, [r4, #0]
 800404e:	6893      	ldr	r3, [r2, #8]
 8004050:	2040      	movs	r0, #64	; 0x40
 8004052:	4383      	bics	r3, r0
 8004054:	6093      	str	r3, [r2, #8]
 8004056:	f381 8810 	msr	PRIMASK, r1
    if (huart->hdmarx != NULL)
 800405a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800405c:	2b00      	cmp	r3, #0
 800405e:	d016      	beq.n	800408e <HAL_UART_AbortReceive_IT+0x8a>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004060:	4a1d      	ldr	r2, [pc, #116]	; (80040d8 <HAL_UART_AbortReceive_IT+0xd4>)
 8004062:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004064:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8004066:	f7fe ffc6 	bl	8002ff6 <HAL_DMA_Abort_IT>
 800406a:	2800      	cmp	r0, #0
 800406c:	d030      	beq.n	80040d0 <HAL_UART_AbortReceive_IT+0xcc>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800406e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8004070:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004072:	4798      	blx	r3
 8004074:	e02c      	b.n	80040d0 <HAL_UART_AbortReceive_IT+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004076:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800407a:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800407e:	6822      	ldr	r2, [r4, #0]
 8004080:	6813      	ldr	r3, [r2, #0]
 8004082:	2010      	movs	r0, #16
 8004084:	4383      	bics	r3, r0
 8004086:	6013      	str	r3, [r2, #0]
 8004088:	f381 8810 	msr	PRIMASK, r1
}
 800408c:	e7d5      	b.n	800403a <HAL_UART_AbortReceive_IT+0x36>
      huart->RxXferCount = 0U;
 800408e:	2300      	movs	r3, #0
 8004090:	225a      	movs	r2, #90	; 0x5a
 8004092:	52a3      	strh	r3, [r4, r2]
      huart->pRxBuffPtr = NULL;
 8004094:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004096:	6822      	ldr	r2, [r4, #0]
 8004098:	210f      	movs	r1, #15
 800409a:	6211      	str	r1, [r2, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800409c:	6821      	ldr	r1, [r4, #0]
 800409e:	698a      	ldr	r2, [r1, #24]
 80040a0:	2008      	movs	r0, #8
 80040a2:	4302      	orrs	r2, r0
 80040a4:	618a      	str	r2, [r1, #24]
      huart->RxState = HAL_UART_STATE_READY;
 80040a6:	2280      	movs	r2, #128	; 0x80
 80040a8:	2120      	movs	r1, #32
 80040aa:	50a1      	str	r1, [r4, r2]
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ac:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_UART_AbortReceiveCpltCallback(huart);
 80040ae:	0020      	movs	r0, r4
 80040b0:	f7ff ffa6 	bl	8004000 <HAL_UART_AbortReceiveCpltCallback>
 80040b4:	e00c      	b.n	80040d0 <HAL_UART_AbortReceive_IT+0xcc>
    huart->RxXferCount = 0U;
 80040b6:	2200      	movs	r2, #0
 80040b8:	215a      	movs	r1, #90	; 0x5a
 80040ba:	5262      	strh	r2, [r4, r1]
    huart->pRxBuffPtr = NULL;
 80040bc:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80040be:	394b      	subs	r1, #75	; 0x4b
 80040c0:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 80040c2:	2380      	movs	r3, #128	; 0x80
 80040c4:	3111      	adds	r1, #17
 80040c6:	50e1      	str	r1, [r4, r3]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c8:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_UART_AbortReceiveCpltCallback(huart);
 80040ca:	0020      	movs	r0, r4
 80040cc:	f7ff ff98 	bl	8004000 <HAL_UART_AbortReceiveCpltCallback>
}
 80040d0:	2000      	movs	r0, #0
 80040d2:	bd70      	pop	{r4, r5, r6, pc}
 80040d4:	fffffedf 	.word	0xfffffedf
 80040d8:	080040dd 	.word	0x080040dd

080040dc <UART_DMARxOnlyAbortCallback>:
{
 80040dc:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040de:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80040e0:	2200      	movs	r2, #0
 80040e2:	235a      	movs	r3, #90	; 0x5a
 80040e4:	52c2      	strh	r2, [r0, r3]
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80040e6:	6803      	ldr	r3, [r0, #0]
 80040e8:	210f      	movs	r1, #15
 80040ea:	6219      	str	r1, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80040ec:	6801      	ldr	r1, [r0, #0]
 80040ee:	698b      	ldr	r3, [r1, #24]
 80040f0:	2408      	movs	r4, #8
 80040f2:	4323      	orrs	r3, r4
 80040f4:	618b      	str	r3, [r1, #24]
  huart->RxState = HAL_UART_STATE_READY;
 80040f6:	2380      	movs	r3, #128	; 0x80
 80040f8:	2120      	movs	r1, #32
 80040fa:	50c1      	str	r1, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040fc:	6602      	str	r2, [r0, #96]	; 0x60
  HAL_UART_AbortReceiveCpltCallback(huart);
 80040fe:	f7ff ff7f 	bl	8004000 <HAL_UART_AbortReceiveCpltCallback>
}
 8004102:	bd10      	pop	{r4, pc}

08004104 <HAL_UARTEx_RxEventCallback>:
}
 8004104:	4770      	bx	lr
	...

08004108 <HAL_UART_IRQHandler>:
{
 8004108:	b570      	push	{r4, r5, r6, lr}
 800410a:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800410c:	6802      	ldr	r2, [r0, #0]
 800410e:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004110:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004112:	6896      	ldr	r6, [r2, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004114:	49ae      	ldr	r1, [pc, #696]	; (80043d0 <HAL_UART_IRQHandler+0x2c8>)
 8004116:	001d      	movs	r5, r3
 8004118:	400d      	ands	r5, r1
  if (errorflags == 0U)
 800411a:	420b      	tst	r3, r1
 800411c:	d103      	bne.n	8004126 <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800411e:	0699      	lsls	r1, r3, #26
 8004120:	d501      	bpl.n	8004126 <HAL_UART_IRQHandler+0x1e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004122:	0681      	lsls	r1, r0, #26
 8004124:	d418      	bmi.n	8004158 <HAL_UART_IRQHandler+0x50>
  if ((errorflags != 0U)
 8004126:	2d00      	cmp	r5, #0
 8004128:	d007      	beq.n	800413a <HAL_UART_IRQHandler+0x32>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800412a:	2101      	movs	r1, #1
 800412c:	000d      	movs	r5, r1
 800412e:	4035      	ands	r5, r6
 8004130:	4231      	tst	r1, r6
 8004132:	d117      	bne.n	8004164 <HAL_UART_IRQHandler+0x5c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004134:	49a7      	ldr	r1, [pc, #668]	; (80043d4 <HAL_UART_IRQHandler+0x2cc>)
 8004136:	4208      	tst	r0, r1
 8004138:	d114      	bne.n	8004164 <HAL_UART_IRQHandler+0x5c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800413a:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800413c:	2901      	cmp	r1, #1
 800413e:	d100      	bne.n	8004142 <HAL_UART_IRQHandler+0x3a>
 8004140:	e093      	b.n	800426a <HAL_UART_IRQHandler+0x162>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004142:	061a      	lsls	r2, r3, #24
 8004144:	d502      	bpl.n	800414c <HAL_UART_IRQHandler+0x44>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004146:	0602      	lsls	r2, r0, #24
 8004148:	d500      	bpl.n	800414c <HAL_UART_IRQHandler+0x44>
 800414a:	e135      	b.n	80043b8 <HAL_UART_IRQHandler+0x2b0>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800414c:	065b      	lsls	r3, r3, #25
 800414e:	d502      	bpl.n	8004156 <HAL_UART_IRQHandler+0x4e>
 8004150:	0643      	lsls	r3, r0, #25
 8004152:	d500      	bpl.n	8004156 <HAL_UART_IRQHandler+0x4e>
 8004154:	e137      	b.n	80043c6 <HAL_UART_IRQHandler+0x2be>
}
 8004156:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8004158:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800415a:	2b00      	cmp	r3, #0
 800415c:	d0fb      	beq.n	8004156 <HAL_UART_IRQHandler+0x4e>
        huart->RxISR(huart);
 800415e:	0020      	movs	r0, r4
 8004160:	4798      	blx	r3
      return;
 8004162:	e7f8      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004164:	07d9      	lsls	r1, r3, #31
 8004166:	d507      	bpl.n	8004178 <HAL_UART_IRQHandler+0x70>
 8004168:	05c1      	lsls	r1, r0, #23
 800416a:	d505      	bpl.n	8004178 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800416c:	2601      	movs	r6, #1
 800416e:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004170:	2184      	movs	r1, #132	; 0x84
 8004172:	5862      	ldr	r2, [r4, r1]
 8004174:	4332      	orrs	r2, r6
 8004176:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004178:	079a      	lsls	r2, r3, #30
 800417a:	d509      	bpl.n	8004190 <HAL_UART_IRQHandler+0x88>
 800417c:	2d00      	cmp	r5, #0
 800417e:	d007      	beq.n	8004190 <HAL_UART_IRQHandler+0x88>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004180:	6822      	ldr	r2, [r4, #0]
 8004182:	2102      	movs	r1, #2
 8004184:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004186:	3182      	adds	r1, #130	; 0x82
 8004188:	5862      	ldr	r2, [r4, r1]
 800418a:	2604      	movs	r6, #4
 800418c:	4332      	orrs	r2, r6
 800418e:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004190:	075a      	lsls	r2, r3, #29
 8004192:	d509      	bpl.n	80041a8 <HAL_UART_IRQHandler+0xa0>
 8004194:	2d00      	cmp	r5, #0
 8004196:	d007      	beq.n	80041a8 <HAL_UART_IRQHandler+0xa0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004198:	6822      	ldr	r2, [r4, #0]
 800419a:	2104      	movs	r1, #4
 800419c:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800419e:	3180      	adds	r1, #128	; 0x80
 80041a0:	5862      	ldr	r2, [r4, r1]
 80041a2:	2602      	movs	r6, #2
 80041a4:	4332      	orrs	r2, r6
 80041a6:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_ORE) != 0U)
 80041a8:	071a      	lsls	r2, r3, #28
 80041aa:	d50a      	bpl.n	80041c2 <HAL_UART_IRQHandler+0xba>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80041ac:	0682      	lsls	r2, r0, #26
 80041ae:	d401      	bmi.n	80041b4 <HAL_UART_IRQHandler+0xac>
 80041b0:	2d00      	cmp	r5, #0
 80041b2:	d006      	beq.n	80041c2 <HAL_UART_IRQHandler+0xba>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041b4:	6822      	ldr	r2, [r4, #0]
 80041b6:	2508      	movs	r5, #8
 80041b8:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041ba:	2184      	movs	r1, #132	; 0x84
 80041bc:	5862      	ldr	r2, [r4, r1]
 80041be:	432a      	orrs	r2, r5
 80041c0:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80041c2:	051a      	lsls	r2, r3, #20
 80041c4:	d50a      	bpl.n	80041dc <HAL_UART_IRQHandler+0xd4>
 80041c6:	0142      	lsls	r2, r0, #5
 80041c8:	d508      	bpl.n	80041dc <HAL_UART_IRQHandler+0xd4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041ca:	6822      	ldr	r2, [r4, #0]
 80041cc:	2180      	movs	r1, #128	; 0x80
 80041ce:	0109      	lsls	r1, r1, #4
 80041d0:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80041d2:	2184      	movs	r1, #132	; 0x84
 80041d4:	5862      	ldr	r2, [r4, r1]
 80041d6:	2520      	movs	r5, #32
 80041d8:	432a      	orrs	r2, r5
 80041da:	5062      	str	r2, [r4, r1]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041dc:	2284      	movs	r2, #132	; 0x84
 80041de:	58a2      	ldr	r2, [r4, r2]
 80041e0:	2a00      	cmp	r2, #0
 80041e2:	d0b8      	beq.n	8004156 <HAL_UART_IRQHandler+0x4e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80041e4:	069b      	lsls	r3, r3, #26
 80041e6:	d506      	bpl.n	80041f6 <HAL_UART_IRQHandler+0xee>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80041e8:	0683      	lsls	r3, r0, #26
 80041ea:	d504      	bpl.n	80041f6 <HAL_UART_IRQHandler+0xee>
        if (huart->RxISR != NULL)
 80041ec:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <HAL_UART_IRQHandler+0xee>
          huart->RxISR(huart);
 80041f2:	0020      	movs	r0, r4
 80041f4:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 80041f6:	2384      	movs	r3, #132	; 0x84
 80041f8:	58e2      	ldr	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041fa:	6823      	ldr	r3, [r4, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	065b      	lsls	r3, r3, #25
 8004200:	d402      	bmi.n	8004208 <HAL_UART_IRQHandler+0x100>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004202:	2328      	movs	r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004204:	4213      	tst	r3, r2
 8004206:	d029      	beq.n	800425c <HAL_UART_IRQHandler+0x154>
        UART_EndRxTransfer(huart);
 8004208:	0020      	movs	r0, r4
 800420a:	f7ff fdbb 	bl	8003d84 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	065b      	lsls	r3, r3, #25
 8004214:	d51e      	bpl.n	8004254 <HAL_UART_IRQHandler+0x14c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004216:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800421a:	2301      	movs	r3, #1
 800421c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004220:	6822      	ldr	r2, [r4, #0]
 8004222:	6893      	ldr	r3, [r2, #8]
 8004224:	2040      	movs	r0, #64	; 0x40
 8004226:	4383      	bics	r3, r0
 8004228:	6093      	str	r3, [r2, #8]
 800422a:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 800422e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00b      	beq.n	800424c <HAL_UART_IRQHandler+0x144>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004234:	4a68      	ldr	r2, [pc, #416]	; (80043d8 <HAL_UART_IRQHandler+0x2d0>)
 8004236:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004238:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800423a:	f7fe fedc 	bl	8002ff6 <HAL_DMA_Abort_IT>
 800423e:	2800      	cmp	r0, #0
 8004240:	d100      	bne.n	8004244 <HAL_UART_IRQHandler+0x13c>
 8004242:	e788      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004244:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8004246:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004248:	4798      	blx	r3
 800424a:	e784      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
            HAL_UART_ErrorCallback(huart);
 800424c:	0020      	movs	r0, r4
 800424e:	f7ff fe7f 	bl	8003f50 <HAL_UART_ErrorCallback>
 8004252:	e780      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
          HAL_UART_ErrorCallback(huart);
 8004254:	0020      	movs	r0, r4
 8004256:	f7ff fe7b 	bl	8003f50 <HAL_UART_ErrorCallback>
 800425a:	e77c      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
        HAL_UART_ErrorCallback(huart);
 800425c:	0020      	movs	r0, r4
 800425e:	f7ff fe77 	bl	8003f50 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004262:	2384      	movs	r3, #132	; 0x84
 8004264:	2200      	movs	r2, #0
 8004266:	50e2      	str	r2, [r4, r3]
    return;
 8004268:	e775      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800426a:	06d9      	lsls	r1, r3, #27
 800426c:	d400      	bmi.n	8004270 <HAL_UART_IRQHandler+0x168>
 800426e:	e768      	b.n	8004142 <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004270:	06c1      	lsls	r1, r0, #27
 8004272:	d400      	bmi.n	8004276 <HAL_UART_IRQHandler+0x16e>
 8004274:	e765      	b.n	8004142 <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004276:	2310      	movs	r3, #16
 8004278:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	065b      	lsls	r3, r3, #25
 8004280:	d55f      	bpl.n	8004342 <HAL_UART_IRQHandler+0x23a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004282:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8004284:	6813      	ldr	r3, [r2, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800428a:	2b00      	cmp	r3, #0
 800428c:	d04a      	beq.n	8004324 <HAL_UART_IRQHandler+0x21c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800428e:	2158      	movs	r1, #88	; 0x58
 8004290:	5a61      	ldrh	r1, [r4, r1]
 8004292:	4299      	cmp	r1, r3
 8004294:	d946      	bls.n	8004324 <HAL_UART_IRQHandler+0x21c>
        huart->RxXferCount = nb_remaining_rx_data;
 8004296:	215a      	movs	r1, #90	; 0x5a
 8004298:	5263      	strh	r3, [r4, r1]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800429a:	6993      	ldr	r3, [r2, #24]
 800429c:	2b20      	cmp	r3, #32
 800429e:	d10b      	bne.n	80042b8 <HAL_UART_IRQHandler+0x1b0>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042a0:	2302      	movs	r3, #2
 80042a2:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042a4:	3356      	adds	r3, #86	; 0x56
 80042a6:	5ae1      	ldrh	r1, [r4, r3]
 80042a8:	3302      	adds	r3, #2
 80042aa:	5ae3      	ldrh	r3, [r4, r3]
 80042ac:	1ac9      	subs	r1, r1, r3
 80042ae:	b289      	uxth	r1, r1
 80042b0:	0020      	movs	r0, r4
 80042b2:	f7ff ff27 	bl	8004104 <HAL_UARTEx_RxEventCallback>
 80042b6:	e74e      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042b8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042bc:	2301      	movs	r3, #1
 80042be:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042c2:	6821      	ldr	r1, [r4, #0]
 80042c4:	680a      	ldr	r2, [r1, #0]
 80042c6:	4d45      	ldr	r5, [pc, #276]	; (80043dc <HAL_UART_IRQHandler+0x2d4>)
 80042c8:	402a      	ands	r2, r5
 80042ca:	600a      	str	r2, [r1, #0]
 80042cc:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042d0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d4:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042d8:	6821      	ldr	r1, [r4, #0]
 80042da:	688a      	ldr	r2, [r1, #8]
 80042dc:	439a      	bics	r2, r3
 80042de:	608a      	str	r2, [r1, #8]
 80042e0:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042e4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e8:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042ec:	6821      	ldr	r1, [r4, #0]
 80042ee:	688a      	ldr	r2, [r1, #8]
 80042f0:	3542      	adds	r5, #66	; 0x42
 80042f2:	35ff      	adds	r5, #255	; 0xff
 80042f4:	43aa      	bics	r2, r5
 80042f6:	608a      	str	r2, [r1, #8]
 80042f8:	f380 8810 	msr	PRIMASK, r0
          huart->RxState = HAL_UART_STATE_READY;
 80042fc:	2280      	movs	r2, #128	; 0x80
 80042fe:	2120      	movs	r1, #32
 8004300:	50a1      	str	r1, [r4, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004302:	2200      	movs	r2, #0
 8004304:	6622      	str	r2, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004306:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800430a:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800430e:	6822      	ldr	r2, [r4, #0]
 8004310:	6813      	ldr	r3, [r2, #0]
 8004312:	2010      	movs	r0, #16
 8004314:	4383      	bics	r3, r0
 8004316:	6013      	str	r3, [r2, #0]
 8004318:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 800431c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800431e:	f7fe fe48 	bl	8002fb2 <HAL_DMA_Abort>
 8004322:	e7bd      	b.n	80042a0 <HAL_UART_IRQHandler+0x198>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004324:	2158      	movs	r1, #88	; 0x58
 8004326:	5a61      	ldrh	r1, [r4, r1]
 8004328:	4299      	cmp	r1, r3
 800432a:	d000      	beq.n	800432e <HAL_UART_IRQHandler+0x226>
 800432c:	e713      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800432e:	6993      	ldr	r3, [r2, #24]
 8004330:	2b20      	cmp	r3, #32
 8004332:	d000      	beq.n	8004336 <HAL_UART_IRQHandler+0x22e>
 8004334:	e70f      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004336:	3b1e      	subs	r3, #30
 8004338:	6663      	str	r3, [r4, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800433a:	0020      	movs	r0, r4
 800433c:	f7ff fee2 	bl	8004104 <HAL_UARTEx_RxEventCallback>
      return;
 8004340:	e709      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004342:	2358      	movs	r3, #88	; 0x58
 8004344:	5ae1      	ldrh	r1, [r4, r3]
 8004346:	3302      	adds	r3, #2
 8004348:	5ae2      	ldrh	r2, [r4, r3]
 800434a:	1a89      	subs	r1, r1, r2
 800434c:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800434e:	5ae3      	ldrh	r3, [r4, r3]
 8004350:	b29b      	uxth	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d100      	bne.n	8004358 <HAL_UART_IRQHandler+0x250>
 8004356:	e6fe      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
          && (nb_rx_data > 0U))
 8004358:	2900      	cmp	r1, #0
 800435a:	d100      	bne.n	800435e <HAL_UART_IRQHandler+0x256>
 800435c:	e6fb      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800435e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004362:	2301      	movs	r3, #1
 8004364:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004368:	6820      	ldr	r0, [r4, #0]
 800436a:	6802      	ldr	r2, [r0, #0]
 800436c:	4e1c      	ldr	r6, [pc, #112]	; (80043e0 <HAL_UART_IRQHandler+0x2d8>)
 800436e:	4032      	ands	r2, r6
 8004370:	6002      	str	r2, [r0, #0]
 8004372:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004376:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800437a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800437e:	6820      	ldr	r0, [r4, #0]
 8004380:	6882      	ldr	r2, [r0, #8]
 8004382:	439a      	bics	r2, r3
 8004384:	6082      	str	r2, [r0, #8]
 8004386:	f385 8810 	msr	PRIMASK, r5
        huart->RxState = HAL_UART_STATE_READY;
 800438a:	2280      	movs	r2, #128	; 0x80
 800438c:	2020      	movs	r0, #32
 800438e:	50a0      	str	r0, [r4, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004390:	2200      	movs	r2, #0
 8004392:	6622      	str	r2, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8004394:	66a2      	str	r2, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004396:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800439a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800439e:	6822      	ldr	r2, [r4, #0]
 80043a0:	6813      	ldr	r3, [r2, #0]
 80043a2:	2510      	movs	r5, #16
 80043a4:	43ab      	bics	r3, r5
 80043a6:	6013      	str	r3, [r2, #0]
 80043a8:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043ac:	2302      	movs	r3, #2
 80043ae:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043b0:	0020      	movs	r0, r4
 80043b2:	f7ff fea7 	bl	8004104 <HAL_UARTEx_RxEventCallback>
      return;
 80043b6:	e6ce      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
    if (huart->TxISR != NULL)
 80043b8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d100      	bne.n	80043c0 <HAL_UART_IRQHandler+0x2b8>
 80043be:	e6ca      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
      huart->TxISR(huart);
 80043c0:	0020      	movs	r0, r4
 80043c2:	4798      	blx	r3
    return;
 80043c4:	e6c7      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
    UART_EndTransmit_IT(huart);
 80043c6:	0020      	movs	r0, r4
 80043c8:	f7ff fdae 	bl	8003f28 <UART_EndTransmit_IT>
    return;
 80043cc:	e6c3      	b.n	8004156 <HAL_UART_IRQHandler+0x4e>
 80043ce:	46c0      	nop			; (mov r8, r8)
 80043d0:	0000080f 	.word	0x0000080f
 80043d4:	04000120 	.word	0x04000120
 80043d8:	08003f53 	.word	0x08003f53
 80043dc:	fffffeff 	.word	0xfffffeff
 80043e0:	fffffedf 	.word	0xfffffedf

080043e4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80043e4:	b570      	push	{r4, r5, r6, lr}
  uint16_t uhMask = huart->Mask;
 80043e6:	235c      	movs	r3, #92	; 0x5c
 80043e8:	5ac3      	ldrh	r3, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80043ea:	2280      	movs	r2, #128	; 0x80
 80043ec:	5882      	ldr	r2, [r0, r2]
 80043ee:	2a22      	cmp	r2, #34	; 0x22
 80043f0:	d005      	beq.n	80043fe <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043f2:	6802      	ldr	r2, [r0, #0]
 80043f4:	6993      	ldr	r3, [r2, #24]
 80043f6:	2108      	movs	r1, #8
 80043f8:	430b      	orrs	r3, r1
 80043fa:	6193      	str	r3, [r2, #24]
  }
}
 80043fc:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80043fe:	6802      	ldr	r2, [r0, #0]
 8004400:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004402:	b2db      	uxtb	r3, r3
 8004404:	4013      	ands	r3, r2
 8004406:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8004408:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 800440a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800440c:	3301      	adds	r3, #1
 800440e:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8004410:	225a      	movs	r2, #90	; 0x5a
 8004412:	5a83      	ldrh	r3, [r0, r2]
 8004414:	3b01      	subs	r3, #1
 8004416:	b29b      	uxth	r3, r3
 8004418:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 800441a:	5a83      	ldrh	r3, [r0, r2]
 800441c:	b29b      	uxth	r3, r3
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1ec      	bne.n	80043fc <UART_RxISR_8BIT+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004422:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004426:	3a59      	subs	r2, #89	; 0x59
 8004428:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800442c:	6801      	ldr	r1, [r0, #0]
 800442e:	680b      	ldr	r3, [r1, #0]
 8004430:	4d21      	ldr	r5, [pc, #132]	; (80044b8 <UART_RxISR_8BIT+0xd4>)
 8004432:	402b      	ands	r3, r5
 8004434:	600b      	str	r3, [r1, #0]
 8004436:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800443a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800443e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004442:	6801      	ldr	r1, [r0, #0]
 8004444:	688b      	ldr	r3, [r1, #8]
 8004446:	4393      	bics	r3, r2
 8004448:	608b      	str	r3, [r1, #8]
 800444a:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 800444e:	2380      	movs	r3, #128	; 0x80
 8004450:	321f      	adds	r2, #31
 8004452:	50c2      	str	r2, [r0, r3]
      huart->RxISR = NULL;
 8004454:	2300      	movs	r3, #0
 8004456:	6683      	str	r3, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004458:	6643      	str	r3, [r0, #100]	; 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800445a:	6803      	ldr	r3, [r0, #0]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	021b      	lsls	r3, r3, #8
 8004460:	d50b      	bpl.n	800447a <UART_RxISR_8BIT+0x96>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004462:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004466:	2301      	movs	r3, #1
 8004468:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800446c:	6802      	ldr	r2, [r0, #0]
 800446e:	6813      	ldr	r3, [r2, #0]
 8004470:	4c12      	ldr	r4, [pc, #72]	; (80044bc <UART_RxISR_8BIT+0xd8>)
 8004472:	4023      	ands	r3, r4
 8004474:	6013      	str	r3, [r2, #0]
 8004476:	f381 8810 	msr	PRIMASK, r1
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800447a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800447c:	2b01      	cmp	r3, #1
 800447e:	d117      	bne.n	80044b0 <UART_RxISR_8BIT+0xcc>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004480:	2300      	movs	r3, #0
 8004482:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004484:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004488:	3301      	adds	r3, #1
 800448a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800448e:	6801      	ldr	r1, [r0, #0]
 8004490:	680b      	ldr	r3, [r1, #0]
 8004492:	2210      	movs	r2, #16
 8004494:	4393      	bics	r3, r2
 8004496:	600b      	str	r3, [r1, #0]
 8004498:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800449c:	6803      	ldr	r3, [r0, #0]
 800449e:	69d9      	ldr	r1, [r3, #28]
 80044a0:	420a      	tst	r2, r1
 80044a2:	d000      	beq.n	80044a6 <UART_RxISR_8BIT+0xc2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80044a4:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044a6:	2358      	movs	r3, #88	; 0x58
 80044a8:	5ac1      	ldrh	r1, [r0, r3]
 80044aa:	f7ff fe2b 	bl	8004104 <HAL_UARTEx_RxEventCallback>
 80044ae:	e7a5      	b.n	80043fc <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 80044b0:	f002 fa80 	bl	80069b4 <HAL_UART_RxCpltCallback>
 80044b4:	e7a2      	b.n	80043fc <UART_RxISR_8BIT+0x18>
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	fffffedf 	.word	0xfffffedf
 80044bc:	fbffffff 	.word	0xfbffffff

080044c0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80044c0:	b570      	push	{r4, r5, r6, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80044c2:	235c      	movs	r3, #92	; 0x5c
 80044c4:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044c6:	3324      	adds	r3, #36	; 0x24
 80044c8:	58c3      	ldr	r3, [r0, r3]
 80044ca:	2b22      	cmp	r3, #34	; 0x22
 80044cc:	d005      	beq.n	80044da <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80044ce:	6802      	ldr	r2, [r0, #0]
 80044d0:	6993      	ldr	r3, [r2, #24]
 80044d2:	2108      	movs	r1, #8
 80044d4:	430b      	orrs	r3, r1
 80044d6:	6193      	str	r3, [r2, #24]
  }
}
 80044d8:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80044da:	6803      	ldr	r3, [r0, #0]
 80044dc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 80044de:	4013      	ands	r3, r2
 80044e0:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80044e2:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 80044e4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80044e6:	3302      	adds	r3, #2
 80044e8:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80044ea:	225a      	movs	r2, #90	; 0x5a
 80044ec:	5a83      	ldrh	r3, [r0, r2]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 80044f4:	5a83      	ldrh	r3, [r0, r2]
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1ed      	bne.n	80044d8 <UART_RxISR_16BIT+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044fc:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004500:	3a59      	subs	r2, #89	; 0x59
 8004502:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004506:	6801      	ldr	r1, [r0, #0]
 8004508:	680b      	ldr	r3, [r1, #0]
 800450a:	4d21      	ldr	r5, [pc, #132]	; (8004590 <UART_RxISR_16BIT+0xd0>)
 800450c:	402b      	ands	r3, r5
 800450e:	600b      	str	r3, [r1, #0]
 8004510:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004514:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004518:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800451c:	6801      	ldr	r1, [r0, #0]
 800451e:	688b      	ldr	r3, [r1, #8]
 8004520:	4393      	bics	r3, r2
 8004522:	608b      	str	r3, [r1, #8]
 8004524:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8004528:	2380      	movs	r3, #128	; 0x80
 800452a:	321f      	adds	r2, #31
 800452c:	50c2      	str	r2, [r0, r3]
      huart->RxISR = NULL;
 800452e:	2300      	movs	r3, #0
 8004530:	6683      	str	r3, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004532:	6643      	str	r3, [r0, #100]	; 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004534:	6803      	ldr	r3, [r0, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	021b      	lsls	r3, r3, #8
 800453a:	d50b      	bpl.n	8004554 <UART_RxISR_16BIT+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800453c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004540:	2301      	movs	r3, #1
 8004542:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004546:	6802      	ldr	r2, [r0, #0]
 8004548:	6813      	ldr	r3, [r2, #0]
 800454a:	4c12      	ldr	r4, [pc, #72]	; (8004594 <UART_RxISR_16BIT+0xd4>)
 800454c:	4023      	ands	r3, r4
 800454e:	6013      	str	r3, [r2, #0]
 8004550:	f381 8810 	msr	PRIMASK, r1
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004554:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004556:	2b01      	cmp	r3, #1
 8004558:	d117      	bne.n	800458a <UART_RxISR_16BIT+0xca>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800455a:	2300      	movs	r3, #0
 800455c:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800455e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004562:	3301      	adds	r3, #1
 8004564:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004568:	6801      	ldr	r1, [r0, #0]
 800456a:	680b      	ldr	r3, [r1, #0]
 800456c:	2210      	movs	r2, #16
 800456e:	4393      	bics	r3, r2
 8004570:	600b      	str	r3, [r1, #0]
 8004572:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004576:	6803      	ldr	r3, [r0, #0]
 8004578:	69d9      	ldr	r1, [r3, #28]
 800457a:	420a      	tst	r2, r1
 800457c:	d000      	beq.n	8004580 <UART_RxISR_16BIT+0xc0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800457e:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004580:	2358      	movs	r3, #88	; 0x58
 8004582:	5ac1      	ldrh	r1, [r0, r3]
 8004584:	f7ff fdbe 	bl	8004104 <HAL_UARTEx_RxEventCallback>
 8004588:	e7a6      	b.n	80044d8 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 800458a:	f002 fa13 	bl	80069b4 <HAL_UART_RxCpltCallback>
 800458e:	e7a3      	b.n	80044d8 <UART_RxISR_16BIT+0x18>
 8004590:	fffffedf 	.word	0xfffffedf
 8004594:	fbffffff 	.word	0xfbffffff

08004598 <UART_SetConfig>:
{
 8004598:	b510      	push	{r4, lr}
 800459a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800459c:	6883      	ldr	r3, [r0, #8]
 800459e:	6902      	ldr	r2, [r0, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	6942      	ldr	r2, [r0, #20]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	69c2      	ldr	r2, [r0, #28]
 80045a8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045aa:	6801      	ldr	r1, [r0, #0]
 80045ac:	680a      	ldr	r2, [r1, #0]
 80045ae:	484f      	ldr	r0, [pc, #316]	; (80046ec <UART_SetConfig+0x154>)
 80045b0:	4002      	ands	r2, r0
 80045b2:	4313      	orrs	r3, r2
 80045b4:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045b6:	6822      	ldr	r2, [r4, #0]
 80045b8:	6853      	ldr	r3, [r2, #4]
 80045ba:	494d      	ldr	r1, [pc, #308]	; (80046f0 <UART_SetConfig+0x158>)
 80045bc:	400b      	ands	r3, r1
 80045be:	68e1      	ldr	r1, [r4, #12]
 80045c0:	430b      	orrs	r3, r1
 80045c2:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 80045c4:	6a22      	ldr	r2, [r4, #32]
 80045c6:	69a3      	ldr	r3, [r4, #24]
 80045c8:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045ca:	6821      	ldr	r1, [r4, #0]
 80045cc:	688b      	ldr	r3, [r1, #8]
 80045ce:	4849      	ldr	r0, [pc, #292]	; (80046f4 <UART_SetConfig+0x15c>)
 80045d0:	4003      	ands	r3, r0
 80045d2:	4313      	orrs	r3, r2
 80045d4:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045d6:	6823      	ldr	r3, [r4, #0]
 80045d8:	4a47      	ldr	r2, [pc, #284]	; (80046f8 <UART_SetConfig+0x160>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d022      	beq.n	8004624 <UART_SetConfig+0x8c>
 80045de:	4a47      	ldr	r2, [pc, #284]	; (80046fc <UART_SetConfig+0x164>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d030      	beq.n	8004646 <UART_SetConfig+0xae>
 80045e4:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045e6:	69e0      	ldr	r0, [r4, #28]
 80045e8:	2280      	movs	r2, #128	; 0x80
 80045ea:	0212      	lsls	r2, r2, #8
 80045ec:	4290      	cmp	r0, r2
 80045ee:	d034      	beq.n	800465a <UART_SetConfig+0xc2>
    switch (clocksource)
 80045f0:	2b04      	cmp	r3, #4
 80045f2:	d100      	bne.n	80045f6 <UART_SetConfig+0x5e>
 80045f4:	e072      	b.n	80046dc <UART_SetConfig+0x144>
 80045f6:	d860      	bhi.n	80046ba <UART_SetConfig+0x122>
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d068      	beq.n	80046ce <UART_SetConfig+0x136>
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d15a      	bne.n	80046b6 <UART_SetConfig+0x11e>
 8004600:	483f      	ldr	r0, [pc, #252]	; (8004700 <UART_SetConfig+0x168>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004602:	6863      	ldr	r3, [r4, #4]
 8004604:	085b      	lsrs	r3, r3, #1
 8004606:	1818      	adds	r0, r3, r0
 8004608:	6861      	ldr	r1, [r4, #4]
 800460a:	f7fb fd87 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800460e:	0002      	movs	r2, r0
 8004610:	3a10      	subs	r2, #16
 8004612:	4b3c      	ldr	r3, [pc, #240]	; (8004704 <UART_SetConfig+0x16c>)
 8004614:	429a      	cmp	r2, r3
 8004616:	d866      	bhi.n	80046e6 <UART_SetConfig+0x14e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004618:	6823      	ldr	r3, [r4, #0]
 800461a:	0400      	lsls	r0, r0, #16
 800461c:	0c00      	lsrs	r0, r0, #16
 800461e:	60d8      	str	r0, [r3, #12]
 8004620:	2000      	movs	r0, #0
 8004622:	e050      	b.n	80046c6 <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004624:	4b38      	ldr	r3, [pc, #224]	; (8004708 <UART_SetConfig+0x170>)
 8004626:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004628:	2303      	movs	r3, #3
 800462a:	4013      	ands	r3, r2
 800462c:	2b02      	cmp	r3, #2
 800462e:	d00c      	beq.n	800464a <UART_SetConfig+0xb2>
 8004630:	d805      	bhi.n	800463e <UART_SetConfig+0xa6>
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00b      	beq.n	800464e <UART_SetConfig+0xb6>
 8004636:	2b01      	cmp	r3, #1
 8004638:	d10b      	bne.n	8004652 <UART_SetConfig+0xba>
 800463a:	3303      	adds	r3, #3
 800463c:	e7d3      	b.n	80045e6 <UART_SetConfig+0x4e>
 800463e:	2b03      	cmp	r3, #3
 8004640:	d109      	bne.n	8004656 <UART_SetConfig+0xbe>
 8004642:	3b01      	subs	r3, #1
 8004644:	e7cf      	b.n	80045e6 <UART_SetConfig+0x4e>
 8004646:	2300      	movs	r3, #0
 8004648:	e7cd      	b.n	80045e6 <UART_SetConfig+0x4e>
 800464a:	2308      	movs	r3, #8
 800464c:	e7cb      	b.n	80045e6 <UART_SetConfig+0x4e>
 800464e:	2300      	movs	r3, #0
 8004650:	e7c9      	b.n	80045e6 <UART_SetConfig+0x4e>
 8004652:	2310      	movs	r3, #16
 8004654:	e7c7      	b.n	80045e6 <UART_SetConfig+0x4e>
 8004656:	2310      	movs	r3, #16
 8004658:	e7c5      	b.n	80045e6 <UART_SetConfig+0x4e>
    switch (clocksource)
 800465a:	2b04      	cmp	r3, #4
 800465c:	d028      	beq.n	80046b0 <UART_SetConfig+0x118>
 800465e:	d81d      	bhi.n	800469c <UART_SetConfig+0x104>
 8004660:	2b00      	cmp	r3, #0
 8004662:	d01f      	beq.n	80046a4 <UART_SetConfig+0x10c>
 8004664:	2b02      	cmp	r3, #2
 8004666:	d117      	bne.n	8004698 <UART_SetConfig+0x100>
        pclk = (uint32_t) HSI_VALUE;
 8004668:	4825      	ldr	r0, [pc, #148]	; (8004700 <UART_SetConfig+0x168>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800466a:	0040      	lsls	r0, r0, #1
 800466c:	6863      	ldr	r3, [r4, #4]
 800466e:	085b      	lsrs	r3, r3, #1
 8004670:	18c0      	adds	r0, r0, r3
 8004672:	6861      	ldr	r1, [r4, #4]
 8004674:	f7fb fd52 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004678:	0002      	movs	r2, r0
 800467a:	3a10      	subs	r2, #16
 800467c:	4b21      	ldr	r3, [pc, #132]	; (8004704 <UART_SetConfig+0x16c>)
 800467e:	429a      	cmp	r2, r3
 8004680:	d82f      	bhi.n	80046e2 <UART_SetConfig+0x14a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004682:	b282      	uxth	r2, r0
 8004684:	230f      	movs	r3, #15
 8004686:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004688:	0840      	lsrs	r0, r0, #1
 800468a:	3b08      	subs	r3, #8
 800468c:	4018      	ands	r0, r3
 800468e:	4310      	orrs	r0, r2
        huart->Instance->BRR = brrtemp;
 8004690:	6823      	ldr	r3, [r4, #0]
 8004692:	60d8      	str	r0, [r3, #12]
 8004694:	2000      	movs	r0, #0
 8004696:	e016      	b.n	80046c6 <UART_SetConfig+0x12e>
    switch (clocksource)
 8004698:	2001      	movs	r0, #1
 800469a:	e014      	b.n	80046c6 <UART_SetConfig+0x12e>
 800469c:	2b08      	cmp	r3, #8
 800469e:	d0e4      	beq.n	800466a <UART_SetConfig+0xd2>
 80046a0:	2001      	movs	r0, #1
 80046a2:	e010      	b.n	80046c6 <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetPCLK1Freq();
 80046a4:	f7ff f8a8 	bl	80037f8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80046a8:	2800      	cmp	r0, #0
 80046aa:	d1de      	bne.n	800466a <UART_SetConfig+0xd2>
 80046ac:	2000      	movs	r0, #0
 80046ae:	e00a      	b.n	80046c6 <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetSysClockFreq();
 80046b0:	f7fe ffda 	bl	8003668 <HAL_RCC_GetSysClockFreq>
        break;
 80046b4:	e7f8      	b.n	80046a8 <UART_SetConfig+0x110>
    switch (clocksource)
 80046b6:	2001      	movs	r0, #1
 80046b8:	e005      	b.n	80046c6 <UART_SetConfig+0x12e>
 80046ba:	2b08      	cmp	r3, #8
 80046bc:	d102      	bne.n	80046c4 <UART_SetConfig+0x12c>
        pclk = (uint32_t) LSE_VALUE;
 80046be:	2080      	movs	r0, #128	; 0x80
 80046c0:	0200      	lsls	r0, r0, #8
 80046c2:	e79e      	b.n	8004602 <UART_SetConfig+0x6a>
    switch (clocksource)
 80046c4:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 80046ca:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 80046cc:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 80046ce:	f7ff f893 	bl	80037f8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d000      	beq.n	80046d8 <UART_SetConfig+0x140>
 80046d6:	e794      	b.n	8004602 <UART_SetConfig+0x6a>
 80046d8:	2000      	movs	r0, #0
 80046da:	e7f4      	b.n	80046c6 <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetSysClockFreq();
 80046dc:	f7fe ffc4 	bl	8003668 <HAL_RCC_GetSysClockFreq>
        break;
 80046e0:	e7f7      	b.n	80046d2 <UART_SetConfig+0x13a>
        ret = HAL_ERROR;
 80046e2:	2001      	movs	r0, #1
 80046e4:	e7ef      	b.n	80046c6 <UART_SetConfig+0x12e>
        ret = HAL_ERROR;
 80046e6:	2001      	movs	r0, #1
 80046e8:	e7ed      	b.n	80046c6 <UART_SetConfig+0x12e>
 80046ea:	46c0      	nop			; (mov r8, r8)
 80046ec:	ffff69f3 	.word	0xffff69f3
 80046f0:	ffffcfff 	.word	0xffffcfff
 80046f4:	fffff4ff 	.word	0xfffff4ff
 80046f8:	40013800 	.word	0x40013800
 80046fc:	40004400 	.word	0x40004400
 8004700:	007a1200 	.word	0x007a1200
 8004704:	0000ffef 	.word	0x0000ffef
 8004708:	40021000 	.word	0x40021000

0800470c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800470c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800470e:	071b      	lsls	r3, r3, #28
 8004710:	d506      	bpl.n	8004720 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004712:	6802      	ldr	r2, [r0, #0]
 8004714:	6853      	ldr	r3, [r2, #4]
 8004716:	492c      	ldr	r1, [pc, #176]	; (80047c8 <UART_AdvFeatureConfig+0xbc>)
 8004718:	400b      	ands	r3, r1
 800471a:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800471c:	430b      	orrs	r3, r1
 800471e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004720:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004722:	07db      	lsls	r3, r3, #31
 8004724:	d506      	bpl.n	8004734 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004726:	6802      	ldr	r2, [r0, #0]
 8004728:	6853      	ldr	r3, [r2, #4]
 800472a:	4928      	ldr	r1, [pc, #160]	; (80047cc <UART_AdvFeatureConfig+0xc0>)
 800472c:	400b      	ands	r3, r1
 800472e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004730:	430b      	orrs	r3, r1
 8004732:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004734:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004736:	079b      	lsls	r3, r3, #30
 8004738:	d506      	bpl.n	8004748 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800473a:	6802      	ldr	r2, [r0, #0]
 800473c:	6853      	ldr	r3, [r2, #4]
 800473e:	4924      	ldr	r1, [pc, #144]	; (80047d0 <UART_AdvFeatureConfig+0xc4>)
 8004740:	400b      	ands	r3, r1
 8004742:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004744:	430b      	orrs	r3, r1
 8004746:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004748:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800474a:	075b      	lsls	r3, r3, #29
 800474c:	d506      	bpl.n	800475c <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800474e:	6802      	ldr	r2, [r0, #0]
 8004750:	6853      	ldr	r3, [r2, #4]
 8004752:	4920      	ldr	r1, [pc, #128]	; (80047d4 <UART_AdvFeatureConfig+0xc8>)
 8004754:	400b      	ands	r3, r1
 8004756:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8004758:	430b      	orrs	r3, r1
 800475a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800475c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800475e:	06db      	lsls	r3, r3, #27
 8004760:	d506      	bpl.n	8004770 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004762:	6802      	ldr	r2, [r0, #0]
 8004764:	6893      	ldr	r3, [r2, #8]
 8004766:	491c      	ldr	r1, [pc, #112]	; (80047d8 <UART_AdvFeatureConfig+0xcc>)
 8004768:	400b      	ands	r3, r1
 800476a:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800476c:	430b      	orrs	r3, r1
 800476e:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004770:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004772:	069b      	lsls	r3, r3, #26
 8004774:	d506      	bpl.n	8004784 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004776:	6802      	ldr	r2, [r0, #0]
 8004778:	6893      	ldr	r3, [r2, #8]
 800477a:	4918      	ldr	r1, [pc, #96]	; (80047dc <UART_AdvFeatureConfig+0xd0>)
 800477c:	400b      	ands	r3, r1
 800477e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8004780:	430b      	orrs	r3, r1
 8004782:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004784:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004786:	065b      	lsls	r3, r3, #25
 8004788:	d50b      	bpl.n	80047a2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800478a:	6802      	ldr	r2, [r0, #0]
 800478c:	6853      	ldr	r3, [r2, #4]
 800478e:	4914      	ldr	r1, [pc, #80]	; (80047e0 <UART_AdvFeatureConfig+0xd4>)
 8004790:	400b      	ands	r3, r1
 8004792:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004794:	430b      	orrs	r3, r1
 8004796:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004798:	2380      	movs	r3, #128	; 0x80
 800479a:	035b      	lsls	r3, r3, #13
 800479c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800479e:	429a      	cmp	r2, r3
 80047a0:	d00a      	beq.n	80047b8 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047a2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80047a4:	061b      	lsls	r3, r3, #24
 80047a6:	d506      	bpl.n	80047b6 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047a8:	6802      	ldr	r2, [r0, #0]
 80047aa:	6853      	ldr	r3, [r2, #4]
 80047ac:	490d      	ldr	r1, [pc, #52]	; (80047e4 <UART_AdvFeatureConfig+0xd8>)
 80047ae:	400b      	ands	r3, r1
 80047b0:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80047b2:	430b      	orrs	r3, r1
 80047b4:	6053      	str	r3, [r2, #4]
}
 80047b6:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047b8:	6802      	ldr	r2, [r0, #0]
 80047ba:	6853      	ldr	r3, [r2, #4]
 80047bc:	490a      	ldr	r1, [pc, #40]	; (80047e8 <UART_AdvFeatureConfig+0xdc>)
 80047be:	400b      	ands	r3, r1
 80047c0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80047c2:	430b      	orrs	r3, r1
 80047c4:	6053      	str	r3, [r2, #4]
 80047c6:	e7ec      	b.n	80047a2 <UART_AdvFeatureConfig+0x96>
 80047c8:	ffff7fff 	.word	0xffff7fff
 80047cc:	fffdffff 	.word	0xfffdffff
 80047d0:	fffeffff 	.word	0xfffeffff
 80047d4:	fffbffff 	.word	0xfffbffff
 80047d8:	ffffefff 	.word	0xffffefff
 80047dc:	ffffdfff 	.word	0xffffdfff
 80047e0:	ffefffff 	.word	0xffefffff
 80047e4:	fff7ffff 	.word	0xfff7ffff
 80047e8:	ff9fffff 	.word	0xff9fffff

080047ec <UART_WaitOnFlagUntilTimeout>:
{
 80047ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ee:	46ce      	mov	lr, r9
 80047f0:	4647      	mov	r7, r8
 80047f2:	b580      	push	{r7, lr}
 80047f4:	0006      	movs	r6, r0
 80047f6:	000d      	movs	r5, r1
 80047f8:	0017      	movs	r7, r2
 80047fa:	4699      	mov	r9, r3
 80047fc:	9b08      	ldr	r3, [sp, #32]
 80047fe:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004800:	6833      	ldr	r3, [r6, #0]
 8004802:	69dc      	ldr	r4, [r3, #28]
 8004804:	402c      	ands	r4, r5
 8004806:	1b64      	subs	r4, r4, r5
 8004808:	4263      	negs	r3, r4
 800480a:	415c      	adcs	r4, r3
 800480c:	42bc      	cmp	r4, r7
 800480e:	d133      	bne.n	8004878 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8004810:	4643      	mov	r3, r8
 8004812:	3301      	adds	r3, #1
 8004814:	d0f4      	beq.n	8004800 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004816:	f7fe fb47 	bl	8002ea8 <HAL_GetTick>
 800481a:	464b      	mov	r3, r9
 800481c:	1ac0      	subs	r0, r0, r3
 800481e:	4540      	cmp	r0, r8
 8004820:	d82f      	bhi.n	8004882 <UART_WaitOnFlagUntilTimeout+0x96>
 8004822:	4643      	mov	r3, r8
 8004824:	2b00      	cmp	r3, #0
 8004826:	d02e      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004828:	6833      	ldr	r3, [r6, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	0752      	lsls	r2, r2, #29
 800482e:	d5e7      	bpl.n	8004800 <UART_WaitOnFlagUntilTimeout+0x14>
 8004830:	2d80      	cmp	r5, #128	; 0x80
 8004832:	d0e5      	beq.n	8004800 <UART_WaitOnFlagUntilTimeout+0x14>
 8004834:	2d40      	cmp	r5, #64	; 0x40
 8004836:	d0e3      	beq.n	8004800 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004838:	69da      	ldr	r2, [r3, #28]
 800483a:	0712      	lsls	r2, r2, #28
 800483c:	d410      	bmi.n	8004860 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800483e:	69da      	ldr	r2, [r3, #28]
 8004840:	0512      	lsls	r2, r2, #20
 8004842:	d5dd      	bpl.n	8004800 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004844:	2280      	movs	r2, #128	; 0x80
 8004846:	0112      	lsls	r2, r2, #4
 8004848:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800484a:	0030      	movs	r0, r6
 800484c:	f7ff fa9a 	bl	8003d84 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004850:	2384      	movs	r3, #132	; 0x84
 8004852:	2220      	movs	r2, #32
 8004854:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8004856:	3b0c      	subs	r3, #12
 8004858:	2200      	movs	r2, #0
 800485a:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 800485c:	2003      	movs	r0, #3
 800485e:	e00c      	b.n	800487a <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004860:	2408      	movs	r4, #8
 8004862:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8004864:	0030      	movs	r0, r6
 8004866:	f7ff fa8d 	bl	8003d84 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800486a:	2384      	movs	r3, #132	; 0x84
 800486c:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 800486e:	3b0c      	subs	r3, #12
 8004870:	2200      	movs	r2, #0
 8004872:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8004874:	2001      	movs	r0, #1
 8004876:	e000      	b.n	800487a <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8004878:	2000      	movs	r0, #0
}
 800487a:	bcc0      	pop	{r6, r7}
 800487c:	46b9      	mov	r9, r7
 800487e:	46b0      	mov	r8, r6
 8004880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004882:	2003      	movs	r0, #3
 8004884:	e7f9      	b.n	800487a <UART_WaitOnFlagUntilTimeout+0x8e>
 8004886:	2003      	movs	r0, #3
 8004888:	e7f7      	b.n	800487a <UART_WaitOnFlagUntilTimeout+0x8e>
	...

0800488c <UART_CheckIdleState>:
{
 800488c:	b530      	push	{r4, r5, lr}
 800488e:	b083      	sub	sp, #12
 8004890:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004892:	2384      	movs	r3, #132	; 0x84
 8004894:	2200      	movs	r2, #0
 8004896:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8004898:	f7fe fb06 	bl	8002ea8 <HAL_GetTick>
 800489c:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800489e:	6823      	ldr	r3, [r4, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	071b      	lsls	r3, r3, #28
 80048a4:	d40f      	bmi.n	80048c6 <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	075b      	lsls	r3, r3, #29
 80048ac:	d429      	bmi.n	8004902 <UART_CheckIdleState+0x76>
  huart->gState = HAL_UART_STATE_READY;
 80048ae:	2320      	movs	r3, #32
 80048b0:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80048b2:	2280      	movs	r2, #128	; 0x80
 80048b4:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048b6:	2300      	movs	r3, #0
 80048b8:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048ba:	6663      	str	r3, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 80048bc:	3a08      	subs	r2, #8
 80048be:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 80048c0:	2000      	movs	r0, #0
}
 80048c2:	b003      	add	sp, #12
 80048c4:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048c6:	2180      	movs	r1, #128	; 0x80
 80048c8:	4b22      	ldr	r3, [pc, #136]	; (8004954 <UART_CheckIdleState+0xc8>)
 80048ca:	9300      	str	r3, [sp, #0]
 80048cc:	0003      	movs	r3, r0
 80048ce:	2200      	movs	r2, #0
 80048d0:	0389      	lsls	r1, r1, #14
 80048d2:	0020      	movs	r0, r4
 80048d4:	f7ff ff8a 	bl	80047ec <UART_WaitOnFlagUntilTimeout>
 80048d8:	2800      	cmp	r0, #0
 80048da:	d0e4      	beq.n	80048a6 <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048dc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048e0:	2301      	movs	r3, #1
 80048e2:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80048e6:	6822      	ldr	r2, [r4, #0]
 80048e8:	6813      	ldr	r3, [r2, #0]
 80048ea:	2080      	movs	r0, #128	; 0x80
 80048ec:	4383      	bics	r3, r0
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80048f4:	2320      	movs	r3, #32
 80048f6:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 80048f8:	3358      	adds	r3, #88	; 0x58
 80048fa:	2200      	movs	r2, #0
 80048fc:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 80048fe:	387d      	subs	r0, #125	; 0x7d
 8004900:	e7df      	b.n	80048c2 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004902:	2180      	movs	r1, #128	; 0x80
 8004904:	4b13      	ldr	r3, [pc, #76]	; (8004954 <UART_CheckIdleState+0xc8>)
 8004906:	9300      	str	r3, [sp, #0]
 8004908:	002b      	movs	r3, r5
 800490a:	2200      	movs	r2, #0
 800490c:	03c9      	lsls	r1, r1, #15
 800490e:	0020      	movs	r0, r4
 8004910:	f7ff ff6c 	bl	80047ec <UART_WaitOnFlagUntilTimeout>
 8004914:	2800      	cmp	r0, #0
 8004916:	d0ca      	beq.n	80048ae <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004918:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800491c:	2201      	movs	r2, #1
 800491e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004922:	6821      	ldr	r1, [r4, #0]
 8004924:	680b      	ldr	r3, [r1, #0]
 8004926:	4d0c      	ldr	r5, [pc, #48]	; (8004958 <UART_CheckIdleState+0xcc>)
 8004928:	402b      	ands	r3, r5
 800492a:	600b      	str	r3, [r1, #0]
 800492c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004930:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004934:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004938:	6821      	ldr	r1, [r4, #0]
 800493a:	688b      	ldr	r3, [r1, #8]
 800493c:	4393      	bics	r3, r2
 800493e:	608b      	str	r3, [r1, #8]
 8004940:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8004944:	2380      	movs	r3, #128	; 0x80
 8004946:	321f      	adds	r2, #31
 8004948:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 800494a:	3b08      	subs	r3, #8
 800494c:	2200      	movs	r2, #0
 800494e:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004950:	2003      	movs	r0, #3
 8004952:	e7b6      	b.n	80048c2 <UART_CheckIdleState+0x36>
 8004954:	01ffffff 	.word	0x01ffffff
 8004958:	fffffedf 	.word	0xfffffedf

0800495c <HAL_UART_Init>:
{
 800495c:	b510      	push	{r4, lr}
 800495e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8004960:	d02e      	beq.n	80049c0 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004962:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8004964:	2b00      	cmp	r3, #0
 8004966:	d021      	beq.n	80049ac <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8004968:	2324      	movs	r3, #36	; 0x24
 800496a:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800496c:	6822      	ldr	r2, [r4, #0]
 800496e:	6813      	ldr	r3, [r2, #0]
 8004970:	2101      	movs	r1, #1
 8004972:	438b      	bics	r3, r1
 8004974:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004976:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004978:	2b00      	cmp	r3, #0
 800497a:	d11d      	bne.n	80049b8 <HAL_UART_Init+0x5c>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800497c:	0020      	movs	r0, r4
 800497e:	f7ff fe0b 	bl	8004598 <UART_SetConfig>
 8004982:	2801      	cmp	r0, #1
 8004984:	d011      	beq.n	80049aa <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004986:	6822      	ldr	r2, [r4, #0]
 8004988:	6853      	ldr	r3, [r2, #4]
 800498a:	490e      	ldr	r1, [pc, #56]	; (80049c4 <HAL_UART_Init+0x68>)
 800498c:	400b      	ands	r3, r1
 800498e:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004990:	6822      	ldr	r2, [r4, #0]
 8004992:	6893      	ldr	r3, [r2, #8]
 8004994:	2108      	movs	r1, #8
 8004996:	438b      	bics	r3, r1
 8004998:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800499a:	6822      	ldr	r2, [r4, #0]
 800499c:	6813      	ldr	r3, [r2, #0]
 800499e:	3907      	subs	r1, #7
 80049a0:	430b      	orrs	r3, r1
 80049a2:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80049a4:	0020      	movs	r0, r4
 80049a6:	f7ff ff71 	bl	800488c <UART_CheckIdleState>
}
 80049aa:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80049ac:	3378      	adds	r3, #120	; 0x78
 80049ae:	2200      	movs	r2, #0
 80049b0:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 80049b2:	f001 fb43 	bl	800603c <HAL_UART_MspInit>
 80049b6:	e7d7      	b.n	8004968 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80049b8:	0020      	movs	r0, r4
 80049ba:	f7ff fea7 	bl	800470c <UART_AdvFeatureConfig>
 80049be:	e7dd      	b.n	800497c <HAL_UART_Init+0x20>
    return HAL_ERROR;
 80049c0:	2001      	movs	r0, #1
 80049c2:	e7f2      	b.n	80049aa <HAL_UART_Init+0x4e>
 80049c4:	fffff7ff 	.word	0xfffff7ff

080049c8 <UART_Start_Receive_IT>:
{
 80049c8:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 80049ca:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 80049cc:	2358      	movs	r3, #88	; 0x58
 80049ce:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 80049d0:	3302      	adds	r3, #2
 80049d2:	52c2      	strh	r2, [r0, r3]
  huart->RxISR       = NULL;
 80049d4:	2300      	movs	r3, #0
 80049d6:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 80049d8:	6883      	ldr	r3, [r0, #8]
 80049da:	2280      	movs	r2, #128	; 0x80
 80049dc:	0152      	lsls	r2, r2, #5
 80049de:	4293      	cmp	r3, r2
 80049e0:	d008      	beq.n	80049f4 <UART_Start_Receive_IT+0x2c>
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d115      	bne.n	8004a12 <UART_Start_Receive_IT+0x4a>
 80049e6:	6903      	ldr	r3, [r0, #16]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d10e      	bne.n	8004a0a <UART_Start_Receive_IT+0x42>
 80049ec:	335c      	adds	r3, #92	; 0x5c
 80049ee:	22ff      	movs	r2, #255	; 0xff
 80049f0:	52c2      	strh	r2, [r0, r3]
 80049f2:	e011      	b.n	8004a18 <UART_Start_Receive_IT+0x50>
 80049f4:	6903      	ldr	r3, [r0, #16]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d103      	bne.n	8004a02 <UART_Start_Receive_IT+0x3a>
 80049fa:	335c      	adds	r3, #92	; 0x5c
 80049fc:	4a25      	ldr	r2, [pc, #148]	; (8004a94 <UART_Start_Receive_IT+0xcc>)
 80049fe:	52c2      	strh	r2, [r0, r3]
 8004a00:	e00a      	b.n	8004a18 <UART_Start_Receive_IT+0x50>
 8004a02:	235c      	movs	r3, #92	; 0x5c
 8004a04:	22ff      	movs	r2, #255	; 0xff
 8004a06:	52c2      	strh	r2, [r0, r3]
 8004a08:	e006      	b.n	8004a18 <UART_Start_Receive_IT+0x50>
 8004a0a:	235c      	movs	r3, #92	; 0x5c
 8004a0c:	227f      	movs	r2, #127	; 0x7f
 8004a0e:	52c2      	strh	r2, [r0, r3]
 8004a10:	e002      	b.n	8004a18 <UART_Start_Receive_IT+0x50>
 8004a12:	235c      	movs	r3, #92	; 0x5c
 8004a14:	2200      	movs	r2, #0
 8004a16:	52c2      	strh	r2, [r0, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a18:	2384      	movs	r3, #132	; 0x84
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a1e:	3b04      	subs	r3, #4
 8004a20:	3222      	adds	r2, #34	; 0x22
 8004a22:	50c2      	str	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a24:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a28:	2101      	movs	r1, #1
 8004a2a:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a2e:	6802      	ldr	r2, [r0, #0]
 8004a30:	6893      	ldr	r3, [r2, #8]
 8004a32:	430b      	orrs	r3, r1
 8004a34:	6093      	str	r3, [r2, #8]
 8004a36:	f384 8810 	msr	PRIMASK, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a3a:	2380      	movs	r3, #128	; 0x80
 8004a3c:	015b      	lsls	r3, r3, #5
 8004a3e:	6882      	ldr	r2, [r0, #8]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d013      	beq.n	8004a6c <UART_Start_Receive_IT+0xa4>
    huart->RxISR = UART_RxISR_8BIT;
 8004a44:	4b14      	ldr	r3, [pc, #80]	; (8004a98 <UART_Start_Receive_IT+0xd0>)
 8004a46:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a48:	6903      	ldr	r3, [r0, #16]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d014      	beq.n	8004a78 <UART_Start_Receive_IT+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a4e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a52:	2301      	movs	r3, #1
 8004a54:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004a58:	6802      	ldr	r2, [r0, #0]
 8004a5a:	6810      	ldr	r0, [r2, #0]
 8004a5c:	3320      	adds	r3, #32
 8004a5e:	33ff      	adds	r3, #255	; 0xff
 8004a60:	4303      	orrs	r3, r0
 8004a62:	6013      	str	r3, [r2, #0]
 8004a64:	f381 8810 	msr	PRIMASK, r1
}
 8004a68:	2000      	movs	r0, #0
 8004a6a:	bd10      	pop	{r4, pc}
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a6c:	6903      	ldr	r3, [r0, #16]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1e8      	bne.n	8004a44 <UART_Start_Receive_IT+0x7c>
    huart->RxISR = UART_RxISR_16BIT;
 8004a72:	4b0a      	ldr	r3, [pc, #40]	; (8004a9c <UART_Start_Receive_IT+0xd4>)
 8004a74:	6683      	str	r3, [r0, #104]	; 0x68
 8004a76:	e7e7      	b.n	8004a48 <UART_Start_Receive_IT+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a78:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004a82:	6802      	ldr	r2, [r0, #0]
 8004a84:	6813      	ldr	r3, [r2, #0]
 8004a86:	2020      	movs	r0, #32
 8004a88:	4303      	orrs	r3, r0
 8004a8a:	6013      	str	r3, [r2, #0]
 8004a8c:	f381 8810 	msr	PRIMASK, r1
}
 8004a90:	e7ea      	b.n	8004a68 <UART_Start_Receive_IT+0xa0>
 8004a92:	46c0      	nop			; (mov r8, r8)
 8004a94:	000001ff 	.word	0x000001ff
 8004a98:	080043e5 	.word	0x080043e5
 8004a9c:	080044c1 	.word	0x080044c1

08004aa0 <HAL_UART_Receive_IT>:
{
 8004aa0:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8004aa2:	2380      	movs	r3, #128	; 0x80
 8004aa4:	58c3      	ldr	r3, [r0, r3]
 8004aa6:	2b20      	cmp	r3, #32
 8004aa8:	d123      	bne.n	8004af2 <HAL_UART_Receive_IT+0x52>
    if ((pData == NULL) || (Size == 0U))
 8004aaa:	2900      	cmp	r1, #0
 8004aac:	d023      	beq.n	8004af6 <HAL_UART_Receive_IT+0x56>
 8004aae:	2a00      	cmp	r2, #0
 8004ab0:	d023      	beq.n	8004afa <HAL_UART_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ab2:	2380      	movs	r3, #128	; 0x80
 8004ab4:	015b      	lsls	r3, r3, #5
 8004ab6:	6884      	ldr	r4, [r0, #8]
 8004ab8:	429c      	cmp	r4, r3
 8004aba:	d104      	bne.n	8004ac6 <HAL_UART_Receive_IT+0x26>
 8004abc:	6903      	ldr	r3, [r0, #16]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <HAL_UART_Receive_IT+0x26>
      if ((((uint32_t)pData) & 1U) != 0U)
 8004ac2:	07cb      	lsls	r3, r1, #31
 8004ac4:	d41b      	bmi.n	8004afe <HAL_UART_Receive_IT+0x5e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	6603      	str	r3, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004aca:	6803      	ldr	r3, [r0, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	021b      	lsls	r3, r3, #8
 8004ad0:	d50c      	bpl.n	8004aec <HAL_UART_Receive_IT+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ad2:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004adc:	6804      	ldr	r4, [r0, #0]
 8004ade:	6826      	ldr	r6, [r4, #0]
 8004ae0:	2380      	movs	r3, #128	; 0x80
 8004ae2:	04db      	lsls	r3, r3, #19
 8004ae4:	4333      	orrs	r3, r6
 8004ae6:	6023      	str	r3, [r4, #0]
 8004ae8:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004aec:	f7ff ff6c 	bl	80049c8 <UART_Start_Receive_IT>
 8004af0:	e000      	b.n	8004af4 <HAL_UART_Receive_IT+0x54>
    return HAL_BUSY;
 8004af2:	2002      	movs	r0, #2
}
 8004af4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8004af6:	2001      	movs	r0, #1
 8004af8:	e7fc      	b.n	8004af4 <HAL_UART_Receive_IT+0x54>
 8004afa:	2001      	movs	r0, #1
 8004afc:	e7fa      	b.n	8004af4 <HAL_UART_Receive_IT+0x54>
        return  HAL_ERROR;
 8004afe:	2001      	movs	r0, #1
 8004b00:	e7f8      	b.n	8004af4 <HAL_UART_Receive_IT+0x54>
	...

08004b04 <ADC_Init>:
#include <ADC.h>
void ADC_Init()
{
	RCC->APB2ENR |= RCC_APB2ENR_ADCEN;// 
 8004b04:	4a15      	ldr	r2, [pc, #84]	; (8004b5c <ADC_Init+0x58>)
 8004b06:	6991      	ldr	r1, [r2, #24]
 8004b08:	2380      	movs	r3, #128	; 0x80
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	430b      	orrs	r3, r1
 8004b0e:	6193      	str	r3, [r2, #24]

	GPIOA->MODER |= GPIO_MODER_MODER4;// PA4  
 8004b10:	2290      	movs	r2, #144	; 0x90
 8004b12:	05d2      	lsls	r2, r2, #23
 8004b14:	6811      	ldr	r1, [r2, #0]
 8004b16:	23c0      	movs	r3, #192	; 0xc0
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	430b      	orrs	r3, r1
 8004b1c:	6013      	str	r3, [r2, #0]

	ADC->CCR |= ADC_CCR_VREFEN;
 8004b1e:	4a10      	ldr	r2, [pc, #64]	; (8004b60 <ADC_Init+0x5c>)
 8004b20:	6811      	ldr	r1, [r2, #0]
 8004b22:	2380      	movs	r3, #128	; 0x80
 8004b24:	03db      	lsls	r3, r3, #15
 8004b26:	430b      	orrs	r3, r1
 8004b28:	6013      	str	r3, [r2, #0]
    ADC1->CR |= ADC_CR_ADCAL; 				//  
 8004b2a:	4a0e      	ldr	r2, [pc, #56]	; (8004b64 <ADC_Init+0x60>)
 8004b2c:	6891      	ldr	r1, [r2, #8]
 8004b2e:	2380      	movs	r3, #128	; 0x80
 8004b30:	061b      	lsls	r3, r3, #24
 8004b32:	430b      	orrs	r3, r1
 8004b34:	6093      	str	r3, [r2, #8]
    while ((ADC1->CR & ADC_CR_ADCAL)); 		//  
 8004b36:	4b0b      	ldr	r3, [pc, #44]	; (8004b64 <ADC_Init+0x60>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	dbfb      	blt.n	8004b36 <ADC_Init+0x32>
    ADC1->SMPR |= 0b000<<ADC_SMPR_SMP_Pos; //  
 8004b3e:	4b09      	ldr	r3, [pc, #36]	; (8004b64 <ADC_Init+0x60>)
 8004b40:	695a      	ldr	r2, [r3, #20]
 8004b42:	615a      	str	r2, [r3, #20]
    ADC1->CR |= ADC_CR_ADEN;				// 
 8004b44:	689a      	ldr	r2, [r3, #8]
 8004b46:	2101      	movs	r1, #1
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	609a      	str	r2, [r3, #8]
//    while (!(ADC1->ISR & ADC_ISR_ADRDY)); 	//   
    ADC1->CHSELR = ADC_CHSELR_CHSEL4; 		//   ( ADC4)
 8004b4c:	2210      	movs	r2, #16
 8004b4e:	629a      	str	r2, [r3, #40]	; 0x28
    ADC1->CFGR1 &= ~ADC_CFGR1_RES; 			//  12 
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	3117      	adds	r1, #23
 8004b54:	438a      	bics	r2, r1
 8004b56:	60da      	str	r2, [r3, #12]
}
 8004b58:	4770      	bx	lr
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	40012708 	.word	0x40012708
 8004b64:	40012400 	.word	0x40012400

08004b68 <ADC_Read>:
	}*/

}
uint16_t ADC_Read()
{
	if(ADC1->CR & ADC_CR_ADEN)
 8004b68:	4b08      	ldr	r3, [pc, #32]	; (8004b8c <ADC_Read+0x24>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	07db      	lsls	r3, r3, #31
 8004b6e:	d504      	bpl.n	8004b7a <ADC_Read+0x12>
	{
		ADC1->CR |= ADC_CR_ADSTART; // 
 8004b70:	4a06      	ldr	r2, [pc, #24]	; (8004b8c <ADC_Read+0x24>)
 8004b72:	6893      	ldr	r3, [r2, #8]
 8004b74:	2104      	movs	r1, #4
 8004b76:	430b      	orrs	r3, r1
 8004b78:	6093      	str	r3, [r2, #8]
	}
    while ((ADC1->ISR & ADC_ISR_EOC)==0)
 8004b7a:	4b04      	ldr	r3, [pc, #16]	; (8004b8c <ADC_Read+0x24>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	075b      	lsls	r3, r3, #29
 8004b80:	d5fb      	bpl.n	8004b7a <ADC_Read+0x12>
    {

    }
    return ADC1->DR;              //   ;
 8004b82:	4b02      	ldr	r3, [pc, #8]	; (8004b8c <ADC_Read+0x24>)
 8004b84:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8004b86:	b280      	uxth	r0, r0
}
 8004b88:	4770      	bx	lr
 8004b8a:	46c0      	nop			; (mov r8, r8)
 8004b8c:	40012400 	.word	0x40012400

08004b90 <FlashUnlock>:
#include <FlashMemory.h>


void FlashUnlock()// 
{
    FLASH->KEYR = FkashKey1;
 8004b90:	4b02      	ldr	r3, [pc, #8]	; (8004b9c <FlashUnlock+0xc>)
 8004b92:	4a03      	ldr	r2, [pc, #12]	; (8004ba0 <FlashUnlock+0x10>)
 8004b94:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FkashKey2;
 8004b96:	4a03      	ldr	r2, [pc, #12]	; (8004ba4 <FlashUnlock+0x14>)
 8004b98:	605a      	str	r2, [r3, #4]
}
 8004b9a:	4770      	bx	lr
 8004b9c:	40022000 	.word	0x40022000
 8004ba0:	45670123 	.word	0x45670123
 8004ba4:	cdef89ab 	.word	0xcdef89ab

08004ba8 <FlashLock>:

void FlashLock()// 
{
    FLASH->CR |= FLASH_CR_LOCK;
 8004ba8:	4a02      	ldr	r2, [pc, #8]	; (8004bb4 <FlashLock+0xc>)
 8004baa:	6913      	ldr	r3, [r2, #16]
 8004bac:	2180      	movs	r1, #128	; 0x80
 8004bae:	430b      	orrs	r3, r1
 8004bb0:	6113      	str	r3, [r2, #16]
}
 8004bb2:	4770      	bx	lr
 8004bb4:	40022000 	.word	0x40022000

08004bb8 <WriteToFleshMemory>:

void WriteToFleshMemory(uint32_t Adress, uint8_t *Data, uint32_t LengthData)
{
 8004bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bba:	46ce      	mov	lr, r9
 8004bbc:	4647      	mov	r7, r8
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	4680      	mov	r8, r0
 8004bc2:	000f      	movs	r7, r1
 8004bc4:	4691      	mov	r9, r2
	FlashUnlock();//
 8004bc6:	f7ff ffe3 	bl	8004b90 <FlashUnlock>
	FLASH->CR |= FLASH_CR_PER;//  
 8004bca:	4b1c      	ldr	r3, [pc, #112]	; (8004c3c <WriteToFleshMemory+0x84>)
 8004bcc:	691a      	ldr	r2, [r3, #16]
 8004bce:	2102      	movs	r1, #2
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	611a      	str	r2, [r3, #16]
	FLASH->AR = Adress;
 8004bd4:	4642      	mov	r2, r8
 8004bd6:	615a      	str	r2, [r3, #20]
	FLASH->CR|= FLASH_CR_STRT;// 
 8004bd8:	691a      	ldr	r2, [r3, #16]
 8004bda:	313e      	adds	r1, #62	; 0x3e
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	611a      	str	r2, [r3, #16]
	while ((FLASH->SR & FLASH_SR_BSY));// 
 8004be0:	4b16      	ldr	r3, [pc, #88]	; (8004c3c <WriteToFleshMemory+0x84>)
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	07db      	lsls	r3, r3, #31
 8004be6:	d4fb      	bmi.n	8004be0 <WriteToFleshMemory+0x28>
    FLASH->CR &= ~FLASH_CR_PER;//  
 8004be8:	4b14      	ldr	r3, [pc, #80]	; (8004c3c <WriteToFleshMemory+0x84>)
 8004bea:	691a      	ldr	r2, [r3, #16]
 8004bec:	2102      	movs	r1, #2
 8004bee:	438a      	bics	r2, r1
 8004bf0:	611a      	str	r2, [r3, #16]

    FLASH->CR |= FLASH_CR_PG; //   
 8004bf2:	691a      	ldr	r2, [r3, #16]
 8004bf4:	3901      	subs	r1, #1
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	611a      	str	r2, [r3, #16]
    while ((FLASH->SR & FLASH_SR_BSY));//
 8004bfa:	4b10      	ldr	r3, [pc, #64]	; (8004c3c <WriteToFleshMemory+0x84>)
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	07db      	lsls	r3, r3, #31
 8004c00:	d4fb      	bmi.n	8004bfa <WriteToFleshMemory+0x42>
    int j=0;
    for(int i=0; i<LengthData*2; i+=2)
 8004c02:	2300      	movs	r3, #0
    int j=0;
 8004c04:	2400      	movs	r4, #0
 8004c06:	e009      	b.n	8004c1c <WriteToFleshMemory+0x64>
    {
    	*(__IO uint16_t*)(Adress+i) = (uint16_t)(Data[j]<<8 | Data[j+1]);
 8004c08:	5d3e      	ldrb	r6, [r7, r4]
 8004c0a:	0236      	lsls	r6, r6, #8
 8004c0c:	193a      	adds	r2, r7, r4
 8004c0e:	7855      	ldrb	r5, [r2, #1]
 8004c10:	4642      	mov	r2, r8
 8004c12:	189a      	adds	r2, r3, r2
 8004c14:	4335      	orrs	r5, r6
 8004c16:	8015      	strh	r5, [r2, #0]
    	j++;
 8004c18:	3401      	adds	r4, #1
    for(int i=0; i<LengthData*2; i+=2)
 8004c1a:	3302      	adds	r3, #2
 8004c1c:	464a      	mov	r2, r9
 8004c1e:	0052      	lsls	r2, r2, #1
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d8f1      	bhi.n	8004c08 <WriteToFleshMemory+0x50>
    }
    FLASH->SR |= FLASH_SR_EOP;// 
 8004c24:	4a05      	ldr	r2, [pc, #20]	; (8004c3c <WriteToFleshMemory+0x84>)
 8004c26:	68d3      	ldr	r3, [r2, #12]
 8004c28:	2120      	movs	r1, #32
 8004c2a:	430b      	orrs	r3, r1
 8004c2c:	60d3      	str	r3, [r2, #12]
    FlashLock();//
 8004c2e:	f7ff ffbb 	bl	8004ba8 <FlashLock>
}
 8004c32:	bcc0      	pop	{r6, r7}
 8004c34:	46b9      	mov	r9, r7
 8004c36:	46b0      	mov	r8, r6
 8004c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c3a:	46c0      	nop			; (mov r8, r8)
 8004c3c:	40022000 	.word	0x40022000

08004c40 <ReadToFleshMemory>:

void ReadToFleshMemory(uint32_t Adress, uint8_t *Data, uint32_t LengthData)
{
 8004c40:	b570      	push	{r4, r5, r6, lr}
	int j=0;
    for(int i=0; i<LengthData*2; i+=2)
 8004c42:	2400      	movs	r4, #0
	int j=0;
 8004c44:	2300      	movs	r3, #0
    for(int i=0; i<LengthData*2; i+=2)
 8004c46:	0055      	lsls	r5, r2, #1
 8004c48:	42a5      	cmp	r5, r4
 8004c4a:	d908      	bls.n	8004c5e <ReadToFleshMemory+0x1e>
    {
    	Data[j] = *(__IO uint16_t*)(Adress+i)>>8;
 8004c4c:	1826      	adds	r6, r4, r0
 8004c4e:	8835      	ldrh	r5, [r6, #0]
 8004c50:	0a2d      	lsrs	r5, r5, #8
 8004c52:	54cd      	strb	r5, [r1, r3]
    	Data[j+1] = *(__IO uint16_t*)(Adress+i);
 8004c54:	8835      	ldrh	r5, [r6, #0]
 8004c56:	3301      	adds	r3, #1
 8004c58:	54cd      	strb	r5, [r1, r3]
    for(int i=0; i<LengthData*2; i+=2)
 8004c5a:	3402      	adds	r4, #2
 8004c5c:	e7f3      	b.n	8004c46 <ReadToFleshMemory+0x6>
    	j++;
    }
}
 8004c5e:	bd70      	pop	{r4, r5, r6, pc}

08004c60 <InitTIM3>:


void InitTIM3() //    
{
	 //   TIM3
	    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8004c60:	4a0a      	ldr	r2, [pc, #40]	; (8004c8c <InitTIM3+0x2c>)
 8004c62:	69d3      	ldr	r3, [r2, #28]
 8004c64:	2102      	movs	r1, #2
 8004c66:	430b      	orrs	r3, r1
 8004c68:	61d3      	str	r3, [r2, #28]
	    //    - 48 (  - 10 )
	    TIM3->PSC = 4800 - 1;
 8004c6a:	4b09      	ldr	r3, [pc, #36]	; (8004c90 <InitTIM3+0x30>)
 8004c6c:	4a09      	ldr	r2, [pc, #36]	; (8004c94 <InitTIM3+0x34>)
 8004c6e:	629a      	str	r2, [r3, #40]	; 0x28
	    //     (  - 1)
	    TIM3->ARR = 10000-1;
 8004c70:	4a09      	ldr	r2, [pc, #36]	; (8004c98 <InitTIM3+0x38>)
 8004c72:	62da      	str	r2, [r3, #44]	; 0x2c
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c74:	4a09      	ldr	r2, [pc, #36]	; (8004c9c <InitTIM3+0x3c>)
 8004c76:	2180      	movs	r1, #128	; 0x80
 8004c78:	0249      	lsls	r1, r1, #9
 8004c7a:	6011      	str	r1, [r2, #0]
	    //    TIM3
	    NVIC_EnableIRQ(TIM3_IRQn);
	    //    TIM3
	    TIM3->DIER |= TIM_DIER_UIE;
 8004c7c:	68d9      	ldr	r1, [r3, #12]
 8004c7e:	2001      	movs	r0, #1
 8004c80:	4301      	orrs	r1, r0
 8004c82:	60d9      	str	r1, [r3, #12]
	    //  TIM3
	    TIM3->CR1 |= TIM_CR1_CEN;
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	4302      	orrs	r2, r0
 8004c88:	601a      	str	r2, [r3, #0]
}
 8004c8a:	4770      	bx	lr
 8004c8c:	40021000 	.word	0x40021000
 8004c90:	40000400 	.word	0x40000400
 8004c94:	000012bf 	.word	0x000012bf
 8004c98:	0000270f 	.word	0x0000270f
 8004c9c:	e000e100 	.word	0xe000e100

08004ca0 <InitTIM14>:
}

void InitTIM14()
{
	//   TIM14
	RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;
 8004ca0:	4a0b      	ldr	r2, [pc, #44]	; (8004cd0 <InitTIM14+0x30>)
 8004ca2:	69d1      	ldr	r1, [r2, #28]
 8004ca4:	2380      	movs	r3, #128	; 0x80
 8004ca6:	005b      	lsls	r3, r3, #1
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	61d3      	str	r3, [r2, #28]
	TIM14->CR1 = 0; //    and   
 8004cac:	4b09      	ldr	r3, [pc, #36]	; (8004cd4 <InitTIM14+0x34>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]

	//    - 48 (  - 1 M)
	TIM14->PSC = 48 - 1;
 8004cb2:	322f      	adds	r2, #47	; 0x2f
 8004cb4:	629a      	str	r2, [r3, #40]	; 0x28
	//     (  - 1 )
	TIM14->ARR = 1000;
 8004cb6:	22fa      	movs	r2, #250	; 0xfa
 8004cb8:	0092      	lsls	r2, r2, #2
 8004cba:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cbc:	4a06      	ldr	r2, [pc, #24]	; (8004cd8 <InitTIM14+0x38>)
 8004cbe:	2180      	movs	r1, #128	; 0x80
 8004cc0:	0309      	lsls	r1, r1, #12
 8004cc2:	6011      	str	r1, [r2, #0]
	//    TIM14
	NVIC_EnableIRQ(TIM14_IRQn);
	//    1
//	NVIC_SetPriority(TIM17_IRQn, 14);
	//    TIM17
	TIM14->DIER |= TIM_DIER_UIE;
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	60da      	str	r2, [r3, #12]


}
 8004ccc:	4770      	bx	lr
 8004cce:	46c0      	nop			; (mov r8, r8)
 8004cd0:	40021000 	.word	0x40021000
 8004cd4:	40002000 	.word	0x40002000
 8004cd8:	e000e100 	.word	0xe000e100

08004cdc <InitTIM15>:

void InitTIM15()
{
	//   TIM14
	RCC->APB2ENR |= RCC_APB2ENR_TIM15EN;
 8004cdc:	4a0b      	ldr	r2, [pc, #44]	; (8004d0c <InitTIM15+0x30>)
 8004cde:	6991      	ldr	r1, [r2, #24]
 8004ce0:	2380      	movs	r3, #128	; 0x80
 8004ce2:	025b      	lsls	r3, r3, #9
 8004ce4:	430b      	orrs	r3, r1
 8004ce6:	6193      	str	r3, [r2, #24]
	TIM15->CR1 = 0; //    and   
 8004ce8:	4b09      	ldr	r3, [pc, #36]	; (8004d10 <InitTIM15+0x34>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	601a      	str	r2, [r3, #0]

	//    - 48 (  - 1 k)
	TIM15->PSC = 480 - 1;
 8004cee:	22e0      	movs	r2, #224	; 0xe0
 8004cf0:	32ff      	adds	r2, #255	; 0xff
 8004cf2:	629a      	str	r2, [r3, #40]	; 0x28
	//     (  - 500 )
	TIM15->ARR = 50000;
 8004cf4:	4a07      	ldr	r2, [pc, #28]	; (8004d14 <InitTIM15+0x38>)
 8004cf6:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cf8:	4a07      	ldr	r2, [pc, #28]	; (8004d18 <InitTIM15+0x3c>)
 8004cfa:	2180      	movs	r1, #128	; 0x80
 8004cfc:	0349      	lsls	r1, r1, #13
 8004cfe:	6011      	str	r1, [r2, #0]
	//    TIM15
	NVIC_EnableIRQ(TIM15_IRQn);

	//    TIM15
	TIM15->DIER |= TIM_DIER_UIE;
 8004d00:	68da      	ldr	r2, [r3, #12]
 8004d02:	2101      	movs	r1, #1
 8004d04:	430a      	orrs	r2, r1
 8004d06:	60da      	str	r2, [r3, #12]
}
 8004d08:	4770      	bx	lr
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	40014000 	.word	0x40014000
 8004d14:	0000c350 	.word	0x0000c350
 8004d18:	e000e100 	.word	0xe000e100

08004d1c <indicator_sgd4>:
//		*strn -   ,   3  ,    .
//		points -       .
//	 : .
//-------------------------------------------------------------------------------------------------
void indicator_sgd4(SPI_TypeDef* spi_x, uint8_t leds, char *strn, uint8_t points)
{
 8004d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	468c      	mov	ip, r1
	//  TIM17
	TIM17->CR1 &= ~TIM_CR1_CEN;
 8004d22:	4d6a      	ldr	r5, [pc, #424]	; (8004ecc <indicator_sgd4+0x1b0>)
 8004d24:	682c      	ldr	r4, [r5, #0]
 8004d26:	2601      	movs	r6, #1
 8004d28:	43b4      	bics	r4, r6
 8004d2a:	602c      	str	r4, [r5, #0]
    // PB9 = 1
    GPIOB->ODR &= ~GPIO_ODR_9;
 8004d2c:	4d68      	ldr	r5, [pc, #416]	; (8004ed0 <indicator_sgd4+0x1b4>)
 8004d2e:	696c      	ldr	r4, [r5, #20]
 8004d30:	4e68      	ldr	r6, [pc, #416]	; (8004ed4 <indicator_sgd4+0x1b8>)
 8004d32:	4034      	ands	r4, r6
 8004d34:	616c      	str	r4, [r5, #20]
	//   
	uint8_t digit[5];

	//   
	uint8_t sym[] = {0, 0, 0, 0, 0};
 8004d36:	4c68      	ldr	r4, [pc, #416]	; (8004ed8 <indicator_sgd4+0x1bc>)
 8004d38:	6821      	ldr	r1, [r4, #0]
 8004d3a:	9100      	str	r1, [sp, #0]
 8004d3c:	7924      	ldrb	r4, [r4, #4]
 8004d3e:	4669      	mov	r1, sp
 8004d40:	710c      	strb	r4, [r1, #4]

	//   
	uint8_t ns = 0;

	//   
	uint8_t nd = 0;
 8004d42:	2100      	movs	r1, #0
	uint8_t ns = 0;
 8004d44:	2400      	movs	r4, #0

	//  
	while(ns < 4)
 8004d46:	e006      	b.n	8004d56 <indicator_sgd4+0x3a>
	{
		switch(*(strn + ns))
		{
			case'0': sym[ns] = 0b00111111; break;
 8004d48:	253f      	movs	r5, #63	; 0x3f
 8004d4a:	466f      	mov	r7, sp
 8004d4c:	553d      	strb	r5, [r7, r4]

		}//end switch

		//         -
		//    
		if(*(strn + ns) != '\0') ns++;
 8004d4e:	2e00      	cmp	r6, #0
 8004d50:	d05c      	beq.n	8004e0c <indicator_sgd4+0xf0>
 8004d52:	3401      	adds	r4, #1
 8004d54:	b2e4      	uxtb	r4, r4
	while(ns < 4)
 8004d56:	2c03      	cmp	r4, #3
 8004d58:	d858      	bhi.n	8004e0c <indicator_sgd4+0xf0>
		switch(*(strn + ns))
 8004d5a:	5d16      	ldrb	r6, [r2, r4]
 8004d5c:	2e52      	cmp	r6, #82	; 0x52
 8004d5e:	d84f      	bhi.n	8004e00 <indicator_sgd4+0xe4>
 8004d60:	00b5      	lsls	r5, r6, #2
 8004d62:	4f5e      	ldr	r7, [pc, #376]	; (8004edc <indicator_sgd4+0x1c0>)
 8004d64:	597d      	ldr	r5, [r7, r5]
 8004d66:	46af      	mov	pc, r5
			case'1': sym[ns] = 0b00000110; break;
 8004d68:	2506      	movs	r5, #6
 8004d6a:	466f      	mov	r7, sp
 8004d6c:	553d      	strb	r5, [r7, r4]
 8004d6e:	e7ee      	b.n	8004d4e <indicator_sgd4+0x32>
			case'2': sym[ns] = 0b01011011; break;
 8004d70:	255b      	movs	r5, #91	; 0x5b
 8004d72:	466f      	mov	r7, sp
 8004d74:	553d      	strb	r5, [r7, r4]
 8004d76:	e7ea      	b.n	8004d4e <indicator_sgd4+0x32>
			case'3': sym[ns] = 0b01001111; break;
 8004d78:	254f      	movs	r5, #79	; 0x4f
 8004d7a:	466f      	mov	r7, sp
 8004d7c:	553d      	strb	r5, [r7, r4]
 8004d7e:	e7e6      	b.n	8004d4e <indicator_sgd4+0x32>
			case'4': sym[ns] = 0b01100110; break;
 8004d80:	2566      	movs	r5, #102	; 0x66
 8004d82:	466f      	mov	r7, sp
 8004d84:	553d      	strb	r5, [r7, r4]
 8004d86:	e7e2      	b.n	8004d4e <indicator_sgd4+0x32>
			case'5': sym[ns] = 0b01101101; break;
 8004d88:	256d      	movs	r5, #109	; 0x6d
 8004d8a:	466f      	mov	r7, sp
 8004d8c:	553d      	strb	r5, [r7, r4]
 8004d8e:	e7de      	b.n	8004d4e <indicator_sgd4+0x32>
			case'6': sym[ns] = 0b01111101; break;
 8004d90:	257d      	movs	r5, #125	; 0x7d
 8004d92:	466f      	mov	r7, sp
 8004d94:	553d      	strb	r5, [r7, r4]
 8004d96:	e7da      	b.n	8004d4e <indicator_sgd4+0x32>
			case'7': sym[ns] = 0b00000111; break;
 8004d98:	2507      	movs	r5, #7
 8004d9a:	466f      	mov	r7, sp
 8004d9c:	553d      	strb	r5, [r7, r4]
 8004d9e:	e7d6      	b.n	8004d4e <indicator_sgd4+0x32>
			case'8': sym[ns] = 0b01111111; break;
 8004da0:	257f      	movs	r5, #127	; 0x7f
 8004da2:	466f      	mov	r7, sp
 8004da4:	553d      	strb	r5, [r7, r4]
 8004da6:	e7d2      	b.n	8004d4e <indicator_sgd4+0x32>
			case'9': sym[ns] = 0b01101111; break;
 8004da8:	256f      	movs	r5, #111	; 0x6f
 8004daa:	466f      	mov	r7, sp
 8004dac:	553d      	strb	r5, [r7, r4]
 8004dae:	e7ce      	b.n	8004d4e <indicator_sgd4+0x32>
			case' ': sym[ns] = 0b00000000; break;  // .
 8004db0:	2500      	movs	r5, #0
 8004db2:	466f      	mov	r7, sp
 8004db4:	553d      	strb	r5, [r7, r4]
 8004db6:	e7ca      	b.n	8004d4e <indicator_sgd4+0x32>
			case'E': sym[ns] = 0b01111001; break;
 8004db8:	2579      	movs	r5, #121	; 0x79
 8004dba:	466f      	mov	r7, sp
 8004dbc:	553d      	strb	r5, [r7, r4]
 8004dbe:	e7c6      	b.n	8004d4e <indicator_sgd4+0x32>
			case'-': sym[ns] = 0b01000000; break;
 8004dc0:	2540      	movs	r5, #64	; 0x40
 8004dc2:	466f      	mov	r7, sp
 8004dc4:	553d      	strb	r5, [r7, r4]
 8004dc6:	e7c2      	b.n	8004d4e <indicator_sgd4+0x32>
			case'P': sym[ns] = 0b00110111; break;
 8004dc8:	2537      	movs	r5, #55	; 0x37
 8004dca:	466f      	mov	r7, sp
 8004dcc:	553d      	strb	r5, [r7, r4]
 8004dce:	e7be      	b.n	8004d4e <indicator_sgd4+0x32>
			case'R': sym[ns] = 0b01110011; break;
 8004dd0:	2573      	movs	r5, #115	; 0x73
 8004dd2:	466f      	mov	r7, sp
 8004dd4:	553d      	strb	r5, [r7, r4]
 8004dd6:	e7ba      	b.n	8004d4e <indicator_sgd4+0x32>
			case'G': sym[ns] = 0b00110001; break;
 8004dd8:	2531      	movs	r5, #49	; 0x31
 8004dda:	466f      	mov	r7, sp
 8004ddc:	553d      	strb	r5, [r7, r4]
 8004dde:	e7b6      	b.n	8004d4e <indicator_sgd4+0x32>
			case'N': sym[ns] = 0b01110110; break;
 8004de0:	2576      	movs	r5, #118	; 0x76
 8004de2:	466f      	mov	r7, sp
 8004de4:	553d      	strb	r5, [r7, r4]
 8004de6:	e7b2      	b.n	8004d4e <indicator_sgd4+0x32>
			case'B': sym[ns] = 0b01111111; break;
 8004de8:	257f      	movs	r5, #127	; 0x7f
 8004dea:	466f      	mov	r7, sp
 8004dec:	553d      	strb	r5, [r7, r4]
 8004dee:	e7ae      	b.n	8004d4e <indicator_sgd4+0x32>
			case'C': sym[ns] = 0b00111001; break;
 8004df0:	2539      	movs	r5, #57	; 0x39
 8004df2:	466f      	mov	r7, sp
 8004df4:	553d      	strb	r5, [r7, r4]
 8004df6:	e7aa      	b.n	8004d4e <indicator_sgd4+0x32>
			case'H': sym[ns] = 0b01100110; break;
 8004df8:	2566      	movs	r5, #102	; 0x66
 8004dfa:	466f      	mov	r7, sp
 8004dfc:	553d      	strb	r5, [r7, r4]
 8004dfe:	e7a6      	b.n	8004d4e <indicator_sgd4+0x32>
			default: sym[ns] = 0b01000011;
 8004e00:	2543      	movs	r5, #67	; 0x43
 8004e02:	466f      	mov	r7, sp
 8004e04:	553d      	strb	r5, [r7, r4]
 8004e06:	e7a2      	b.n	8004d4e <indicator_sgd4+0x32>
		switch(*(strn + ns))
 8004e08:	0021      	movs	r1, r4
 8004e0a:	e7a0      	b.n	8004d4e <indicator_sgd4+0x32>
		//  -   
		else break;

	}//end while

	switch(nd)
 8004e0c:	2901      	cmp	r1, #1
 8004e0e:	d02d      	beq.n	8004e6c <indicator_sgd4+0x150>
 8004e10:	2902      	cmp	r1, #2
 8004e12:	d022      	beq.n	8004e5a <indicator_sgd4+0x13e>
 8004e14:	2900      	cmp	r1, #0
 8004e16:	d031      	beq.n	8004e7c <indicator_sgd4+0x160>
	}//end switch


	//    
	//       
	digit[1] = leds;
 8004e18:	aa02      	add	r2, sp, #8
 8004e1a:	4661      	mov	r1, ip
 8004e1c:	7051      	strb	r1, [r2, #1]
	digit[4] = sym[0];
 8004e1e:	4669      	mov	r1, sp
 8004e20:	780d      	ldrb	r5, [r1, #0]
 8004e22:	7115      	strb	r5, [r2, #4]
	digit[3] = sym[1];
 8004e24:	784c      	ldrb	r4, [r1, #1]
 8004e26:	70d4      	strb	r4, [r2, #3]
	digit[2] = sym[2];
 8004e28:	7889      	ldrb	r1, [r1, #2]
 8004e2a:	7091      	strb	r1, [r2, #2]

	//       
	if(points & 0b100) digit[4] |= 0b10000000;
 8004e2c:	075a      	lsls	r2, r3, #29
 8004e2e:	d504      	bpl.n	8004e3a <indicator_sgd4+0x11e>
 8004e30:	2280      	movs	r2, #128	; 0x80
 8004e32:	4252      	negs	r2, r2
 8004e34:	4315      	orrs	r5, r2
 8004e36:	aa02      	add	r2, sp, #8
 8004e38:	7115      	strb	r5, [r2, #4]
	if(points & 0b010) digit[3] |= 0b10000000;
 8004e3a:	079a      	lsls	r2, r3, #30
 8004e3c:	d504      	bpl.n	8004e48 <indicator_sgd4+0x12c>
 8004e3e:	2280      	movs	r2, #128	; 0x80
 8004e40:	4252      	negs	r2, r2
 8004e42:	4314      	orrs	r4, r2
 8004e44:	aa02      	add	r2, sp, #8
 8004e46:	70d4      	strb	r4, [r2, #3]
	if(points & 0b001) digit[2] |= 0b10000000;
 8004e48:	07db      	lsls	r3, r3, #31
 8004e4a:	d504      	bpl.n	8004e56 <indicator_sgd4+0x13a>
 8004e4c:	2380      	movs	r3, #128	; 0x80
 8004e4e:	425b      	negs	r3, r3
 8004e50:	4319      	orrs	r1, r3
 8004e52:	ab02      	add	r3, sp, #8
 8004e54:	7099      	strb	r1, [r3, #2]
	uint8_t ns = 0;
 8004e56:	2201      	movs	r2, #1
 8004e58:	e01e      	b.n	8004e98 <indicator_sgd4+0x17c>
			sym[2] = sym[1];
 8004e5a:	466a      	mov	r2, sp
 8004e5c:	7852      	ldrb	r2, [r2, #1]
 8004e5e:	4669      	mov	r1, sp
 8004e60:	708a      	strb	r2, [r1, #2]
			sym[1] = sym[0];
 8004e62:	780a      	ldrb	r2, [r1, #0]
 8004e64:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 8004e66:	2200      	movs	r2, #0
 8004e68:	700a      	strb	r2, [r1, #0]
		} break; //end case 2
 8004e6a:	e7d5      	b.n	8004e18 <indicator_sgd4+0xfc>
			sym[2] = sym[0];
 8004e6c:	466a      	mov	r2, sp
 8004e6e:	7812      	ldrb	r2, [r2, #0]
 8004e70:	4669      	mov	r1, sp
 8004e72:	708a      	strb	r2, [r1, #2]
			sym[1] = 0;
 8004e74:	2200      	movs	r2, #0
 8004e76:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 8004e78:	700a      	strb	r2, [r1, #0]
		} break; //end case 1
 8004e7a:	e7cd      	b.n	8004e18 <indicator_sgd4+0xfc>
			sym[2] = 0;
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	4669      	mov	r1, sp
 8004e80:	708a      	strb	r2, [r1, #2]
			sym[1] = 0;
 8004e82:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 8004e84:	700a      	strb	r2, [r1, #0]
		} break; //end case 1
 8004e86:	e7c7      	b.n	8004e18 <indicator_sgd4+0xfc>

	//    
	for(uint8_t nn = 1; nn < 5; nn++)
	{
		//      
		*(uint8_t *)&spi_x->DR = digit[nn];
 8004e88:	ab02      	add	r3, sp, #8
 8004e8a:	5c9b      	ldrb	r3, [r3, r2]
 8004e8c:	7303      	strb	r3, [r0, #12]

		//   
		while((spi_x->SR & SPI_SR_TXE) == 0);
 8004e8e:	6883      	ldr	r3, [r0, #8]
 8004e90:	079b      	lsls	r3, r3, #30
 8004e92:	d5fc      	bpl.n	8004e8e <indicator_sgd4+0x172>
	for(uint8_t nn = 1; nn < 5; nn++)
 8004e94:	3201      	adds	r2, #1
 8004e96:	b2d2      	uxtb	r2, r2
 8004e98:	2a04      	cmp	r2, #4
 8004e9a:	d9f5      	bls.n	8004e88 <indicator_sgd4+0x16c>
	}//end for

	//   
	while((spi_x->SR & SPI_SR_BSY) > 0);
 8004e9c:	6883      	ldr	r3, [r0, #8]
 8004e9e:	061b      	lsls	r3, r3, #24
 8004ea0:	d4fc      	bmi.n	8004e9c <indicator_sgd4+0x180>
   	//////////////////
	//  TIM17
	//TIM17->CR1 &= ~TIM_CR1_CEN;

	//    
	TIM17->ARR = 10; // 10
 8004ea2:	4b0a      	ldr	r3, [pc, #40]	; (8004ecc <indicator_sgd4+0x1b0>)
 8004ea4:	220a      	movs	r2, #10
 8004ea6:	62da      	str	r2, [r3, #44]	; 0x2c

	//  
	TIM17->CNT = 0;
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	625a      	str	r2, [r3, #36]	; 0x24

	//  TIM17
	TIM17->CR1 |= TIM_CR1_CEN;
 8004eac:	6819      	ldr	r1, [r3, #0]
 8004eae:	2001      	movs	r0, #1
 8004eb0:	4301      	orrs	r1, r0
 8004eb2:	6019      	str	r1, [r3, #0]

	//    TIM17
    TIM17->DIER |= TIM_DIER_UIE;
 8004eb4:	68da      	ldr	r2, [r3, #12]
 8004eb6:	4302      	orrs	r2, r0
 8004eb8:	60da      	str	r2, [r3, #12]
   	//////////////////

    // PB9 = 1
    GPIOB->ODR |= GPIO_ODR_9;
 8004eba:	4a05      	ldr	r2, [pc, #20]	; (8004ed0 <indicator_sgd4+0x1b4>)
 8004ebc:	6951      	ldr	r1, [r2, #20]
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	430b      	orrs	r3, r1
 8004ec4:	6153      	str	r3, [r2, #20]

}//end indicator_sgd4()
 8004ec6:	b005      	add	sp, #20
 8004ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004eca:	46c0      	nop			; (mov r8, r8)
 8004ecc:	40014800 	.word	0x40014800
 8004ed0:	48000400 	.word	0x48000400
 8004ed4:	fffffdff 	.word	0xfffffdff
 8004ed8:	08008720 	.word	0x08008720
 8004edc:	080085d4 	.word	0x080085d4

08004ee0 <MX_SPI1_Init>:
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
}

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 8004ee0:	b510      	push	{r4, lr}
	 //   PORTA
	    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8004ee2:	4a2e      	ldr	r2, [pc, #184]	; (8004f9c <MX_SPI1_Init+0xbc>)
 8004ee4:	6951      	ldr	r1, [r2, #20]
 8004ee6:	2380      	movs	r3, #128	; 0x80
 8004ee8:	029b      	lsls	r3, r3, #10
 8004eea:	430b      	orrs	r3, r1
 8004eec:	6153      	str	r3, [r2, #20]
	    //   PORTB
	    RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8004eee:	6953      	ldr	r3, [r2, #20]
 8004ef0:	2080      	movs	r0, #128	; 0x80
 8004ef2:	02c0      	lsls	r0, r0, #11
 8004ef4:	4303      	orrs	r3, r0
 8004ef6:	6153      	str	r3, [r2, #20]
	    // PA5 (SCK), PA7 (MOSI) -  
	    GPIOA->MODER |= GPIO_MODER_MODER5_1 | GPIO_MODER_MODER7_1;
 8004ef8:	2390      	movs	r3, #144	; 0x90
 8004efa:	05db      	lsls	r3, r3, #23
 8004efc:	681c      	ldr	r4, [r3, #0]
 8004efe:	2188      	movs	r1, #136	; 0x88
 8004f00:	0209      	lsls	r1, r1, #8
 8004f02:	4321      	orrs	r1, r4
 8004f04:	6019      	str	r1, [r3, #0]
	    GPIOB->MODER |= GPIO_MODER_MODER9_0;
 8004f06:	4926      	ldr	r1, [pc, #152]	; (8004fa0 <MX_SPI1_Init+0xc0>)
 8004f08:	680c      	ldr	r4, [r1, #0]
 8004f0a:	4320      	orrs	r0, r4
 8004f0c:	6008      	str	r0, [r1, #0]

	    // PA5, PA7 -  
	    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_5 | GPIO_OTYPER_OT_7);
 8004f0e:	6858      	ldr	r0, [r3, #4]
 8004f10:	24a0      	movs	r4, #160	; 0xa0
 8004f12:	43a0      	bics	r0, r4
 8004f14:	6058      	str	r0, [r3, #4]
	    // PB9 -  
	    GPIOB->OTYPER &= ~GPIO_OTYPER_OT_9;
 8004f16:	6848      	ldr	r0, [r1, #4]
 8004f18:	4c22      	ldr	r4, [pc, #136]	; (8004fa4 <MX_SPI1_Init+0xc4>)
 8004f1a:	4020      	ands	r0, r4
 8004f1c:	6048      	str	r0, [r1, #4]
	    // PA5, PA7 -  
	    GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR7;
 8004f1e:	689c      	ldr	r4, [r3, #8]
 8004f20:	20cc      	movs	r0, #204	; 0xcc
 8004f22:	0200      	lsls	r0, r0, #8
 8004f24:	4320      	orrs	r0, r4
 8004f26:	6098      	str	r0, [r3, #8]
	    // PB9 -  
	    GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9;
 8004f28:	688c      	ldr	r4, [r1, #8]
 8004f2a:	20c0      	movs	r0, #192	; 0xc0
 8004f2c:	0300      	lsls	r0, r0, #12
 8004f2e:	4320      	orrs	r0, r4
 8004f30:	6088      	str	r0, [r1, #8]
	    // PA5, PA7 -   AF0
	    GPIOA->AFR[0] &= ~(0xF0000 | 0xF0000000);
 8004f32:	6a19      	ldr	r1, [r3, #32]
 8004f34:	481c      	ldr	r0, [pc, #112]	; (8004fa8 <MX_SPI1_Init+0xc8>)
 8004f36:	4001      	ands	r1, r0
 8004f38:	6219      	str	r1, [r3, #32]
	    //   SPI1
	    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8004f3a:	6991      	ldr	r1, [r2, #24]
 8004f3c:	2380      	movs	r3, #128	; 0x80
 8004f3e:	015b      	lsls	r3, r3, #5
 8004f40:	430b      	orrs	r3, r1
 8004f42:	6193      	str	r3, [r2, #24]
	    //  : fPCLK/64  f
	    SPI1->CR1 |= SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0;
 8004f44:	4b19      	ldr	r3, [pc, #100]	; (8004fac <MX_SPI1_Init+0xcc>)
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	2138      	movs	r1, #56	; 0x38
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	601a      	str	r2, [r3, #0]
	    //  ,     MOSI
	    SPI1->CR1 |= SPI_CR1_BIDIMODE;
 8004f4e:	6819      	ldr	r1, [r3, #0]
 8004f50:	2280      	movs	r2, #128	; 0x80
 8004f52:	0212      	lsls	r2, r2, #8
 8004f54:	430a      	orrs	r2, r1
 8004f56:	601a      	str	r2, [r3, #0]
	    //      
	    SPI1->CR1 |= SPI_CR1_BIDIOE;
 8004f58:	6819      	ldr	r1, [r3, #0]
 8004f5a:	2280      	movs	r2, #128	; 0x80
 8004f5c:	01d2      	lsls	r2, r2, #7
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	601a      	str	r2, [r3, #0]
	    //    
	    SPI1->CR1 |= SPI_CR1_MSTR;
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	2104      	movs	r1, #4
 8004f66:	430a      	orrs	r2, r1
 8004f68:	601a      	str	r2, [r3, #0]
	    //
	    SPI1->CR1 |= SPI_CR1_SSM;
 8004f6a:	6819      	ldr	r1, [r3, #0]
 8004f6c:	2280      	movs	r2, #128	; 0x80
 8004f6e:	0092      	lsls	r2, r2, #2
 8004f70:	430a      	orrs	r2, r1
 8004f72:	601a      	str	r2, [r3, #0]
	    SPI1->CR1 |= SPI_CR1_SSI;
 8004f74:	6819      	ldr	r1, [r3, #0]
 8004f76:	2280      	movs	r2, #128	; 0x80
 8004f78:	0052      	lsls	r2, r2, #1
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	601a      	str	r2, [r3, #0]
	    // 8- 
	    SPI1->CR2 &= ~SPI_CR2_DS;
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	490b      	ldr	r1, [pc, #44]	; (8004fb0 <MX_SPI1_Init+0xd0>)
 8004f82:	400a      	ands	r2, r1
 8004f84:	605a      	str	r2, [r3, #4]
	    SPI1->CR2 |= SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0;
 8004f86:	6859      	ldr	r1, [r3, #4]
 8004f88:	22e0      	movs	r2, #224	; 0xe0
 8004f8a:	00d2      	lsls	r2, r2, #3
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	605a      	str	r2, [r3, #4]
	    //  SPI2
	    SPI1->CR1 |= SPI_CR1_SPE;
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	2140      	movs	r1, #64	; 0x40
 8004f94:	430a      	orrs	r2, r1
 8004f96:	601a      	str	r2, [r3, #0]
}
 8004f98:	bd10      	pop	{r4, pc}
 8004f9a:	46c0      	nop			; (mov r8, r8)
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	48000400 	.word	0x48000400
 8004fa4:	fffffdff 	.word	0xfffffdff
 8004fa8:	0ff0ffff 	.word	0x0ff0ffff
 8004fac:	40013000 	.word	0x40013000
 8004fb0:	fffff0ff 	.word	0xfffff0ff

08004fb4 <MX_GPIO_Init>:
  }

}

static void MX_GPIO_Init(void)
{
 8004fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fb6:	b085      	sub	sp, #20

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004fb8:	4a44      	ldr	r2, [pc, #272]	; (80050cc <MX_GPIO_Init+0x118>)
 8004fba:	6951      	ldr	r1, [r2, #20]
 8004fbc:	2080      	movs	r0, #128	; 0x80
 8004fbe:	03c0      	lsls	r0, r0, #15
 8004fc0:	4301      	orrs	r1, r0
 8004fc2:	6151      	str	r1, [r2, #20]
 8004fc4:	6953      	ldr	r3, [r2, #20]
 8004fc6:	4003      	ands	r3, r0
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fcc:	6951      	ldr	r1, [r2, #20]
 8004fce:	2080      	movs	r0, #128	; 0x80
 8004fd0:	0280      	lsls	r0, r0, #10
 8004fd2:	4301      	orrs	r1, r0
 8004fd4:	6151      	str	r1, [r2, #20]
 8004fd6:	6953      	ldr	r3, [r2, #20]
 8004fd8:	4003      	ands	r3, r0
 8004fda:	9301      	str	r3, [sp, #4]
 8004fdc:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fde:	6953      	ldr	r3, [r2, #20]
 8004fe0:	2080      	movs	r0, #128	; 0x80
 8004fe2:	02c0      	lsls	r0, r0, #11
 8004fe4:	4303      	orrs	r3, r0
 8004fe6:	6153      	str	r3, [r2, #20]
 8004fe8:	6953      	ldr	r3, [r2, #20]
 8004fea:	4003      	ands	r3, r0
 8004fec:	9302      	str	r3, [sp, #8]
 8004fee:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ff0:	6951      	ldr	r1, [r2, #20]
 8004ff2:	2480      	movs	r4, #128	; 0x80
 8004ff4:	0324      	lsls	r4, r4, #12
 8004ff6:	4321      	orrs	r1, r4
 8004ff8:	6151      	str	r1, [r2, #20]
 8004ffa:	6953      	ldr	r3, [r2, #20]
 8004ffc:	4023      	ands	r3, r4
 8004ffe:	9303      	str	r3, [sp, #12]
 8005000:	9b03      	ldr	r3, [sp, #12]
  //DE-RE:
  /*GPIOA->MODER |= 0b01<<GPIO_MODER_MODER0;//OUTPUT MODE
  GPIOA->OTYPER |= 0b01<<GPIO_OTYPER_OT_0;//OPEN-DRAIN
  GPIOA->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR0_Pos;//HIGH SPEED*/

  GPIOA->MODER |= GPIO_MODER_MODER0_0;
 8005002:	2190      	movs	r1, #144	; 0x90
 8005004:	05c9      	lsls	r1, r1, #23
 8005006:	680b      	ldr	r3, [r1, #0]
 8005008:	2401      	movs	r4, #1
 800500a:	4323      	orrs	r3, r4
 800500c:	600b      	str	r3, [r1, #0]
  GPIOA->OTYPER &= ~ GPIO_OTYPER_OT_0;
 800500e:	684b      	ldr	r3, [r1, #4]
 8005010:	43a3      	bics	r3, r4
 8005012:	604b      	str	r3, [r1, #4]
  GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0;
 8005014:	688b      	ldr	r3, [r1, #8]
 8005016:	2503      	movs	r5, #3
 8005018:	432b      	orrs	r3, r5
 800501a:	608b      	str	r3, [r1, #8]

  //LED G:
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER10_Pos; //OUTPUT MODE
 800501c:	4b2c      	ldr	r3, [pc, #176]	; (80050d0 <MX_GPIO_Init+0x11c>)
 800501e:	681e      	ldr	r6, [r3, #0]
 8005020:	2580      	movs	r5, #128	; 0x80
 8005022:	036d      	lsls	r5, r5, #13
 8005024:	4335      	orrs	r5, r6
 8005026:	601d      	str	r5, [r3, #0]
  GPIOB->OTYPER &= ~GPIO_OTYPER_OT_10;//PUSH-PULL
 8005028:	685d      	ldr	r5, [r3, #4]
 800502a:	4e2a      	ldr	r6, [pc, #168]	; (80050d4 <MX_GPIO_Init+0x120>)
 800502c:	4035      	ands	r5, r6
 800502e:	605d      	str	r5, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR10_Pos;//HIGH SPEED
 8005030:	689e      	ldr	r6, [r3, #8]
 8005032:	25c0      	movs	r5, #192	; 0xc0
 8005034:	03ad      	lsls	r5, r5, #14
 8005036:	4335      	orrs	r5, r6
 8005038:	609d      	str	r5, [r3, #8]
  GPIOB->PUPDR |= 0b10<<GPIO_PUPDR_PUPDR10_Pos; //PULL DOWN
 800503a:	68de      	ldr	r6, [r3, #12]
 800503c:	2580      	movs	r5, #128	; 0x80
 800503e:	03ad      	lsls	r5, r5, #14
 8005040:	4335      	orrs	r5, r6
 8005042:	60dd      	str	r5, [r3, #12]

  //TER:
  GPIOA->MODER |= 0b01<<GPIO_MODER_MODER12_Pos;//OUTPUT MODE
 8005044:	680d      	ldr	r5, [r1, #0]
 8005046:	2680      	movs	r6, #128	; 0x80
 8005048:	0476      	lsls	r6, r6, #17
 800504a:	4335      	orrs	r5, r6
 800504c:	600d      	str	r5, [r1, #0]
  GPIOA->OTYPER &= ~ GPIO_OTYPER_OT_12;//OPEN-DRAIN
 800504e:	684d      	ldr	r5, [r1, #4]
 8005050:	4f21      	ldr	r7, [pc, #132]	; (80050d8 <MX_GPIO_Init+0x124>)
 8005052:	46bc      	mov	ip, r7
 8005054:	403d      	ands	r5, r7
 8005056:	604d      	str	r5, [r1, #4]
  GPIOA->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR12_Pos;//HIGH SPEED
 8005058:	688f      	ldr	r7, [r1, #8]
 800505a:	25c0      	movs	r5, #192	; 0xc0
 800505c:	04ad      	lsls	r5, r5, #18
 800505e:	432f      	orrs	r7, r5
 8005060:	608f      	str	r7, [r1, #8]

  //REL:
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER12_Pos;//OUTPUT MODE
 8005062:	6819      	ldr	r1, [r3, #0]
 8005064:	430e      	orrs	r6, r1
 8005066:	601e      	str	r6, [r3, #0]
  GPIOB->OTYPER &= ~ GPIO_OTYPER_OT_12;//OPEN-DRAIN
 8005068:	6859      	ldr	r1, [r3, #4]
 800506a:	4666      	mov	r6, ip
 800506c:	4031      	ands	r1, r6
 800506e:	6059      	str	r1, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR12_Pos;//HIGH SPEED
 8005070:	6899      	ldr	r1, [r3, #8]
 8005072:	430d      	orrs	r5, r1
 8005074:	609d      	str	r5, [r3, #8]

  /*EXTI PB2  PB8*/
  GPIOB->MODER &= ~(GPIO_MODER_MODER2 | GPIO_MODER_MODER8);
 8005076:	6819      	ldr	r1, [r3, #0]
 8005078:	4d18      	ldr	r5, [pc, #96]	; (80050dc <MX_GPIO_Init+0x128>)
 800507a:	4029      	ands	r1, r5
 800507c:	6019      	str	r1, [r3, #0]
  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800507e:	6991      	ldr	r1, [r2, #24]
 8005080:	4321      	orrs	r1, r4
 8005082:	6191      	str	r1, [r2, #24]
  SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI2_PB;
 8005084:	4a16      	ldr	r2, [pc, #88]	; (80050e0 <MX_GPIO_Init+0x12c>)
 8005086:	6895      	ldr	r5, [r2, #8]
 8005088:	2180      	movs	r1, #128	; 0x80
 800508a:	0049      	lsls	r1, r1, #1
 800508c:	4329      	orrs	r1, r5
 800508e:	6091      	str	r1, [r2, #8]
  SYSCFG->EXTICR[2] |= SYSCFG_EXTICR3_EXTI8_PB;
 8005090:	6911      	ldr	r1, [r2, #16]
 8005092:	430c      	orrs	r4, r1
 8005094:	6114      	str	r4, [r2, #16]
  EXTI->IMR = 0b100000100;//   
 8005096:	4a13      	ldr	r2, [pc, #76]	; (80050e4 <MX_GPIO_Init+0x130>)
 8005098:	2182      	movs	r1, #130	; 0x82
 800509a:	0049      	lsls	r1, r1, #1
 800509c:	6011      	str	r1, [r2, #0]
  EXTI->RTSR = 0b100000100;//    
 800509e:	6091      	str	r1, [r2, #8]
  EXTI->FTSR = 0b100000100;//    
 80050a0:	60d1      	str	r1, [r2, #12]
 80050a2:	4a11      	ldr	r2, [pc, #68]	; (80050e8 <MX_GPIO_Init+0x134>)
 80050a4:	39c4      	subs	r1, #196	; 0xc4
 80050a6:	6011      	str	r1, [r2, #0]
 80050a8:	3140      	adds	r1, #64	; 0x40
 80050aa:	6011      	str	r1, [r2, #0]
  //  
  NVIC_EnableIRQ(EXTI2_3_IRQn);
  NVIC_EnableIRQ(EXTI4_15_IRQn);

  //RCLK
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER9_Pos;//OUTPUT MODE
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	4310      	orrs	r0, r2
 80050b0:	6018      	str	r0, [r3, #0]
  GPIOB->OTYPER |= GPIO_OTYPER_OT_9;//OPEN-DRAIN
 80050b2:	6859      	ldr	r1, [r3, #4]
 80050b4:	2280      	movs	r2, #128	; 0x80
 80050b6:	0092      	lsls	r2, r2, #2
 80050b8:	430a      	orrs	r2, r1
 80050ba:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR9_Pos;//HIGH SPEED
 80050bc:	6899      	ldr	r1, [r3, #8]
 80050be:	22c0      	movs	r2, #192	; 0xc0
 80050c0:	0312      	lsls	r2, r2, #12
 80050c2:	430a      	orrs	r2, r1
 80050c4:	609a      	str	r2, [r3, #8]
}
 80050c6:	b005      	add	sp, #20
 80050c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050ca:	46c0      	nop			; (mov r8, r8)
 80050cc:	40021000 	.word	0x40021000
 80050d0:	48000400 	.word	0x48000400
 80050d4:	fffffbff 	.word	0xfffffbff
 80050d8:	ffffefff 	.word	0xffffefff
 80050dc:	fffcffcf 	.word	0xfffcffcf
 80050e0:	40010000 	.word	0x40010000
 80050e4:	40010400 	.word	0x40010400
 80050e8:	e000e100 	.word	0xe000e100

080050ec <Setting_Init>:
{
 80050ec:	b570      	push	{r4, r5, r6, lr}
	  ReadToFleshMemory(0xFC00, DataSettingMemory, 4);
 80050ee:	4c25      	ldr	r4, [pc, #148]	; (8005184 <Setting_Init+0x98>)
 80050f0:	20fc      	movs	r0, #252	; 0xfc
 80050f2:	2204      	movs	r2, #4
 80050f4:	0021      	movs	r1, r4
 80050f6:	0200      	lsls	r0, r0, #8
 80050f8:	f7ff fda2 	bl	8004c40 <ReadToFleshMemory>
	  GlobalAdres = DataSettingMemory[0];
 80050fc:	7823      	ldrb	r3, [r4, #0]
 80050fe:	7123      	strb	r3, [r4, #4]
	  Sensitivity = DataSettingMemory[1];
 8005100:	7863      	ldrb	r3, [r4, #1]
 8005102:	7163      	strb	r3, [r4, #5]
	  ModeRele = DataSettingMemory[2];
 8005104:	78a2      	ldrb	r2, [r4, #2]
 8005106:	4b20      	ldr	r3, [pc, #128]	; (8005188 <Setting_Init+0x9c>)
 8005108:	701a      	strb	r2, [r3, #0]
	  Resistor120 = DataSettingMemory[3];
 800510a:	78e2      	ldrb	r2, [r4, #3]
 800510c:	705a      	strb	r2, [r3, #1]
	  ReadToFleshMemory(0xF800, DataErrorMemory, 1);
 800510e:	4d1f      	ldr	r5, [pc, #124]	; (800518c <Setting_Init+0xa0>)
 8005110:	20f8      	movs	r0, #248	; 0xf8
 8005112:	2201      	movs	r2, #1
 8005114:	0029      	movs	r1, r5
 8005116:	0200      	lsls	r0, r0, #8
 8005118:	f7ff fd92 	bl	8004c40 <ReadToFleshMemory>
	  ExceedanceCounter = DataErrorMemory[0]<<8 | DataErrorMemory[1];
 800511c:	782b      	ldrb	r3, [r5, #0]
 800511e:	021b      	lsls	r3, r3, #8
 8005120:	786a      	ldrb	r2, [r5, #1]
 8005122:	431a      	orrs	r2, r3
 8005124:	4b1a      	ldr	r3, [pc, #104]	; (8005190 <Setting_Init+0xa4>)
 8005126:	801a      	strh	r2, [r3, #0]
	  usRegAnalog[6] = Sensitivity;
 8005128:	7963      	ldrb	r3, [r4, #5]
 800512a:	82a3      	strh	r3, [r4, #20]
	  usRegAnalog[11] = ExceedanceCounter;
 800512c:	83e2      	strh	r2, [r4, #30]
	  switch (Sensitivity)// 
 800512e:	2b02      	cmp	r3, #2
 8005130:	d016      	beq.n	8005160 <Setting_Init+0x74>
 8005132:	2b03      	cmp	r3, #3
 8005134:	d019      	beq.n	800516a <Setting_Init+0x7e>
 8005136:	2b01      	cmp	r3, #1
 8005138:	d00d      	beq.n	8005156 <Setting_Init+0x6a>
	  if(Resistor120==120)//  120 
 800513a:	4b13      	ldr	r3, [pc, #76]	; (8005188 <Setting_Init+0x9c>)
 800513c:	785b      	ldrb	r3, [r3, #1]
 800513e:	2b78      	cmp	r3, #120	; 0x78
 8005140:	d018      	beq.n	8005174 <Setting_Init+0x88>
	  else if(Resistor120==0)
 8005142:	2b00      	cmp	r3, #0
 8005144:	d11d      	bne.n	8005182 <Setting_Init+0x96>
		  GPIOA->BSRR |= GPIO_BSRR_BR_12;
 8005146:	2290      	movs	r2, #144	; 0x90
 8005148:	05d2      	lsls	r2, r2, #23
 800514a:	6991      	ldr	r1, [r2, #24]
 800514c:	2380      	movs	r3, #128	; 0x80
 800514e:	055b      	lsls	r3, r3, #21
 8005150:	430b      	orrs	r3, r1
 8005152:	6193      	str	r3, [r2, #24]
}
 8005154:	e015      	b.n	8005182 <Setting_Init+0x96>
			TargetConcentration=NH;
 8005156:	4a0b      	ldr	r2, [pc, #44]	; (8005184 <Setting_Init+0x98>)
 8005158:	331f      	adds	r3, #31
 800515a:	21c8      	movs	r1, #200	; 0xc8
 800515c:	54d1      	strb	r1, [r2, r3]
		  }break;
 800515e:	e7ec      	b.n	800513a <Setting_Init+0x4e>
			TargetConcentration=CH;
 8005160:	4a08      	ldr	r2, [pc, #32]	; (8005184 <Setting_Init+0x98>)
 8005162:	2320      	movs	r3, #32
 8005164:	2196      	movs	r1, #150	; 0x96
 8005166:	54d1      	strb	r1, [r2, r3]
		  }break;
 8005168:	e7e7      	b.n	800513a <Setting_Init+0x4e>
			TargetConcentration=VH;
 800516a:	4a06      	ldr	r2, [pc, #24]	; (8005184 <Setting_Init+0x98>)
 800516c:	2320      	movs	r3, #32
 800516e:	2164      	movs	r1, #100	; 0x64
 8005170:	54d1      	strb	r1, [r2, r3]
		  }break;
 8005172:	e7e2      	b.n	800513a <Setting_Init+0x4e>
		  GPIOA->BSRR |= GPIO_BSRR_BS_12;
 8005174:	2290      	movs	r2, #144	; 0x90
 8005176:	05d2      	lsls	r2, r2, #23
 8005178:	6991      	ldr	r1, [r2, #24]
 800517a:	2380      	movs	r3, #128	; 0x80
 800517c:	015b      	lsls	r3, r3, #5
 800517e:	430b      	orrs	r3, r1
 8005180:	6193      	str	r3, [r2, #24]
}
 8005182:	bd70      	pop	{r4, r5, r6, pc}
 8005184:	2000000c 	.word	0x2000000c
 8005188:	20000168 	.word	0x20000168
 800518c:	20000258 	.word	0x20000258
 8005190:	2000040c 	.word	0x2000040c

08005194 <GasMeasurement>:
{
 8005194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005196:	46ce      	mov	lr, r9
 8005198:	4647      	mov	r7, r8
 800519a:	b580      	push	{r7, lr}
	if(TimerFlagTIM3)//  
 800519c:	4b8c      	ldr	r3, [pc, #560]	; (80053d0 <GasMeasurement+0x23c>)
 800519e:	789b      	ldrb	r3, [r3, #2]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d103      	bne.n	80051ac <GasMeasurement+0x18>
}
 80051a4:	bcc0      	pop	{r6, r7}
 80051a6:	46b9      	mov	r9, r7
 80051a8:	46b0      	mov	r8, r6
 80051aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SecondsCounter++; //  
 80051ac:	4c88      	ldr	r4, [pc, #544]	; (80053d0 <GasMeasurement+0x23c>)
 80051ae:	88a3      	ldrh	r3, [r4, #4]
 80051b0:	3301      	adds	r3, #1
 80051b2:	80a3      	strh	r3, [r4, #4]
		VoltageInR2 = 3.3f * ADC_Read() / 4096.0f;
 80051b4:	f7ff fcd8 	bl	8004b68 <ADC_Read>
 80051b8:	f7fb ff4a 	bl	8001050 <__aeabi_i2f>
 80051bc:	4985      	ldr	r1, [pc, #532]	; (80053d4 <GasMeasurement+0x240>)
 80051be:	f7fb fc2f 	bl	8000a20 <__aeabi_fmul>
 80051c2:	21e6      	movs	r1, #230	; 0xe6
 80051c4:	0589      	lsls	r1, r1, #22
 80051c6:	f7fb fc2b 	bl	8000a20 <__aeabi_fmul>
 80051ca:	1c06      	adds	r6, r0, #0
 80051cc:	60a0      	str	r0, [r4, #8]
		if(VoltageInR2==0) //    
 80051ce:	2100      	movs	r1, #0
 80051d0:	f7fb f87a 	bl	80002c8 <__aeabi_fcmpeq>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d00f      	beq.n	80051f8 <GasMeasurement+0x64>
				usRegAnalog[1] = (uint16_t)23; //  
 80051d8:	4c7f      	ldr	r4, [pc, #508]	; (80053d8 <GasMeasurement+0x244>)
 80051da:	2317      	movs	r3, #23
 80051dc:	8163      	strh	r3, [r4, #10]
				sprintf(StringIndication, "%d", GlobalAdres);
 80051de:	7922      	ldrb	r2, [r4, #4]
 80051e0:	3424      	adds	r4, #36	; 0x24
 80051e2:	497e      	ldr	r1, [pc, #504]	; (80053dc <GasMeasurement+0x248>)
 80051e4:	0020      	movs	r0, r4
 80051e6:	f002 f955 	bl	8007494 <siprintf>
				indicator_sgd4(SPI1, 0x00, StringIndication, 0b110);
 80051ea:	2306      	movs	r3, #6
 80051ec:	0022      	movs	r2, r4
 80051ee:	2100      	movs	r1, #0
 80051f0:	487b      	ldr	r0, [pc, #492]	; (80053e0 <GasMeasurement+0x24c>)
 80051f2:	f7ff fd93 	bl	8004d1c <indicator_sgd4>
			while(1)
 80051f6:	e7ef      	b.n	80051d8 <GasMeasurement+0x44>
		Ir2 = (double)VoltageInR2/(double)(R2*1000);
 80051f8:	1c30      	adds	r0, r6, #0
 80051fa:	f7fd fd49 	bl	8002c90 <__aeabi_f2d>
 80051fe:	0004      	movs	r4, r0
 8005200:	000d      	movs	r5, r1
 8005202:	4b75      	ldr	r3, [pc, #468]	; (80053d8 <GasMeasurement+0x244>)
 8005204:	4699      	mov	r9, r3
 8005206:	4977      	ldr	r1, [pc, #476]	; (80053e4 <GasMeasurement+0x250>)
 8005208:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800520a:	f7fb fc09 	bl	8000a20 <__aeabi_fmul>
 800520e:	f7fd fd3f 	bl	8002c90 <__aeabi_f2d>
 8005212:	0002      	movs	r2, r0
 8005214:	000b      	movs	r3, r1
 8005216:	0020      	movs	r0, r4
 8005218:	0029      	movs	r1, r5
 800521a:	f7fc fb05 	bl	8001828 <__aeabi_ddiv>
 800521e:	0004      	movs	r4, r0
 8005220:	000d      	movs	r5, r1
 8005222:	4b6b      	ldr	r3, [pc, #428]	; (80053d0 <GasMeasurement+0x23c>)
 8005224:	4698      	mov	r8, r3
 8005226:	611c      	str	r4, [r3, #16]
 8005228:	615d      	str	r5, [r3, #20]
		Use = 5.0f - VoltageInR2 - Ir2*(double)(R1*1000);
 800522a:	1c31      	adds	r1, r6, #0
 800522c:	486e      	ldr	r0, [pc, #440]	; (80053e8 <GasMeasurement+0x254>)
 800522e:	f7fb fd11 	bl	8000c54 <__aeabi_fsub>
 8005232:	f7fd fd2d 	bl	8002c90 <__aeabi_f2d>
 8005236:	0006      	movs	r6, r0
 8005238:	000f      	movs	r7, r1
 800523a:	496a      	ldr	r1, [pc, #424]	; (80053e4 <GasMeasurement+0x250>)
 800523c:	464b      	mov	r3, r9
 800523e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005240:	f7fb fbee 	bl	8000a20 <__aeabi_fmul>
 8005244:	f7fd fd24 	bl	8002c90 <__aeabi_f2d>
 8005248:	0002      	movs	r2, r0
 800524a:	000b      	movs	r3, r1
 800524c:	0020      	movs	r0, r4
 800524e:	0029      	movs	r1, r5
 8005250:	f7fc fef0 	bl	8002034 <__aeabi_dmul>
 8005254:	0002      	movs	r2, r0
 8005256:	000b      	movs	r3, r1
 8005258:	0030      	movs	r0, r6
 800525a:	0039      	movs	r1, r7
 800525c:	f7fd f956 	bl	800250c <__aeabi_dsub>
 8005260:	0006      	movs	r6, r0
 8005262:	000f      	movs	r7, r1
 8005264:	4643      	mov	r3, r8
 8005266:	619e      	str	r6, [r3, #24]
 8005268:	61df      	str	r7, [r3, #28]
		Rse = Use/(double)(Ir2*1000.f);//   
 800526a:	2200      	movs	r2, #0
 800526c:	4b5f      	ldr	r3, [pc, #380]	; (80053ec <GasMeasurement+0x258>)
 800526e:	0020      	movs	r0, r4
 8005270:	0029      	movs	r1, r5
 8005272:	f7fc fedf 	bl	8002034 <__aeabi_dmul>
 8005276:	0002      	movs	r2, r0
 8005278:	000b      	movs	r3, r1
 800527a:	0030      	movs	r0, r6
 800527c:	0039      	movs	r1, r7
 800527e:	f7fc fad3 	bl	8001828 <__aeabi_ddiv>
 8005282:	f7fd fd4d 	bl	8002d20 <__aeabi_d2f>
 8005286:	1c05      	adds	r5, r0, #0
 8005288:	4643      	mov	r3, r8
 800528a:	6218      	str	r0, [r3, #32]
		if(R_average!=0)//,     (  )
 800528c:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 800528e:	2100      	movs	r1, #0
 8005290:	1c30      	adds	r0, r6, #0
 8005292:	f7fb f819 	bl	80002c8 <__aeabi_fcmpeq>
 8005296:	2800      	cmp	r0, #0
 8005298:	d01e      	beq.n	80052d8 <GasMeasurement+0x144>
			S=0;
 800529a:	4b4d      	ldr	r3, [pc, #308]	; (80053d0 <GasMeasurement+0x23c>)
 800529c:	2200      	movs	r2, #0
 800529e:	629a      	str	r2, [r3, #40]	; 0x28
		usRegAnalog[2] = (uint16_t)(S);
 80052a0:	4c4b      	ldr	r4, [pc, #300]	; (80053d0 <GasMeasurement+0x23c>)
 80052a2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80052a4:	f7fb f83e 	bl	8000324 <__aeabi_f2uiz>
 80052a8:	4b4b      	ldr	r3, [pc, #300]	; (80053d8 <GasMeasurement+0x244>)
 80052aa:	8198      	strh	r0, [r3, #12]
		ArrayOfResistanceMeasurementsPerSecond[SecondsCounter-1] = (uint8_t)Rse;//    ,   
 80052ac:	88a5      	ldrh	r5, [r4, #4]
 80052ae:	1e6e      	subs	r6, r5, #1
 80052b0:	6a20      	ldr	r0, [r4, #32]
 80052b2:	f7fb f837 	bl	8000324 <__aeabi_f2uiz>
 80052b6:	4b4e      	ldr	r3, [pc, #312]	; (80053f0 <GasMeasurement+0x25c>)
 80052b8:	5598      	strb	r0, [r3, r6]
		if(SecondsCounter==60)//  
 80052ba:	2d3c      	cmp	r5, #60	; 0x3c
 80052bc:	d054      	beq.n	8005368 <GasMeasurement+0x1d4>
		if(MinuteCounter==60 || FlagHourExpired==1)//   
 80052be:	4b44      	ldr	r3, [pc, #272]	; (80053d0 <GasMeasurement+0x23c>)
 80052c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052c2:	2b3c      	cmp	r3, #60	; 0x3c
 80052c4:	d100      	bne.n	80052c8 <GasMeasurement+0x134>
 80052c6:	e080      	b.n	80053ca <GasMeasurement+0x236>
 80052c8:	4a41      	ldr	r2, [pc, #260]	; (80053d0 <GasMeasurement+0x23c>)
 80052ca:	232e      	movs	r3, #46	; 0x2e
 80052cc:	5cd3      	ldrb	r3, [r2, r3]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d177      	bne.n	80053c2 <GasMeasurement+0x22e>
 80052d2:	2300      	movs	r3, #0
 80052d4:	2000      	movs	r0, #0
 80052d6:	e065      	b.n	80053a4 <GasMeasurement+0x210>
			S=(-A*(B+C/(Rse))*logf(-(-D-F/R_average + (R_average - Rse)/(R_average * G))));
 80052d8:	464c      	mov	r4, r9
 80052da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80052dc:	2280      	movs	r2, #128	; 0x80
 80052de:	0612      	lsls	r2, r2, #24
 80052e0:	4694      	mov	ip, r2
 80052e2:	4463      	add	r3, ip
 80052e4:	001f      	movs	r7, r3
 80052e6:	1c29      	adds	r1, r5, #0
 80052e8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80052ea:	f7fb f9cf 	bl	800068c <__aeabi_fdiv>
 80052ee:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80052f0:	f7fb f830 	bl	8000354 <__aeabi_fadd>
 80052f4:	1c01      	adds	r1, r0, #0
 80052f6:	1c38      	adds	r0, r7, #0
 80052f8:	f7fb fb92 	bl	8000a20 <__aeabi_fmul>
 80052fc:	1c07      	adds	r7, r0, #0
 80052fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005300:	2280      	movs	r2, #128	; 0x80
 8005302:	0612      	lsls	r2, r2, #24
 8005304:	4694      	mov	ip, r2
 8005306:	4463      	add	r3, ip
 8005308:	4698      	mov	r8, r3
 800530a:	1c31      	adds	r1, r6, #0
 800530c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800530e:	f7fb f9bd 	bl	800068c <__aeabi_fdiv>
 8005312:	1c01      	adds	r1, r0, #0
 8005314:	4640      	mov	r0, r8
 8005316:	f7fb fc9d 	bl	8000c54 <__aeabi_fsub>
 800531a:	4680      	mov	r8, r0
 800531c:	1c29      	adds	r1, r5, #0
 800531e:	1c30      	adds	r0, r6, #0
 8005320:	f7fb fc98 	bl	8000c54 <__aeabi_fsub>
 8005324:	1c05      	adds	r5, r0, #0
 8005326:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005328:	1c30      	adds	r0, r6, #0
 800532a:	f7fb fb79 	bl	8000a20 <__aeabi_fmul>
 800532e:	1c01      	adds	r1, r0, #0
 8005330:	1c28      	adds	r0, r5, #0
 8005332:	f7fb f9ab 	bl	800068c <__aeabi_fdiv>
 8005336:	1c01      	adds	r1, r0, #0
 8005338:	4640      	mov	r0, r8
 800533a:	f7fb f80b 	bl	8000354 <__aeabi_fadd>
 800533e:	2380      	movs	r3, #128	; 0x80
 8005340:	061b      	lsls	r3, r3, #24
 8005342:	469c      	mov	ip, r3
 8005344:	4460      	add	r0, ip
 8005346:	f002 ff59 	bl	80081fc <logf>
 800534a:	1c01      	adds	r1, r0, #0
 800534c:	1c38      	adds	r0, r7, #0
 800534e:	f7fb fb67 	bl	8000a20 <__aeabi_fmul>
 8005352:	4b1f      	ldr	r3, [pc, #124]	; (80053d0 <GasMeasurement+0x23c>)
 8005354:	6298      	str	r0, [r3, #40]	; 0x28
			if(S<0)
 8005356:	2100      	movs	r1, #0
 8005358:	f7fa ffbc 	bl	80002d4 <__aeabi_fcmplt>
 800535c:	2800      	cmp	r0, #0
 800535e:	d09f      	beq.n	80052a0 <GasMeasurement+0x10c>
				S=0;
 8005360:	4b1b      	ldr	r3, [pc, #108]	; (80053d0 <GasMeasurement+0x23c>)
 8005362:	2200      	movs	r2, #0
 8005364:	629a      	str	r2, [r3, #40]	; 0x28
 8005366:	e79b      	b.n	80052a0 <GasMeasurement+0x10c>
			MinuteCounter++;
 8005368:	0023      	movs	r3, r4
 800536a:	8da4      	ldrh	r4, [r4, #44]	; 0x2c
 800536c:	3401      	adds	r4, #1
 800536e:	b2a4      	uxth	r4, r4
 8005370:	859c      	strh	r4, [r3, #44]	; 0x2c
			for(int i=0; i<60; i++)
 8005372:	2300      	movs	r3, #0
			uint16_t Sum=0;
 8005374:	2000      	movs	r0, #0
			for(int i=0; i<60; i++)
 8005376:	e004      	b.n	8005382 <GasMeasurement+0x1ee>
				Sum+=ArrayOfResistanceMeasurementsPerSecond[i];
 8005378:	4a1d      	ldr	r2, [pc, #116]	; (80053f0 <GasMeasurement+0x25c>)
 800537a:	5cd2      	ldrb	r2, [r2, r3]
 800537c:	1810      	adds	r0, r2, r0
 800537e:	b280      	uxth	r0, r0
			for(int i=0; i<60; i++)
 8005380:	3301      	adds	r3, #1
 8005382:	2b3b      	cmp	r3, #59	; 0x3b
 8005384:	ddf8      	ble.n	8005378 <GasMeasurement+0x1e4>
			Srednee = Sum/60;
 8005386:	213c      	movs	r1, #60	; 0x3c
 8005388:	f7fa fec8 	bl	800011c <__udivsi3>
			ArrayOfResistanceMeasurementsPerMinute[MinuteCounter-1] = (uint8_t)Srednee;//       
 800538c:	3c01      	subs	r4, #1
 800538e:	4b19      	ldr	r3, [pc, #100]	; (80053f4 <GasMeasurement+0x260>)
 8005390:	5518      	strb	r0, [r3, r4]
			SecondsCounter=0;
 8005392:	4b0f      	ldr	r3, [pc, #60]	; (80053d0 <GasMeasurement+0x23c>)
 8005394:	2200      	movs	r2, #0
 8005396:	809a      	strh	r2, [r3, #4]
 8005398:	e791      	b.n	80052be <GasMeasurement+0x12a>
				Sum+=ArrayOfResistanceMeasurementsPerMinute[i];
 800539a:	4a16      	ldr	r2, [pc, #88]	; (80053f4 <GasMeasurement+0x260>)
 800539c:	5cd2      	ldrb	r2, [r2, r3]
 800539e:	1810      	adds	r0, r2, r0
 80053a0:	b280      	uxth	r0, r0
			for(int i=0; i<60; i++)
 80053a2:	3301      	adds	r3, #1
 80053a4:	2b3b      	cmp	r3, #59	; 0x3b
 80053a6:	ddf8      	ble.n	800539a <GasMeasurement+0x206>
			Srednee = Sum/60;
 80053a8:	213c      	movs	r1, #60	; 0x3c
 80053aa:	f7fa feb7 	bl	800011c <__udivsi3>
 80053ae:	b2c0      	uxtb	r0, r0
			R_average = (uint16_t)Srednee;//    ,       
 80053b0:	4c07      	ldr	r4, [pc, #28]	; (80053d0 <GasMeasurement+0x23c>)
 80053b2:	f7fb fe93 	bl	80010dc <__aeabi_ui2f>
 80053b6:	6260      	str	r0, [r4, #36]	; 0x24
			FlagHourExpired=1;//         
 80053b8:	232e      	movs	r3, #46	; 0x2e
 80053ba:	2201      	movs	r2, #1
 80053bc:	54e2      	strb	r2, [r4, r3]
			MinuteCounter=0;
 80053be:	2300      	movs	r3, #0
 80053c0:	85a3      	strh	r3, [r4, #44]	; 0x2c
		TimerFlagTIM3=0;
 80053c2:	4b03      	ldr	r3, [pc, #12]	; (80053d0 <GasMeasurement+0x23c>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	709a      	strb	r2, [r3, #2]
}
 80053c8:	e6ec      	b.n	80051a4 <GasMeasurement+0x10>
 80053ca:	2300      	movs	r3, #0
 80053cc:	2000      	movs	r0, #0
 80053ce:	e7e9      	b.n	80053a4 <GasMeasurement+0x210>
 80053d0:	20000168 	.word	0x20000168
 80053d4:	40533333 	.word	0x40533333
 80053d8:	2000000c 	.word	0x2000000c
 80053dc:	08008ab8 	.word	0x08008ab8
 80053e0:	40013000 	.word	0x40013000
 80053e4:	447a0000 	.word	0x447a0000
 80053e8:	40a00000 	.word	0x40a00000
 80053ec:	408f4000 	.word	0x408f4000
 80053f0:	200003d0 	.word	0x200003d0
 80053f4:	20000218 	.word	0x20000218

080053f8 <IWDG_Reset>:
	IWDG->KR = 0xAAAA;
 80053f8:	4b01      	ldr	r3, [pc, #4]	; (8005400 <IWDG_Reset+0x8>)
 80053fa:	4a02      	ldr	r2, [pc, #8]	; (8005404 <IWDG_Reset+0xc>)
 80053fc:	601a      	str	r2, [r3, #0]
}
 80053fe:	4770      	bx	lr
 8005400:	40003000 	.word	0x40003000
 8005404:	0000aaaa 	.word	0x0000aaaa

08005408 <ModeAlarm>:
{
 8005408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ExceedanceCounter++;
 800540a:	4a59      	ldr	r2, [pc, #356]	; (8005570 <ModeAlarm+0x168>)
 800540c:	8813      	ldrh	r3, [r2, #0]
 800540e:	3301      	adds	r3, #1
 8005410:	b29b      	uxth	r3, r3
 8005412:	8013      	strh	r3, [r2, #0]
	DataErrorMemory[0] = ExceedanceCounter>>8;
 8005414:	4957      	ldr	r1, [pc, #348]	; (8005574 <ModeAlarm+0x16c>)
 8005416:	0a1a      	lsrs	r2, r3, #8
 8005418:	700a      	strb	r2, [r1, #0]
	DataErrorMemory[1] = ExceedanceCounter;
 800541a:	704b      	strb	r3, [r1, #1]
	usRegAnalog[11] = ExceedanceCounter;
 800541c:	4a56      	ldr	r2, [pc, #344]	; (8005578 <ModeAlarm+0x170>)
 800541e:	83d3      	strh	r3, [r2, #30]
	WriteToFleshMemory(0xF800, DataErrorMemory, 1);//    
 8005420:	20f8      	movs	r0, #248	; 0xf8
 8005422:	2201      	movs	r2, #1
 8005424:	0200      	lsls	r0, r0, #8
 8005426:	f7ff fbc7 	bl	8004bb8 <WriteToFleshMemory>
	TIM15->CR1 |= TIM_CR1_CEN;
 800542a:	4a54      	ldr	r2, [pc, #336]	; (800557c <ModeAlarm+0x174>)
 800542c:	6813      	ldr	r3, [r2, #0]
 800542e:	2101      	movs	r1, #1
 8005430:	430b      	orrs	r3, r1
 8005432:	6013      	str	r3, [r2, #0]
	if(ModeRele==1)
 8005434:	4b52      	ldr	r3, [pc, #328]	; (8005580 <ModeAlarm+0x178>)
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	2b01      	cmp	r3, #1
 800543a:	d015      	beq.n	8005468 <ModeAlarm+0x60>
	else if(ModeRele==0)
 800543c:	2b00      	cmp	r3, #0
 800543e:	d064      	beq.n	800550a <ModeAlarm+0x102>
 8005440:	e041      	b.n	80054c6 <ModeAlarm+0xbe>
				indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);
 8005442:	4a4d      	ldr	r2, [pc, #308]	; (8005578 <ModeAlarm+0x170>)
 8005444:	2300      	movs	r3, #0
 8005446:	3224      	adds	r2, #36	; 0x24
 8005448:	2100      	movs	r1, #0
 800544a:	484e      	ldr	r0, [pc, #312]	; (8005584 <ModeAlarm+0x17c>)
 800544c:	f7ff fc66 	bl	8004d1c <indicator_sgd4>
			GPIOB->BSRR |= GPIO_BSRR_BS_12;
 8005450:	4a4d      	ldr	r2, [pc, #308]	; (8005588 <ModeAlarm+0x180>)
 8005452:	6991      	ldr	r1, [r2, #24]
 8005454:	2380      	movs	r3, #128	; 0x80
 8005456:	015b      	lsls	r3, r3, #5
 8005458:	430b      	orrs	r3, r1
 800545a:	6193      	str	r3, [r2, #24]
			eMBPoll(); //   modBus
 800545c:	f001 f98c 	bl	8006778 <eMBPoll>
			GasMeasurement();// 
 8005460:	f7ff fe98 	bl	8005194 <GasMeasurement>
			IWDG_Reset(); //   (  )
 8005464:	f7ff ffc8 	bl	80053f8 <IWDG_Reset>
		while(ShortPressKey_PB8!=1 && ShortPressKey_PB2!=1)// 
 8005468:	4a45      	ldr	r2, [pc, #276]	; (8005580 <ModeAlarm+0x178>)
 800546a:	2330      	movs	r3, #48	; 0x30
 800546c:	5cd3      	ldrb	r3, [r2, r3]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d014      	beq.n	800549c <ModeAlarm+0x94>
 8005472:	0011      	movs	r1, r2
 8005474:	2231      	movs	r2, #49	; 0x31
 8005476:	5c8a      	ldrb	r2, [r1, r2]
 8005478:	2a01      	cmp	r2, #1
 800547a:	d00f      	beq.n	800549c <ModeAlarm+0x94>
			usRegAnalog[1] = (uint16_t)18; //  
 800547c:	4b3e      	ldr	r3, [pc, #248]	; (8005578 <ModeAlarm+0x170>)
 800547e:	2212      	movs	r2, #18
 8005480:	815a      	strh	r2, [r3, #10]
			if(FlagMogan == 0)
 8005482:	4a3f      	ldr	r2, [pc, #252]	; (8005580 <ModeAlarm+0x178>)
 8005484:	232f      	movs	r3, #47	; 0x2f
 8005486:	5cd3      	ldrb	r3, [r2, r3]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1da      	bne.n	8005442 <ModeAlarm+0x3a>
				indicator_sgd4(SPI1, 0x00, StringIndication, 0b100);
 800548c:	4a3a      	ldr	r2, [pc, #232]	; (8005578 <ModeAlarm+0x170>)
 800548e:	3304      	adds	r3, #4
 8005490:	3224      	adds	r2, #36	; 0x24
 8005492:	2100      	movs	r1, #0
 8005494:	483b      	ldr	r0, [pc, #236]	; (8005584 <ModeAlarm+0x17c>)
 8005496:	f7ff fc41 	bl	8004d1c <indicator_sgd4>
 800549a:	e7d9      	b.n	8005450 <ModeAlarm+0x48>
		if(ShortPressKey_PB8==1)
 800549c:	2b01      	cmp	r3, #1
 800549e:	d018      	beq.n	80054d2 <ModeAlarm+0xca>
		if(ShortPressKey_PB2==1)
 80054a0:	4a37      	ldr	r2, [pc, #220]	; (8005580 <ModeAlarm+0x178>)
 80054a2:	2331      	movs	r3, #49	; 0x31
 80054a4:	5cd3      	ldrb	r3, [r2, r3]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d018      	beq.n	80054dc <ModeAlarm+0xd4>
		TIM14->CR1 &= ~TIM_CR1_CEN;// 
 80054aa:	4a38      	ldr	r2, [pc, #224]	; (800558c <ModeAlarm+0x184>)
 80054ac:	6813      	ldr	r3, [r2, #0]
 80054ae:	2101      	movs	r1, #1
 80054b0:	438b      	bics	r3, r1
 80054b2:	6013      	str	r3, [r2, #0]
		TimerCounterTIM14=0;
 80054b4:	4b32      	ldr	r3, [pc, #200]	; (8005580 <ModeAlarm+0x178>)
 80054b6:	2200      	movs	r2, #0
 80054b8:	865a      	strh	r2, [r3, #50]	; 0x32
		GPIOB->BSRR |= GPIO_BSRR_BR_12;// 
 80054ba:	4a33      	ldr	r2, [pc, #204]	; (8005588 <ModeAlarm+0x180>)
 80054bc:	6991      	ldr	r1, [r2, #24]
 80054be:	2380      	movs	r3, #128	; 0x80
 80054c0:	055b      	lsls	r3, r3, #21
 80054c2:	430b      	orrs	r3, r1
 80054c4:	6193      	str	r3, [r2, #24]
	TIM15->CR1 &= ~TIM_CR1_CEN;
 80054c6:	4a2d      	ldr	r2, [pc, #180]	; (800557c <ModeAlarm+0x174>)
 80054c8:	6813      	ldr	r3, [r2, #0]
 80054ca:	2101      	movs	r1, #1
 80054cc:	438b      	bics	r3, r1
 80054ce:	6013      	str	r3, [r2, #0]
}
 80054d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			ShortPressKey_PB8=0;
 80054d2:	4a2b      	ldr	r2, [pc, #172]	; (8005580 <ModeAlarm+0x178>)
 80054d4:	332f      	adds	r3, #47	; 0x2f
 80054d6:	2100      	movs	r1, #0
 80054d8:	54d1      	strb	r1, [r2, r3]
 80054da:	e7e1      	b.n	80054a0 <ModeAlarm+0x98>
			ShortPressKey_PB2=0;
 80054dc:	3330      	adds	r3, #48	; 0x30
 80054de:	2100      	movs	r1, #0
 80054e0:	54d1      	strb	r1, [r2, r3]
 80054e2:	e7e2      	b.n	80054aa <ModeAlarm+0xa2>
				indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);
 80054e4:	4a24      	ldr	r2, [pc, #144]	; (8005578 <ModeAlarm+0x170>)
 80054e6:	2300      	movs	r3, #0
 80054e8:	3224      	adds	r2, #36	; 0x24
 80054ea:	2100      	movs	r1, #0
 80054ec:	4825      	ldr	r0, [pc, #148]	; (8005584 <ModeAlarm+0x17c>)
 80054ee:	f7ff fc15 	bl	8004d1c <indicator_sgd4>
			eMBPoll(); //   modBus
 80054f2:	f001 f941 	bl	8006778 <eMBPoll>
			GPIOB->BSRR |= GPIO_BSRR_BR_12;
 80054f6:	4a24      	ldr	r2, [pc, #144]	; (8005588 <ModeAlarm+0x180>)
 80054f8:	6991      	ldr	r1, [r2, #24]
 80054fa:	2380      	movs	r3, #128	; 0x80
 80054fc:	055b      	lsls	r3, r3, #21
 80054fe:	430b      	orrs	r3, r1
 8005500:	6193      	str	r3, [r2, #24]
			GasMeasurement();// 
 8005502:	f7ff fe47 	bl	8005194 <GasMeasurement>
			IWDG_Reset(); //   (  )
 8005506:	f7ff ff77 	bl	80053f8 <IWDG_Reset>
		while(S>(TargetConcentration-TargetConcentration*0.1))
 800550a:	4b1d      	ldr	r3, [pc, #116]	; (8005580 <ModeAlarm+0x178>)
 800550c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800550e:	f7fd fbbf 	bl	8002c90 <__aeabi_f2d>
 8005512:	0006      	movs	r6, r0
 8005514:	000f      	movs	r7, r1
 8005516:	4a18      	ldr	r2, [pc, #96]	; (8005578 <ModeAlarm+0x170>)
 8005518:	2320      	movs	r3, #32
 800551a:	5cd0      	ldrb	r0, [r2, r3]
 800551c:	f7fd fb88 	bl	8002c30 <__aeabi_i2d>
 8005520:	0004      	movs	r4, r0
 8005522:	000d      	movs	r5, r1
 8005524:	4a1a      	ldr	r2, [pc, #104]	; (8005590 <ModeAlarm+0x188>)
 8005526:	4b1b      	ldr	r3, [pc, #108]	; (8005594 <ModeAlarm+0x18c>)
 8005528:	f7fc fd84 	bl	8002034 <__aeabi_dmul>
 800552c:	0002      	movs	r2, r0
 800552e:	000b      	movs	r3, r1
 8005530:	0020      	movs	r0, r4
 8005532:	0029      	movs	r1, r5
 8005534:	f7fc ffea 	bl	800250c <__aeabi_dsub>
 8005538:	0002      	movs	r2, r0
 800553a:	000b      	movs	r3, r1
 800553c:	0030      	movs	r0, r6
 800553e:	0039      	movs	r1, r7
 8005540:	f7fa fea2 	bl	8000288 <__aeabi_dcmpgt>
 8005544:	2800      	cmp	r0, #0
 8005546:	d00f      	beq.n	8005568 <ModeAlarm+0x160>
			usRegAnalog[1] = (uint16_t)18; //  
 8005548:	4b0b      	ldr	r3, [pc, #44]	; (8005578 <ModeAlarm+0x170>)
 800554a:	2212      	movs	r2, #18
 800554c:	815a      	strh	r2, [r3, #10]
			if(FlagMogan == 0)
 800554e:	4a0c      	ldr	r2, [pc, #48]	; (8005580 <ModeAlarm+0x178>)
 8005550:	232f      	movs	r3, #47	; 0x2f
 8005552:	5cd3      	ldrb	r3, [r2, r3]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1c5      	bne.n	80054e4 <ModeAlarm+0xdc>
				indicator_sgd4(SPI1, 0x00, StringIndication, 0b100);
 8005558:	4a07      	ldr	r2, [pc, #28]	; (8005578 <ModeAlarm+0x170>)
 800555a:	3304      	adds	r3, #4
 800555c:	3224      	adds	r2, #36	; 0x24
 800555e:	2100      	movs	r1, #0
 8005560:	4808      	ldr	r0, [pc, #32]	; (8005584 <ModeAlarm+0x17c>)
 8005562:	f7ff fbdb 	bl	8004d1c <indicator_sgd4>
 8005566:	e7c4      	b.n	80054f2 <ModeAlarm+0xea>
		usRegAnalog[1] = (uint16_t)13;//   
 8005568:	4b03      	ldr	r3, [pc, #12]	; (8005578 <ModeAlarm+0x170>)
 800556a:	220d      	movs	r2, #13
 800556c:	815a      	strh	r2, [r3, #10]
 800556e:	e7aa      	b.n	80054c6 <ModeAlarm+0xbe>
 8005570:	2000040c 	.word	0x2000040c
 8005574:	20000258 	.word	0x20000258
 8005578:	2000000c 	.word	0x2000000c
 800557c:	40014000 	.word	0x40014000
 8005580:	20000168 	.word	0x20000168
 8005584:	40013000 	.word	0x40013000
 8005588:	48000400 	.word	0x48000400
 800558c:	40002000 	.word	0x40002000
 8005590:	9999999a 	.word	0x9999999a
 8005594:	3fb99999 	.word	0x3fb99999

08005598 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //  EXTI
{
	EXTI_PRreg = EXTI->PR;
 8005598:	4a2e      	ldr	r2, [pc, #184]	; (8005654 <HAL_GPIO_EXTI_Callback+0xbc>)
 800559a:	6953      	ldr	r3, [r2, #20]
 800559c:	b29b      	uxth	r3, r3
 800559e:	492e      	ldr	r1, [pc, #184]	; (8005658 <HAL_GPIO_EXTI_Callback+0xc0>)
 80055a0:	800b      	strh	r3, [r1, #0]
	EXTI->PR |= 1;
 80055a2:	6951      	ldr	r1, [r2, #20]
 80055a4:	2001      	movs	r0, #1
 80055a6:	4301      	orrs	r1, r0
 80055a8:	6151      	str	r1, [r2, #20]
	if((EXTI_PRreg & EXTI_PR_PR2)>0)
 80055aa:	075a      	lsls	r2, r3, #29
 80055ac:	d50e      	bpl.n	80055cc <HAL_GPIO_EXTI_Callback+0x34>
	{
		EXTI_PRreg &= ~EXTI_PR_PR2;
 80055ae:	2204      	movs	r2, #4
 80055b0:	4393      	bics	r3, r2
 80055b2:	4a29      	ldr	r2, [pc, #164]	; (8005658 <HAL_GPIO_EXTI_Callback+0xc0>)
 80055b4:	8013      	strh	r3, [r2, #0]
		if(!ClickFlag_PB2)
 80055b6:	4a29      	ldr	r2, [pc, #164]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 80055b8:	2334      	movs	r3, #52	; 0x34
 80055ba:	5cd3      	ldrb	r3, [r2, r3]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d127      	bne.n	8005610 <HAL_GPIO_EXTI_Callback+0x78>
		{
			TimerCounterTIM14=0;
 80055c0:	0013      	movs	r3, r2
 80055c2:	2200      	movs	r2, #0
 80055c4:	865a      	strh	r2, [r3, #50]	; 0x32
			ClickFlag_PB2=1;
 80055c6:	3234      	adds	r2, #52	; 0x34
 80055c8:	2101      	movs	r1, #1
 80055ca:	5499      	strb	r1, [r3, r2]
			}
			ClickFlag_PB2=0;
		}
	}

	if((EXTI_PRreg & EXTI_PR_PR8)>0)
 80055cc:	4b22      	ldr	r3, [pc, #136]	; (8005658 <HAL_GPIO_EXTI_Callback+0xc0>)
 80055ce:	881b      	ldrh	r3, [r3, #0]
 80055d0:	05da      	lsls	r2, r3, #23
 80055d2:	d50e      	bpl.n	80055f2 <HAL_GPIO_EXTI_Callback+0x5a>
	{
		EXTI_PRreg &= ~EXTI_PR_PR8;
 80055d4:	4a22      	ldr	r2, [pc, #136]	; (8005660 <HAL_GPIO_EXTI_Callback+0xc8>)
 80055d6:	4013      	ands	r3, r2
 80055d8:	4a1f      	ldr	r2, [pc, #124]	; (8005658 <HAL_GPIO_EXTI_Callback+0xc0>)
 80055da:	8013      	strh	r3, [r2, #0]
		if(!ClickFlag_PB8)
 80055dc:	4a1f      	ldr	r2, [pc, #124]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 80055de:	2335      	movs	r3, #53	; 0x35
 80055e0:	5cd3      	ldrb	r3, [r2, r3]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d122      	bne.n	800562c <HAL_GPIO_EXTI_Callback+0x94>
		{
			TimerCounterTIM14=0;
 80055e6:	0013      	movs	r3, r2
 80055e8:	2200      	movs	r2, #0
 80055ea:	865a      	strh	r2, [r3, #50]	; 0x32
			ClickFlag_PB8=1;
 80055ec:	3235      	adds	r2, #53	; 0x35
 80055ee:	2101      	movs	r1, #1
 80055f0:	5499      	strb	r1, [r3, r2]
			}
			ClickFlag_PB8=0;
		}
	}

	if(ClickFlag_PB2 || ClickFlag_PB8)
 80055f2:	4a1a      	ldr	r2, [pc, #104]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 80055f4:	2334      	movs	r3, #52	; 0x34
 80055f6:	5cd3      	ldrb	r3, [r2, r3]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d103      	bne.n	8005604 <HAL_GPIO_EXTI_Callback+0x6c>
 80055fc:	3335      	adds	r3, #53	; 0x35
 80055fe:	5cd3      	ldrb	r3, [r2, r3]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d021      	beq.n	8005648 <HAL_GPIO_EXTI_Callback+0xb0>
	{
		TIM14->CR1 |= TIM_CR1_CEN;// 
 8005604:	4a17      	ldr	r2, [pc, #92]	; (8005664 <HAL_GPIO_EXTI_Callback+0xcc>)
 8005606:	6813      	ldr	r3, [r2, #0]
 8005608:	2101      	movs	r1, #1
 800560a:	430b      	orrs	r3, r1
 800560c:	6013      	str	r3, [r2, #0]
	}
	else
	{
		TIM14->CR1 &= ~TIM_CR1_CEN;// 
	}
}
 800560e:	4770      	bx	lr
			if(TimerCounterTIM14<3000)
 8005610:	4b12      	ldr	r3, [pc, #72]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 8005612:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8005614:	4b14      	ldr	r3, [pc, #80]	; (8005668 <HAL_GPIO_EXTI_Callback+0xd0>)
 8005616:	429a      	cmp	r2, r3
 8005618:	d803      	bhi.n	8005622 <HAL_GPIO_EXTI_Callback+0x8a>
				ShortPressKey_PB2=1;
 800561a:	4a10      	ldr	r2, [pc, #64]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 800561c:	2331      	movs	r3, #49	; 0x31
 800561e:	2101      	movs	r1, #1
 8005620:	54d1      	strb	r1, [r2, r3]
			ClickFlag_PB2=0;
 8005622:	4a0e      	ldr	r2, [pc, #56]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 8005624:	2334      	movs	r3, #52	; 0x34
 8005626:	2100      	movs	r1, #0
 8005628:	54d1      	strb	r1, [r2, r3]
 800562a:	e7cf      	b.n	80055cc <HAL_GPIO_EXTI_Callback+0x34>
			if(TimerCounterTIM14<3000)
 800562c:	4b0b      	ldr	r3, [pc, #44]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 800562e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8005630:	4b0d      	ldr	r3, [pc, #52]	; (8005668 <HAL_GPIO_EXTI_Callback+0xd0>)
 8005632:	429a      	cmp	r2, r3
 8005634:	d803      	bhi.n	800563e <HAL_GPIO_EXTI_Callback+0xa6>
				ShortPressKey_PB8=1;
 8005636:	4a09      	ldr	r2, [pc, #36]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 8005638:	2330      	movs	r3, #48	; 0x30
 800563a:	2101      	movs	r1, #1
 800563c:	54d1      	strb	r1, [r2, r3]
			ClickFlag_PB8=0;
 800563e:	4a07      	ldr	r2, [pc, #28]	; (800565c <HAL_GPIO_EXTI_Callback+0xc4>)
 8005640:	2335      	movs	r3, #53	; 0x35
 8005642:	2100      	movs	r1, #0
 8005644:	54d1      	strb	r1, [r2, r3]
 8005646:	e7d4      	b.n	80055f2 <HAL_GPIO_EXTI_Callback+0x5a>
		TIM14->CR1 &= ~TIM_CR1_CEN;// 
 8005648:	4a06      	ldr	r2, [pc, #24]	; (8005664 <HAL_GPIO_EXTI_Callback+0xcc>)
 800564a:	6813      	ldr	r3, [r2, #0]
 800564c:	2101      	movs	r1, #1
 800564e:	438b      	bics	r3, r1
 8005650:	6013      	str	r3, [r2, #0]
}
 8005652:	e7dc      	b.n	800560e <HAL_GPIO_EXTI_Callback+0x76>
 8005654:	40010400 	.word	0x40010400
 8005658:	20000254 	.word	0x20000254
 800565c:	20000168 	.word	0x20000168
 8005660:	fffffeff 	.word	0xfffffeff
 8005664:	40002000 	.word	0x40002000
 8005668:	00000bb7 	.word	0x00000bb7

0800566c <CheckingKeyTimings>:
void CheckingKeyTimings()
{
	if(TimerCounterTIM14==3000 && ClickFlag_PB8==1 && ClickFlag_PB2==0)
 800566c:	4b28      	ldr	r3, [pc, #160]	; (8005710 <CheckingKeyTimings+0xa4>)
 800566e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005670:	4a28      	ldr	r2, [pc, #160]	; (8005714 <CheckingKeyTimings+0xa8>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d018      	beq.n	80056a8 <CheckingKeyTimings+0x3c>
	{
		// 
		LongPressKey_PB8=1;
		TimerCounterTIM14=0;
	}
	else if(TimerCounterTIM14==3000 && ClickFlag_PB2==1 && ClickFlag_PB8==0)
 8005676:	4a27      	ldr	r2, [pc, #156]	; (8005714 <CheckingKeyTimings+0xa8>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d025      	beq.n	80056c8 <CheckingKeyTimings+0x5c>
	{
		// 
		LongPressKey_PB2=1;
		TimerCounterTIM14=0;
	}
	else if(TimerCounterTIM14>=3000 && TimerCounterTIM14<9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
 800567c:	4a26      	ldr	r2, [pc, #152]	; (8005718 <CheckingKeyTimings+0xac>)
 800567e:	189a      	adds	r2, r3, r2
 8005680:	b292      	uxth	r2, r2
 8005682:	4926      	ldr	r1, [pc, #152]	; (800571c <CheckingKeyTimings+0xb0>)
 8005684:	428a      	cmp	r2, r1
 8005686:	d82f      	bhi.n	80056e8 <CheckingKeyTimings+0x7c>
 8005688:	4921      	ldr	r1, [pc, #132]	; (8005710 <CheckingKeyTimings+0xa4>)
 800568a:	2235      	movs	r2, #53	; 0x35
 800568c:	5c8a      	ldrb	r2, [r1, r2]
 800568e:	2a00      	cmp	r2, #0
 8005690:	d12a      	bne.n	80056e8 <CheckingKeyTimings+0x7c>
 8005692:	3234      	adds	r2, #52	; 0x34
 8005694:	5c8a      	ldrb	r2, [r1, r2]
 8005696:	2a00      	cmp	r2, #0
 8005698:	d126      	bne.n	80056e8 <CheckingKeyTimings+0x7c>
	{
		LongDoublePressKey_PB2_PB8=1;
 800569a:	000b      	movs	r3, r1
 800569c:	3238      	adds	r2, #56	; 0x38
 800569e:	2101      	movs	r1, #1
 80056a0:	5499      	strb	r1, [r3, r2]
		TimerCounterTIM14=0;
 80056a2:	2200      	movs	r2, #0
 80056a4:	865a      	strh	r2, [r3, #50]	; 0x32
	else if(TimerCounterTIM14>=9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
	{
		LongLongDoublePressKey_PB2_PB8=1;
		TimerCounterTIM14=0;
	}
}
 80056a6:	4770      	bx	lr
	if(TimerCounterTIM14==3000 && ClickFlag_PB8==1 && ClickFlag_PB2==0)
 80056a8:	4919      	ldr	r1, [pc, #100]	; (8005710 <CheckingKeyTimings+0xa4>)
 80056aa:	2235      	movs	r2, #53	; 0x35
 80056ac:	5c8a      	ldrb	r2, [r1, r2]
 80056ae:	2a01      	cmp	r2, #1
 80056b0:	d1e1      	bne.n	8005676 <CheckingKeyTimings+0xa>
 80056b2:	3233      	adds	r2, #51	; 0x33
 80056b4:	5c8a      	ldrb	r2, [r1, r2]
 80056b6:	2a00      	cmp	r2, #0
 80056b8:	d1dd      	bne.n	8005676 <CheckingKeyTimings+0xa>
		LongPressKey_PB8=1;
 80056ba:	000b      	movs	r3, r1
 80056bc:	3236      	adds	r2, #54	; 0x36
 80056be:	2101      	movs	r1, #1
 80056c0:	5499      	strb	r1, [r3, r2]
		TimerCounterTIM14=0;
 80056c2:	2200      	movs	r2, #0
 80056c4:	865a      	strh	r2, [r3, #50]	; 0x32
 80056c6:	e7ee      	b.n	80056a6 <CheckingKeyTimings+0x3a>
	else if(TimerCounterTIM14==3000 && ClickFlag_PB2==1 && ClickFlag_PB8==0)
 80056c8:	4911      	ldr	r1, [pc, #68]	; (8005710 <CheckingKeyTimings+0xa4>)
 80056ca:	2234      	movs	r2, #52	; 0x34
 80056cc:	5c8a      	ldrb	r2, [r1, r2]
 80056ce:	2a01      	cmp	r2, #1
 80056d0:	d1d4      	bne.n	800567c <CheckingKeyTimings+0x10>
 80056d2:	3234      	adds	r2, #52	; 0x34
 80056d4:	5c8a      	ldrb	r2, [r1, r2]
 80056d6:	2a00      	cmp	r2, #0
 80056d8:	d1d0      	bne.n	800567c <CheckingKeyTimings+0x10>
		LongPressKey_PB2=1;
 80056da:	000b      	movs	r3, r1
 80056dc:	3237      	adds	r2, #55	; 0x37
 80056de:	2101      	movs	r1, #1
 80056e0:	5499      	strb	r1, [r3, r2]
		TimerCounterTIM14=0;
 80056e2:	2200      	movs	r2, #0
 80056e4:	865a      	strh	r2, [r3, #50]	; 0x32
 80056e6:	e7de      	b.n	80056a6 <CheckingKeyTimings+0x3a>
	else if(TimerCounterTIM14>=9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
 80056e8:	4a0d      	ldr	r2, [pc, #52]	; (8005720 <CheckingKeyTimings+0xb4>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d9db      	bls.n	80056a6 <CheckingKeyTimings+0x3a>
 80056ee:	4a08      	ldr	r2, [pc, #32]	; (8005710 <CheckingKeyTimings+0xa4>)
 80056f0:	2335      	movs	r3, #53	; 0x35
 80056f2:	5cd3      	ldrb	r3, [r2, r3]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1d6      	bne.n	80056a6 <CheckingKeyTimings+0x3a>
 80056f8:	3334      	adds	r3, #52	; 0x34
 80056fa:	5cd3      	ldrb	r3, [r2, r3]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1d2      	bne.n	80056a6 <CheckingKeyTimings+0x3a>
		LongLongDoublePressKey_PB2_PB8=1;
 8005700:	0013      	movs	r3, r2
 8005702:	2239      	movs	r2, #57	; 0x39
 8005704:	2101      	movs	r1, #1
 8005706:	5499      	strb	r1, [r3, r2]
		TimerCounterTIM14=0;
 8005708:	2200      	movs	r2, #0
 800570a:	865a      	strh	r2, [r3, #50]	; 0x32
}
 800570c:	e7cb      	b.n	80056a6 <CheckingKeyTimings+0x3a>
 800570e:	46c0      	nop			; (mov r8, r8)
 8005710:	20000168 	.word	0x20000168
 8005714:	00000bb8 	.word	0x00000bb8
 8005718:	fffff448 	.word	0xfffff448
 800571c:	0000176f 	.word	0x0000176f
 8005720:	00002327 	.word	0x00002327

08005724 <eMBRegInputCB>:

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
 8005724:	b510      	push	{r4, lr}
  eMBErrorCode eStatus = MB_ENOERR;
  int iRegIndex;

  if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8005726:	2962      	cmp	r1, #98	; 0x62
 8005728:	d913      	bls.n	8005752 <eMBRegInputCB+0x2e>
      (usAddress + usNRegs <= REG_ADRESS_INPUT_START + REG_INPUT_NUMBER_REGS))
 800572a:	1853      	adds	r3, r2, r1
  if ((usAddress >= REG_ADRESS_INPUT_START) &&
 800572c:	2b6f      	cmp	r3, #111	; 0x6f
 800572e:	dc10      	bgt.n	8005752 <eMBRegInputCB+0x2e>
  {
    iRegIndex = (int)(usAddress - usRegAdressInputStart);
 8005730:	3963      	subs	r1, #99	; 0x63

    while(usNRegs > 0)
 8005732:	2a00      	cmp	r2, #0
 8005734:	d00b      	beq.n	800574e <eMBRegInputCB+0x2a>
    {
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] >> 8);
 8005736:	004c      	lsls	r4, r1, #1
 8005738:	4b11      	ldr	r3, [pc, #68]	; (8005780 <eMBRegInputCB+0x5c>)
 800573a:	191b      	adds	r3, r3, r4
 800573c:	891b      	ldrh	r3, [r3, #8]
 800573e:	0a1c      	lsrs	r4, r3, #8
 8005740:	7004      	strb	r4, [r0, #0]
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 8005742:	7043      	strb	r3, [r0, #1]

        iRegIndex++;
 8005744:	3101      	adds	r1, #1
        usNRegs--;
 8005746:	3a01      	subs	r2, #1
 8005748:	b292      	uxth	r2, r2
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 800574a:	3002      	adds	r0, #2
 800574c:	e7f1      	b.n	8005732 <eMBRegInputCB+0xe>
  eMBErrorCode eStatus = MB_ENOERR;
 800574e:	2000      	movs	r0, #0
 8005750:	e006      	b.n	8005760 <eMBRegInputCB+0x3c>
    }
  }
	else if(usAddress==3334)
 8005752:	4b0c      	ldr	r3, [pc, #48]	; (8005784 <eMBRegInputCB+0x60>)
 8005754:	4299      	cmp	r1, r3
 8005756:	d004      	beq.n	8005762 <eMBRegInputCB+0x3e>
	{
		*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
		*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
	}
	else if(usAddress==7778)
 8005758:	4b0b      	ldr	r3, [pc, #44]	; (8005788 <eMBRegInputCB+0x64>)
 800575a:	4299      	cmp	r1, r3
 800575c:	d008      	beq.n	8005770 <eMBRegInputCB+0x4c>
		*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
		*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
	}
  else
  {
    eStatus = MB_ENOREG;
 800575e:	2001      	movs	r0, #1
  }

  return eStatus;
}
 8005760:	bd10      	pop	{r4, pc}
		*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
 8005762:	2300      	movs	r3, #0
 8005764:	7003      	strb	r3, [r0, #0]
		*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
 8005766:	4b09      	ldr	r3, [pc, #36]	; (800578c <eMBRegInputCB+0x68>)
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	7043      	strb	r3, [r0, #1]
  eMBErrorCode eStatus = MB_ENOERR;
 800576c:	2000      	movs	r0, #0
 800576e:	e7f7      	b.n	8005760 <eMBRegInputCB+0x3c>
		*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
 8005770:	2300      	movs	r3, #0
 8005772:	7003      	strb	r3, [r0, #0]
		*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
 8005774:	4b02      	ldr	r3, [pc, #8]	; (8005780 <eMBRegInputCB+0x5c>)
 8005776:	791b      	ldrb	r3, [r3, #4]
 8005778:	7043      	strb	r3, [r0, #1]
  eMBErrorCode eStatus = MB_ENOERR;
 800577a:	2000      	movs	r0, #0
 800577c:	e7f0      	b.n	8005760 <eMBRegInputCB+0x3c>
 800577e:	46c0      	nop			; (mov r8, r8)
 8005780:	2000000c 	.word	0x2000000c
 8005784:	00000d06 	.word	0x00000d06
 8005788:	00001e62 	.word	0x00001e62
 800578c:	20000168 	.word	0x20000168

08005790 <eMBRegHoldingCB>:


/*----------------------------------------------------------------------------*/
eMBErrorCode eMBRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs,
                             eMBRegisterMode eMode)
{
 8005790:	b530      	push	{r4, r5, lr}
	eMBErrorCode eStatus = MB_ENOERR;
	int iRegIndex=0;
	if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8005792:	2962      	cmp	r1, #98	; 0x62
 8005794:	d930      	bls.n	80057f8 <eMBRegHoldingCB+0x68>
	      (usAddress + usNRegs <= REG_ADRESS_INPUT_START + REG_INPUT_NUMBER_REGS))
 8005796:	188c      	adds	r4, r1, r2
	if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8005798:	2c6f      	cmp	r4, #111	; 0x6f
 800579a:	dc2d      	bgt.n	80057f8 <eMBRegHoldingCB+0x68>
	  {
		if(eMode==MB_REG_READ)
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <eMBRegHoldingCB+0x18>

				iRegIndex++;
				usNRegs--;
			}
		}
		else if(eMode==MB_REG_WRITE)
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d012      	beq.n	80057ca <eMBRegHoldingCB+0x3a>
	eMBErrorCode eStatus = MB_ENOERR;
 80057a4:	2000      	movs	r0, #0
 80057a6:	e02e      	b.n	8005806 <eMBRegHoldingCB+0x76>
	int iRegIndex=0;
 80057a8:	2400      	movs	r4, #0
			while(usNRegs > 0)
 80057aa:	2a00      	cmp	r2, #0
 80057ac:	d00b      	beq.n	80057c6 <eMBRegHoldingCB+0x36>
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] >> 8);
 80057ae:	0065      	lsls	r5, r4, #1
 80057b0:	4934      	ldr	r1, [pc, #208]	; (8005884 <eMBRegHoldingCB+0xf4>)
 80057b2:	1949      	adds	r1, r1, r5
 80057b4:	8909      	ldrh	r1, [r1, #8]
 80057b6:	0a0d      	lsrs	r5, r1, #8
 80057b8:	7005      	strb	r5, [r0, #0]
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 80057ba:	7041      	strb	r1, [r0, #1]
				iRegIndex++;
 80057bc:	3401      	adds	r4, #1
				usNRegs--;
 80057be:	3a01      	subs	r2, #1
 80057c0:	b292      	uxth	r2, r2
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 80057c2:	3002      	adds	r0, #2
 80057c4:	e7f1      	b.n	80057aa <eMBRegHoldingCB+0x1a>
	eMBErrorCode eStatus = MB_ENOERR;
 80057c6:	0018      	movs	r0, r3
 80057c8:	e01d      	b.n	8005806 <eMBRegHoldingCB+0x76>
		{
			if(usAddress==105)
 80057ca:	2969      	cmp	r1, #105	; 0x69
 80057cc:	d001      	beq.n	80057d2 <eMBRegHoldingCB+0x42>
					eStatus = MB_EIO;
				}
			}
			else
			{
				eStatus = MB_EIO;
 80057ce:	2005      	movs	r0, #5
 80057d0:	e019      	b.n	8005806 <eMBRegHoldingCB+0x76>
				uint16_t buf = pucRegBuffer[1] + 256*pucRegBuffer[0];
 80057d2:	7843      	ldrb	r3, [r0, #1]
 80057d4:	7802      	ldrb	r2, [r0, #0]
 80057d6:	0212      	lsls	r2, r2, #8
 80057d8:	189b      	adds	r3, r3, r2
 80057da:	b29b      	uxth	r3, r3
				if(buf>0 && buf<4)
 80057dc:	1e5a      	subs	r2, r3, #1
 80057de:	b292      	uxth	r2, r2
 80057e0:	2a02      	cmp	r2, #2
 80057e2:	d849      	bhi.n	8005878 <eMBRegHoldingCB+0xe8>
					Sensitivity = buf;
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	4a27      	ldr	r2, [pc, #156]	; (8005884 <eMBRegHoldingCB+0xf4>)
 80057e8:	7153      	strb	r3, [r2, #5]
					usRegAnalog[6] = Sensitivity;
 80057ea:	8293      	strh	r3, [r2, #20]
					FlagChangeSetting=1;
 80057ec:	4a26      	ldr	r2, [pc, #152]	; (8005888 <eMBRegHoldingCB+0xf8>)
 80057ee:	233a      	movs	r3, #58	; 0x3a
 80057f0:	3968      	subs	r1, #104	; 0x68
 80057f2:	54d1      	strb	r1, [r2, r3]
	eMBErrorCode eStatus = MB_ENOERR;
 80057f4:	2000      	movs	r0, #0
 80057f6:	e006      	b.n	8005806 <eMBRegHoldingCB+0x76>
			}

		}

	  }
	else if(usAddress==3334)
 80057f8:	4a24      	ldr	r2, [pc, #144]	; (800588c <eMBRegHoldingCB+0xfc>)
 80057fa:	4291      	cmp	r1, r2
 80057fc:	d004      	beq.n	8005808 <eMBRegHoldingCB+0x78>
			{
				eStatus = MB_EIO;
			}
		}
	}
	else if(usAddress==7778)
 80057fe:	4a24      	ldr	r2, [pc, #144]	; (8005890 <eMBRegHoldingCB+0x100>)
 8005800:	4291      	cmp	r1, r2
 8005802:	d01b      	beq.n	800583c <eMBRegHoldingCB+0xac>

		}
	}
	else
	{
		eStatus = MB_ENOREG;
 8005804:	2001      	movs	r0, #1
	}

  return eStatus;
}
 8005806:	bd30      	pop	{r4, r5, pc}
		if(eMode==MB_REG_READ)
 8005808:	2b00      	cmp	r3, #0
 800580a:	d105      	bne.n	8005818 <eMBRegHoldingCB+0x88>
			*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
 800580c:	2200      	movs	r2, #0
 800580e:	7002      	strb	r2, [r0, #0]
			*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
 8005810:	4a1d      	ldr	r2, [pc, #116]	; (8005888 <eMBRegHoldingCB+0xf8>)
 8005812:	7812      	ldrb	r2, [r2, #0]
 8005814:	7042      	strb	r2, [r0, #1]
 8005816:	3002      	adds	r0, #2
		if(eMode==MB_REG_WRITE)
 8005818:	2b01      	cmp	r3, #1
 800581a:	d001      	beq.n	8005820 <eMBRegHoldingCB+0x90>
	eMBErrorCode eStatus = MB_ENOERR;
 800581c:	2000      	movs	r0, #0
 800581e:	e7f2      	b.n	8005806 <eMBRegHoldingCB+0x76>
			uint16_t buf=pucRegBuffer[1] + 256*pucRegBuffer[0];
 8005820:	7843      	ldrb	r3, [r0, #1]
 8005822:	7802      	ldrb	r2, [r0, #0]
 8005824:	0212      	lsls	r2, r2, #8
 8005826:	189b      	adds	r3, r3, r2
 8005828:	b29b      	uxth	r3, r3
			if(buf==0 || buf==1)
 800582a:	2b01      	cmp	r3, #1
 800582c:	d826      	bhi.n	800587c <eMBRegHoldingCB+0xec>
				ModeRele = (uint8_t) buf;
 800582e:	4a16      	ldr	r2, [pc, #88]	; (8005888 <eMBRegHoldingCB+0xf8>)
 8005830:	7013      	strb	r3, [r2, #0]
				FlagChangeSetting=1;
 8005832:	233a      	movs	r3, #58	; 0x3a
 8005834:	2101      	movs	r1, #1
 8005836:	54d1      	strb	r1, [r2, r3]
	eMBErrorCode eStatus = MB_ENOERR;
 8005838:	2000      	movs	r0, #0
 800583a:	e7e4      	b.n	8005806 <eMBRegHoldingCB+0x76>
		if(eMode==MB_REG_READ)
 800583c:	2b00      	cmp	r3, #0
 800583e:	d106      	bne.n	800584e <eMBRegHoldingCB+0xbe>
			*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
 8005840:	2200      	movs	r2, #0
 8005842:	7002      	strb	r2, [r0, #0]
			*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
 8005844:	4a0f      	ldr	r2, [pc, #60]	; (8005884 <eMBRegHoldingCB+0xf4>)
 8005846:	7912      	ldrb	r2, [r2, #4]
 8005848:	7042      	strb	r2, [r0, #1]
	eMBErrorCode eStatus = MB_ENOERR;
 800584a:	0018      	movs	r0, r3
 800584c:	e7db      	b.n	8005806 <eMBRegHoldingCB+0x76>
		else if(eMode==MB_REG_WRITE)
 800584e:	2b01      	cmp	r3, #1
 8005850:	d001      	beq.n	8005856 <eMBRegHoldingCB+0xc6>
	eMBErrorCode eStatus = MB_ENOERR;
 8005852:	2000      	movs	r0, #0
 8005854:	e7d7      	b.n	8005806 <eMBRegHoldingCB+0x76>
			uint16_t buf = pucRegBuffer[1] + 256*pucRegBuffer[0];
 8005856:	7843      	ldrb	r3, [r0, #1]
 8005858:	7802      	ldrb	r2, [r0, #0]
 800585a:	0212      	lsls	r2, r2, #8
 800585c:	189b      	adds	r3, r3, r2
 800585e:	b29b      	uxth	r3, r3
			if(buf>0 && buf<100)
 8005860:	1e5a      	subs	r2, r3, #1
 8005862:	b292      	uxth	r2, r2
 8005864:	2a62      	cmp	r2, #98	; 0x62
 8005866:	d80b      	bhi.n	8005880 <eMBRegHoldingCB+0xf0>
				GlobalAdres = (uint8_t)buf;
 8005868:	4a06      	ldr	r2, [pc, #24]	; (8005884 <eMBRegHoldingCB+0xf4>)
 800586a:	7113      	strb	r3, [r2, #4]
				FlagChangeSetting=1;
 800586c:	4a06      	ldr	r2, [pc, #24]	; (8005888 <eMBRegHoldingCB+0xf8>)
 800586e:	233a      	movs	r3, #58	; 0x3a
 8005870:	2101      	movs	r1, #1
 8005872:	54d1      	strb	r1, [r2, r3]
	eMBErrorCode eStatus = MB_ENOERR;
 8005874:	2000      	movs	r0, #0
 8005876:	e7c6      	b.n	8005806 <eMBRegHoldingCB+0x76>
					eStatus = MB_EIO;
 8005878:	2005      	movs	r0, #5
 800587a:	e7c4      	b.n	8005806 <eMBRegHoldingCB+0x76>
				eStatus = MB_EIO;
 800587c:	2005      	movs	r0, #5
 800587e:	e7c2      	b.n	8005806 <eMBRegHoldingCB+0x76>
				eStatus = MB_EIO;
 8005880:	2005      	movs	r0, #5
 8005882:	e7c0      	b.n	8005806 <eMBRegHoldingCB+0x76>
 8005884:	2000000c 	.word	0x2000000c
 8005888:	20000168 	.word	0x20000168
 800588c:	00000d06 	.word	0x00000d06
 8005890:	00001e62 	.word	0x00001e62

08005894 <eMBRegCoilsCB>:
		eStatus = MB_ENOREG;
	}*/
	eStatus = MB_ENOREG;

  return eStatus;
}
 8005894:	2001      	movs	r0, #1
 8005896:	4770      	bx	lr

08005898 <eMBRegDiscreteCB>:
	{
		eStatus = MB_ENOREG;
	}*/
	eStatus = MB_ENOREG;
  return eStatus;
}
 8005898:	2001      	movs	r0, #1
 800589a:	4770      	bx	lr

0800589c <IndicationSensitivity>:


void IndicationSensitivity(uint8_t Sensitivity, uint8_t led)
{
 800589c:	b510      	push	{r4, lr}
 800589e:	000b      	movs	r3, r1
	switch (Sensitivity)
 80058a0:	2802      	cmp	r0, #2
 80058a2:	d00a      	beq.n	80058ba <IndicationSensitivity+0x1e>
 80058a4:	2803      	cmp	r0, #3
 80058a6:	d00e      	beq.n	80058c6 <IndicationSensitivity+0x2a>
 80058a8:	2801      	cmp	r0, #1
 80058aa:	d000      	beq.n	80058ae <IndicationSensitivity+0x12>
	case	3:
	{
		indicator_sgd4(SPI1, 0x00, " BH", led);
	}break;
	}
}
 80058ac:	bd10      	pop	{r4, pc}
		indicator_sgd4(SPI1, 0x00, " NH", led);
 80058ae:	4a09      	ldr	r2, [pc, #36]	; (80058d4 <IndicationSensitivity+0x38>)
 80058b0:	2100      	movs	r1, #0
 80058b2:	4809      	ldr	r0, [pc, #36]	; (80058d8 <IndicationSensitivity+0x3c>)
 80058b4:	f7ff fa32 	bl	8004d1c <indicator_sgd4>
	}break;
 80058b8:	e7f8      	b.n	80058ac <IndicationSensitivity+0x10>
		indicator_sgd4(SPI1, 0x00, " CH", led);
 80058ba:	4a08      	ldr	r2, [pc, #32]	; (80058dc <IndicationSensitivity+0x40>)
 80058bc:	2100      	movs	r1, #0
 80058be:	4806      	ldr	r0, [pc, #24]	; (80058d8 <IndicationSensitivity+0x3c>)
 80058c0:	f7ff fa2c 	bl	8004d1c <indicator_sgd4>
	}break;
 80058c4:	e7f2      	b.n	80058ac <IndicationSensitivity+0x10>
		indicator_sgd4(SPI1, 0x00, " BH", led);
 80058c6:	4a06      	ldr	r2, [pc, #24]	; (80058e0 <IndicationSensitivity+0x44>)
 80058c8:	2100      	movs	r1, #0
 80058ca:	4803      	ldr	r0, [pc, #12]	; (80058d8 <IndicationSensitivity+0x3c>)
 80058cc:	f7ff fa26 	bl	8004d1c <indicator_sgd4>
}
 80058d0:	e7ec      	b.n	80058ac <IndicationSensitivity+0x10>
 80058d2:	46c0      	nop			; (mov r8, r8)
 80058d4:	08008abc 	.word	0x08008abc
 80058d8:	40013000 	.word	0x40013000
 80058dc:	08008ac0 	.word	0x08008ac0
 80058e0:	08008ac4 	.word	0x08008ac4

080058e4 <KeyPress>:
{
 80058e4:	b530      	push	{r4, r5, lr}
 80058e6:	b083      	sub	sp, #12
	if(TimerCounterTIM14>0)
 80058e8:	4bcb      	ldr	r3, [pc, #812]	; (8005c18 <KeyPress+0x334>)
 80058ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d12e      	bne.n	800594e <KeyPress+0x6a>
		if(GlobalAdres != GlobalAdresFlesh)//   while     ,   
 80058f0:	4bca      	ldr	r3, [pc, #808]	; (8005c1c <KeyPress+0x338>)
 80058f2:	791a      	ldrb	r2, [r3, #4]
 80058f4:	2148      	movs	r1, #72	; 0x48
 80058f6:	5c5b      	ldrb	r3, [r3, r1]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d12b      	bne.n	8005954 <KeyPress+0x70>
		sprintf(StringIndication, "%d", GlobalAdres);
 80058fc:	4cc7      	ldr	r4, [pc, #796]	; (8005c1c <KeyPress+0x338>)
 80058fe:	7922      	ldrb	r2, [r4, #4]
 8005900:	0025      	movs	r5, r4
 8005902:	3524      	adds	r5, #36	; 0x24
 8005904:	49c6      	ldr	r1, [pc, #792]	; (8005c20 <KeyPress+0x33c>)
 8005906:	0028      	movs	r0, r5
 8005908:	f001 fdc4 	bl	8007494 <siprintf>
		indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);
 800590c:	2302      	movs	r3, #2
 800590e:	002a      	movs	r2, r5
 8005910:	2100      	movs	r1, #0
 8005912:	48c4      	ldr	r0, [pc, #784]	; (8005c24 <KeyPress+0x340>)
 8005914:	f7ff fa02 	bl	8004d1c <indicator_sgd4>
		usRegAnalog[1] = (uint16_t)13; // 
 8005918:	230d      	movs	r3, #13
 800591a:	8163      	strh	r3, [r4, #10]
	if((LongPressKey_PB8))//      
 800591c:	4abe      	ldr	r2, [pc, #760]	; (8005c18 <KeyPress+0x334>)
 800591e:	2336      	movs	r3, #54	; 0x36
 8005920:	5cd3      	ldrb	r3, [r2, r3]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d127      	bne.n	8005976 <KeyPress+0x92>
	if((LongPressKey_PB2))//      
 8005926:	4abc      	ldr	r2, [pc, #752]	; (8005c18 <KeyPress+0x334>)
 8005928:	2337      	movs	r3, #55	; 0x37
 800592a:	5cd3      	ldrb	r3, [r2, r3]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d000      	beq.n	8005932 <KeyPress+0x4e>
 8005930:	e08d      	b.n	8005a4e <KeyPress+0x16a>
	if(LongDoublePressKey_PB2_PB8) //        
 8005932:	4ab9      	ldr	r2, [pc, #740]	; (8005c18 <KeyPress+0x334>)
 8005934:	2338      	movs	r3, #56	; 0x38
 8005936:	5cd3      	ldrb	r3, [r2, r3]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d000      	beq.n	800593e <KeyPress+0x5a>
 800593c:	e0eb      	b.n	8005b16 <KeyPress+0x232>
	if(LongLongDoublePressKey_PB2_PB8)
 800593e:	4ab6      	ldr	r2, [pc, #728]	; (8005c18 <KeyPress+0x334>)
 8005940:	2339      	movs	r3, #57	; 0x39
 8005942:	5cd3      	ldrb	r3, [r2, r3]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d000      	beq.n	800594a <KeyPress+0x66>
 8005948:	e14b      	b.n	8005be2 <KeyPress+0x2fe>
}
 800594a:	b003      	add	sp, #12
 800594c:	bd30      	pop	{r4, r5, pc}
		CheckingKeyTimings();
 800594e:	f7ff fe8d 	bl	800566c <CheckingKeyTimings>
 8005952:	e7e3      	b.n	800591c <KeyPress+0x38>
			eMBDisable();
 8005954:	f000 fef8 	bl	8006748 <eMBDisable>
			eMBInit(MB_RTU, (UCHAR)GlobalAdres, 0, BaudRateModBusRTU, MB_PAR_NONE); //  modBus
 8005958:	2396      	movs	r3, #150	; 0x96
 800595a:	4cb0      	ldr	r4, [pc, #704]	; (8005c1c <KeyPress+0x338>)
 800595c:	7921      	ldrb	r1, [r4, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	9200      	str	r2, [sp, #0]
 8005962:	019b      	lsls	r3, r3, #6
 8005964:	2000      	movs	r0, #0
 8005966:	f000 fe8d 	bl	8006684 <eMBInit>
			eMBEnable();
 800596a:	f000 fed9 	bl	8006720 <eMBEnable>
			GlobalAdresFlesh = GlobalAdres;
 800596e:	7922      	ldrb	r2, [r4, #4]
 8005970:	2348      	movs	r3, #72	; 0x48
 8005972:	54e2      	strb	r2, [r4, r3]
 8005974:	e7c2      	b.n	80058fc <KeyPress+0x18>
	  TimerCounterTIM15=0;
 8005976:	0013      	movs	r3, r2
 8005978:	2200      	movs	r2, #0
 800597a:	213b      	movs	r1, #59	; 0x3b
 800597c:	545a      	strb	r2, [r3, r1]
	  LongPressKey_PB8=0;
 800597e:	3905      	subs	r1, #5
 8005980:	545a      	strb	r2, [r3, r1]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 8005982:	2302      	movs	r3, #2
 8005984:	4aa8      	ldr	r2, [pc, #672]	; (8005c28 <KeyPress+0x344>)
 8005986:	2100      	movs	r1, #0
 8005988:	48a6      	ldr	r0, [pc, #664]	; (8005c24 <KeyPress+0x340>)
 800598a:	f7ff f9c7 	bl	8004d1c <indicator_sgd4>
	  HAL_Delay(1000);
 800598e:	20fa      	movs	r0, #250	; 0xfa
 8005990:	0080      	lsls	r0, r0, #2
 8005992:	f7fd fa8f 	bl	8002eb4 <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8005996:	4aa5      	ldr	r2, [pc, #660]	; (8005c2c <KeyPress+0x348>)
 8005998:	6813      	ldr	r3, [r2, #0]
 800599a:	2101      	movs	r1, #1
 800599c:	430b      	orrs	r3, r1
 800599e:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 80059a0:	e015      	b.n	80059ce <KeyPress+0xea>
			indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);
 80059a2:	4a9e      	ldr	r2, [pc, #632]	; (8005c1c <KeyPress+0x338>)
 80059a4:	2300      	movs	r3, #0
 80059a6:	3224      	adds	r2, #36	; 0x24
 80059a8:	2100      	movs	r1, #0
 80059aa:	489e      	ldr	r0, [pc, #632]	; (8005c24 <KeyPress+0x340>)
 80059ac:	f7ff f9b6 	bl	8004d1c <indicator_sgd4>
 80059b0:	e024      	b.n	80059fc <KeyPress+0x118>
				GlobalAdres = 99;
 80059b2:	4b9a      	ldr	r3, [pc, #616]	; (8005c1c <KeyPress+0x338>)
 80059b4:	2263      	movs	r2, #99	; 0x63
 80059b6:	711a      	strb	r2, [r3, #4]
			ShortPressKey_PB8=0;
 80059b8:	4b97      	ldr	r3, [pc, #604]	; (8005c18 <KeyPress+0x334>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	2130      	movs	r1, #48	; 0x30
 80059be:	545a      	strb	r2, [r3, r1]
			TimerCounterTIM15=0;
 80059c0:	310b      	adds	r1, #11
 80059c2:	545a      	strb	r2, [r3, r1]
		if(ShortPressKey_PB2)// 
 80059c4:	4a94      	ldr	r2, [pc, #592]	; (8005c18 <KeyPress+0x334>)
 80059c6:	2331      	movs	r3, #49	; 0x31
 80059c8:	5cd3      	ldrb	r3, [r2, r3]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d123      	bne.n	8005a16 <KeyPress+0x132>
	  while(TimerCounterTIM15<=6) //   3 ,   
 80059ce:	4a92      	ldr	r2, [pc, #584]	; (8005c18 <KeyPress+0x334>)
 80059d0:	233b      	movs	r3, #59	; 0x3b
 80059d2:	5cd3      	ldrb	r3, [r2, r3]
 80059d4:	2b06      	cmp	r3, #6
 80059d6:	d830      	bhi.n	8005a3a <KeyPress+0x156>
		sprintf(StringIndication, "%d", GlobalAdres);
 80059d8:	4890      	ldr	r0, [pc, #576]	; (8005c1c <KeyPress+0x338>)
 80059da:	7902      	ldrb	r2, [r0, #4]
 80059dc:	3024      	adds	r0, #36	; 0x24
 80059de:	4990      	ldr	r1, [pc, #576]	; (8005c20 <KeyPress+0x33c>)
 80059e0:	f001 fd58 	bl	8007494 <siprintf>
		if(FlagMogan == 0)
 80059e4:	4a8c      	ldr	r2, [pc, #560]	; (8005c18 <KeyPress+0x334>)
 80059e6:	232f      	movs	r3, #47	; 0x2f
 80059e8:	5cd3      	ldrb	r3, [r2, r3]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1d9      	bne.n	80059a2 <KeyPress+0xbe>
			indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);
 80059ee:	4a8b      	ldr	r2, [pc, #556]	; (8005c1c <KeyPress+0x338>)
 80059f0:	3302      	adds	r3, #2
 80059f2:	3224      	adds	r2, #36	; 0x24
 80059f4:	2100      	movs	r1, #0
 80059f6:	488b      	ldr	r0, [pc, #556]	; (8005c24 <KeyPress+0x340>)
 80059f8:	f7ff f990 	bl	8004d1c <indicator_sgd4>
		if(ShortPressKey_PB8)// 
 80059fc:	4a86      	ldr	r2, [pc, #536]	; (8005c18 <KeyPress+0x334>)
 80059fe:	2330      	movs	r3, #48	; 0x30
 8005a00:	5cd3      	ldrb	r3, [r2, r3]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0de      	beq.n	80059c4 <KeyPress+0xe0>
			if(GlobalAdres<99)
 8005a06:	4b85      	ldr	r3, [pc, #532]	; (8005c1c <KeyPress+0x338>)
 8005a08:	791b      	ldrb	r3, [r3, #4]
 8005a0a:	2b62      	cmp	r3, #98	; 0x62
 8005a0c:	d8d1      	bhi.n	80059b2 <KeyPress+0xce>
				GlobalAdres++;
 8005a0e:	3301      	adds	r3, #1
 8005a10:	4a82      	ldr	r2, [pc, #520]	; (8005c1c <KeyPress+0x338>)
 8005a12:	7113      	strb	r3, [r2, #4]
 8005a14:	e7d0      	b.n	80059b8 <KeyPress+0xd4>
			if(GlobalAdres>1)
 8005a16:	4b81      	ldr	r3, [pc, #516]	; (8005c1c <KeyPress+0x338>)
 8005a18:	791b      	ldrb	r3, [r3, #4]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d909      	bls.n	8005a32 <KeyPress+0x14e>
				GlobalAdres--;
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	4a7e      	ldr	r2, [pc, #504]	; (8005c1c <KeyPress+0x338>)
 8005a22:	7113      	strb	r3, [r2, #4]
			ShortPressKey_PB2=0;
 8005a24:	4b7c      	ldr	r3, [pc, #496]	; (8005c18 <KeyPress+0x334>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	2131      	movs	r1, #49	; 0x31
 8005a2a:	545a      	strb	r2, [r3, r1]
			TimerCounterTIM15=0;
 8005a2c:	310a      	adds	r1, #10
 8005a2e:	545a      	strb	r2, [r3, r1]
 8005a30:	e7cd      	b.n	80059ce <KeyPress+0xea>
				GlobalAdres = 1;
 8005a32:	4b7a      	ldr	r3, [pc, #488]	; (8005c1c <KeyPress+0x338>)
 8005a34:	2201      	movs	r2, #1
 8005a36:	711a      	strb	r2, [r3, #4]
 8005a38:	e7f4      	b.n	8005a24 <KeyPress+0x140>
	  FlagChangeSetting=1;
 8005a3a:	2001      	movs	r0, #1
 8005a3c:	233a      	movs	r3, #58	; 0x3a
 8005a3e:	54d0      	strb	r0, [r2, r3]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 8005a40:	497a      	ldr	r1, [pc, #488]	; (8005c2c <KeyPress+0x348>)
 8005a42:	680b      	ldr	r3, [r1, #0]
 8005a44:	4383      	bics	r3, r0
 8005a46:	600b      	str	r3, [r1, #0]
	  TimerCounterTIM14=0;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	8653      	strh	r3, [r2, #50]	; 0x32
 8005a4c:	e76b      	b.n	8005926 <KeyPress+0x42>
	  TimerCounterTIM15=0;
 8005a4e:	0013      	movs	r3, r2
 8005a50:	2200      	movs	r2, #0
 8005a52:	213b      	movs	r1, #59	; 0x3b
 8005a54:	545a      	strb	r2, [r3, r1]
	  LongPressKey_PB2=0;
 8005a56:	3904      	subs	r1, #4
 8005a58:	545a      	strb	r2, [r3, r1]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 8005a5a:	2302      	movs	r3, #2
 8005a5c:	4a72      	ldr	r2, [pc, #456]	; (8005c28 <KeyPress+0x344>)
 8005a5e:	2100      	movs	r1, #0
 8005a60:	4870      	ldr	r0, [pc, #448]	; (8005c24 <KeyPress+0x340>)
 8005a62:	f7ff f95b 	bl	8004d1c <indicator_sgd4>
	  HAL_Delay(1000);
 8005a66:	20fa      	movs	r0, #250	; 0xfa
 8005a68:	0080      	lsls	r0, r0, #2
 8005a6a:	f7fd fa23 	bl	8002eb4 <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8005a6e:	4a6f      	ldr	r2, [pc, #444]	; (8005c2c <KeyPress+0x348>)
 8005a70:	6813      	ldr	r3, [r2, #0]
 8005a72:	2101      	movs	r1, #1
 8005a74:	430b      	orrs	r3, r1
 8005a76:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8005a78:	e023      	b.n	8005ac2 <KeyPress+0x1de>
			  IndicationSensitivity(Sensitivity, 0b000);
 8005a7a:	4b68      	ldr	r3, [pc, #416]	; (8005c1c <KeyPress+0x338>)
 8005a7c:	7958      	ldrb	r0, [r3, #5]
 8005a7e:	2100      	movs	r1, #0
 8005a80:	f7ff ff0c 	bl	800589c <IndicationSensitivity>
 8005a84:	e02c      	b.n	8005ae0 <KeyPress+0x1fc>
				Sensitivity = 3;
 8005a86:	4b65      	ldr	r3, [pc, #404]	; (8005c1c <KeyPress+0x338>)
 8005a88:	2203      	movs	r2, #3
 8005a8a:	715a      	strb	r2, [r3, #5]
			TimerCounterTIM15=0;
 8005a8c:	4b62      	ldr	r3, [pc, #392]	; (8005c18 <KeyPress+0x334>)
 8005a8e:	2200      	movs	r2, #0
 8005a90:	213b      	movs	r1, #59	; 0x3b
 8005a92:	545a      	strb	r2, [r3, r1]
			ShortPressKey_PB8=0;
 8005a94:	390b      	subs	r1, #11
 8005a96:	545a      	strb	r2, [r3, r1]
		  if(ShortPressKey_PB2)// 
 8005a98:	4a5f      	ldr	r2, [pc, #380]	; (8005c18 <KeyPress+0x334>)
 8005a9a:	2331      	movs	r3, #49	; 0x31
 8005a9c:	5cd3      	ldrb	r3, [r2, r3]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00c      	beq.n	8005abc <KeyPress+0x1d8>
			if(Sensitivity>1)
 8005aa2:	4b5e      	ldr	r3, [pc, #376]	; (8005c1c <KeyPress+0x338>)
 8005aa4:	795b      	ldrb	r3, [r3, #5]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d927      	bls.n	8005afa <KeyPress+0x216>
				Sensitivity--;
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	4a5b      	ldr	r2, [pc, #364]	; (8005c1c <KeyPress+0x338>)
 8005aae:	7153      	strb	r3, [r2, #5]
			TimerCounterTIM15=0;
 8005ab0:	4b59      	ldr	r3, [pc, #356]	; (8005c18 <KeyPress+0x334>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	213b      	movs	r1, #59	; 0x3b
 8005ab6:	545a      	strb	r2, [r3, r1]
			ShortPressKey_PB2=0;
 8005ab8:	390a      	subs	r1, #10
 8005aba:	545a      	strb	r2, [r3, r1]
		  usRegAnalog[6]=Sensitivity;
 8005abc:	4b57      	ldr	r3, [pc, #348]	; (8005c1c <KeyPress+0x338>)
 8005abe:	795a      	ldrb	r2, [r3, #5]
 8005ac0:	829a      	strh	r2, [r3, #20]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8005ac2:	4a55      	ldr	r2, [pc, #340]	; (8005c18 <KeyPress+0x334>)
 8005ac4:	233b      	movs	r3, #59	; 0x3b
 8005ac6:	5cd3      	ldrb	r3, [r2, r3]
 8005ac8:	2b06      	cmp	r3, #6
 8005aca:	d81a      	bhi.n	8005b02 <KeyPress+0x21e>
		  if(FlagMogan == 0)
 8005acc:	4a52      	ldr	r2, [pc, #328]	; (8005c18 <KeyPress+0x334>)
 8005ace:	232f      	movs	r3, #47	; 0x2f
 8005ad0:	5cd3      	ldrb	r3, [r2, r3]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1d1      	bne.n	8005a7a <KeyPress+0x196>
			  IndicationSensitivity(Sensitivity, 0b010);
 8005ad6:	4b51      	ldr	r3, [pc, #324]	; (8005c1c <KeyPress+0x338>)
 8005ad8:	7958      	ldrb	r0, [r3, #5]
 8005ada:	2102      	movs	r1, #2
 8005adc:	f7ff fede 	bl	800589c <IndicationSensitivity>
		  if(ShortPressKey_PB8)// 
 8005ae0:	4a4d      	ldr	r2, [pc, #308]	; (8005c18 <KeyPress+0x334>)
 8005ae2:	2330      	movs	r3, #48	; 0x30
 8005ae4:	5cd3      	ldrb	r3, [r2, r3]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d0d6      	beq.n	8005a98 <KeyPress+0x1b4>
			if(Sensitivity<3)
 8005aea:	4b4c      	ldr	r3, [pc, #304]	; (8005c1c <KeyPress+0x338>)
 8005aec:	795b      	ldrb	r3, [r3, #5]
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d8c9      	bhi.n	8005a86 <KeyPress+0x1a2>
				Sensitivity++;
 8005af2:	3301      	adds	r3, #1
 8005af4:	4a49      	ldr	r2, [pc, #292]	; (8005c1c <KeyPress+0x338>)
 8005af6:	7153      	strb	r3, [r2, #5]
 8005af8:	e7c8      	b.n	8005a8c <KeyPress+0x1a8>
				Sensitivity = 1;
 8005afa:	4b48      	ldr	r3, [pc, #288]	; (8005c1c <KeyPress+0x338>)
 8005afc:	2201      	movs	r2, #1
 8005afe:	715a      	strb	r2, [r3, #5]
 8005b00:	e7d6      	b.n	8005ab0 <KeyPress+0x1cc>
	  FlagChangeSetting=1;
 8005b02:	2001      	movs	r0, #1
 8005b04:	233a      	movs	r3, #58	; 0x3a
 8005b06:	54d0      	strb	r0, [r2, r3]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 8005b08:	4948      	ldr	r1, [pc, #288]	; (8005c2c <KeyPress+0x348>)
 8005b0a:	680b      	ldr	r3, [r1, #0]
 8005b0c:	4383      	bics	r3, r0
 8005b0e:	600b      	str	r3, [r1, #0]
	  TimerCounterTIM14=0;
 8005b10:	2300      	movs	r3, #0
 8005b12:	8653      	strh	r3, [r2, #50]	; 0x32
 8005b14:	e70d      	b.n	8005932 <KeyPress+0x4e>
	  TimerCounterTIM15=0;
 8005b16:	233b      	movs	r3, #59	; 0x3b
 8005b18:	2100      	movs	r1, #0
 8005b1a:	54d1      	strb	r1, [r2, r3]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 8005b1c:	3b39      	subs	r3, #57	; 0x39
 8005b1e:	4a42      	ldr	r2, [pc, #264]	; (8005c28 <KeyPress+0x344>)
 8005b20:	4840      	ldr	r0, [pc, #256]	; (8005c24 <KeyPress+0x340>)
 8005b22:	f7ff f8fb 	bl	8004d1c <indicator_sgd4>
	  HAL_Delay(1000);
 8005b26:	20fa      	movs	r0, #250	; 0xfa
 8005b28:	0080      	lsls	r0, r0, #2
 8005b2a:	f7fd f9c3 	bl	8002eb4 <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8005b2e:	4a3f      	ldr	r2, [pc, #252]	; (8005c2c <KeyPress+0x348>)
 8005b30:	6813      	ldr	r3, [r2, #0]
 8005b32:	2101      	movs	r1, #1
 8005b34:	430b      	orrs	r3, r1
 8005b36:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8005b38:	e014      	b.n	8005b64 <KeyPress+0x280>
			  StringIndication[0] = '0';
 8005b3a:	4b38      	ldr	r3, [pc, #224]	; (8005c1c <KeyPress+0x338>)
 8005b3c:	2230      	movs	r2, #48	; 0x30
 8005b3e:	2124      	movs	r1, #36	; 0x24
 8005b40:	545a      	strb	r2, [r3, r1]
			  StringIndication[1] = '0';
 8005b42:	3324      	adds	r3, #36	; 0x24
 8005b44:	705a      	strb	r2, [r3, #1]
			  StringIndication[2] = '0';
 8005b46:	709a      	strb	r2, [r3, #2]
 8005b48:	e01c      	b.n	8005b84 <KeyPress+0x2a0>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);//   
 8005b4a:	4a34      	ldr	r2, [pc, #208]	; (8005c1c <KeyPress+0x338>)
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	3224      	adds	r2, #36	; 0x24
 8005b50:	2100      	movs	r1, #0
 8005b52:	4834      	ldr	r0, [pc, #208]	; (8005c24 <KeyPress+0x340>)
 8005b54:	f7ff f8e2 	bl	8004d1c <indicator_sgd4>
 8005b58:	e020      	b.n	8005b9c <KeyPress+0x2b8>
		  if(ShortPressKey_PB2)// 
 8005b5a:	4a2f      	ldr	r2, [pc, #188]	; (8005c18 <KeyPress+0x334>)
 8005b5c:	2331      	movs	r3, #49	; 0x31
 8005b5e:	5cd3      	ldrb	r3, [r2, r3]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d129      	bne.n	8005bb8 <KeyPress+0x2d4>
	  while(TimerCounterTIM15<=6) //   3 ,   
 8005b64:	4a2c      	ldr	r2, [pc, #176]	; (8005c18 <KeyPress+0x334>)
 8005b66:	233b      	movs	r3, #59	; 0x3b
 8005b68:	5cd3      	ldrb	r3, [r2, r3]
 8005b6a:	2b06      	cmp	r3, #6
 8005b6c:	d82c      	bhi.n	8005bc8 <KeyPress+0x2e4>
		  if(ModeRele)
 8005b6e:	4b2a      	ldr	r3, [pc, #168]	; (8005c18 <KeyPress+0x334>)
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d0e1      	beq.n	8005b3a <KeyPress+0x256>
			  StringIndication[0] = '1';
 8005b76:	4b29      	ldr	r3, [pc, #164]	; (8005c1c <KeyPress+0x338>)
 8005b78:	2231      	movs	r2, #49	; 0x31
 8005b7a:	2124      	movs	r1, #36	; 0x24
 8005b7c:	545a      	strb	r2, [r3, r1]
			  StringIndication[1] = '1';
 8005b7e:	3324      	adds	r3, #36	; 0x24
 8005b80:	705a      	strb	r2, [r3, #1]
			  StringIndication[2] = '1';
 8005b82:	709a      	strb	r2, [r3, #2]
		  if(FlagMogan == 0)
 8005b84:	4a24      	ldr	r2, [pc, #144]	; (8005c18 <KeyPress+0x334>)
 8005b86:	232f      	movs	r3, #47	; 0x2f
 8005b88:	5cd3      	ldrb	r3, [r2, r3]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1dd      	bne.n	8005b4a <KeyPress+0x266>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);//   
 8005b8e:	4a23      	ldr	r2, [pc, #140]	; (8005c1c <KeyPress+0x338>)
 8005b90:	3302      	adds	r3, #2
 8005b92:	3224      	adds	r2, #36	; 0x24
 8005b94:	2100      	movs	r1, #0
 8005b96:	4823      	ldr	r0, [pc, #140]	; (8005c24 <KeyPress+0x340>)
 8005b98:	f7ff f8c0 	bl	8004d1c <indicator_sgd4>
		  if(ShortPressKey_PB8)// 
 8005b9c:	4a1e      	ldr	r2, [pc, #120]	; (8005c18 <KeyPress+0x334>)
 8005b9e:	2330      	movs	r3, #48	; 0x30
 8005ba0:	5cd3      	ldrb	r3, [r2, r3]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d0d9      	beq.n	8005b5a <KeyPress+0x276>
			  ModeRele = 1;
 8005ba6:	0013      	movs	r3, r2
 8005ba8:	2201      	movs	r2, #1
 8005baa:	701a      	strb	r2, [r3, #0]
			  ShortPressKey_PB8=0;
 8005bac:	2200      	movs	r2, #0
 8005bae:	2130      	movs	r1, #48	; 0x30
 8005bb0:	545a      	strb	r2, [r3, r1]
			  TimerCounterTIM15=0;
 8005bb2:	310b      	adds	r1, #11
 8005bb4:	545a      	strb	r2, [r3, r1]
 8005bb6:	e7d0      	b.n	8005b5a <KeyPress+0x276>
			  ModeRele = 0;
 8005bb8:	0013      	movs	r3, r2
 8005bba:	2200      	movs	r2, #0
 8005bbc:	701a      	strb	r2, [r3, #0]
			  ShortPressKey_PB2=0;
 8005bbe:	2131      	movs	r1, #49	; 0x31
 8005bc0:	545a      	strb	r2, [r3, r1]
			  TimerCounterTIM15=0;
 8005bc2:	310a      	adds	r1, #10
 8005bc4:	545a      	strb	r2, [r3, r1]
 8005bc6:	e7cd      	b.n	8005b64 <KeyPress+0x280>
	  FlagChangeSetting=1;
 8005bc8:	0013      	movs	r3, r2
 8005bca:	2001      	movs	r0, #1
 8005bcc:	223a      	movs	r2, #58	; 0x3a
 8005bce:	5498      	strb	r0, [r3, r2]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 8005bd0:	4916      	ldr	r1, [pc, #88]	; (8005c2c <KeyPress+0x348>)
 8005bd2:	680a      	ldr	r2, [r1, #0]
 8005bd4:	4382      	bics	r2, r0
 8005bd6:	600a      	str	r2, [r1, #0]
	  LongDoublePressKey_PB2_PB8=0;
 8005bd8:	2200      	movs	r2, #0
 8005bda:	2138      	movs	r1, #56	; 0x38
 8005bdc:	545a      	strb	r2, [r3, r1]
	  TimerCounterTIM14=0;
 8005bde:	865a      	strh	r2, [r3, #50]	; 0x32
 8005be0:	e6ad      	b.n	800593e <KeyPress+0x5a>
	  TimerCounterTIM15=0;
 8005be2:	233b      	movs	r3, #59	; 0x3b
 8005be4:	2100      	movs	r1, #0
 8005be6:	54d1      	strb	r1, [r2, r3]
	  indicator_sgd4(SPI1, 0x00, "RE3", 0b010);//   
 8005be8:	3b39      	subs	r3, #57	; 0x39
 8005bea:	4a11      	ldr	r2, [pc, #68]	; (8005c30 <KeyPress+0x34c>)
 8005bec:	480d      	ldr	r0, [pc, #52]	; (8005c24 <KeyPress+0x340>)
 8005bee:	f7ff f895 	bl	8004d1c <indicator_sgd4>
	  HAL_Delay(1000);
 8005bf2:	20fa      	movs	r0, #250	; 0xfa
 8005bf4:	0080      	lsls	r0, r0, #2
 8005bf6:	f7fd f95d 	bl	8002eb4 <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8005bfa:	4a0c      	ldr	r2, [pc, #48]	; (8005c2c <KeyPress+0x348>)
 8005bfc:	6813      	ldr	r3, [r2, #0]
 8005bfe:	2101      	movs	r1, #1
 8005c00:	430b      	orrs	r3, r1
 8005c02:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8005c04:	e01b      	b.n	8005c3e <KeyPress+0x35a>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);//   
 8005c06:	4a05      	ldr	r2, [pc, #20]	; (8005c1c <KeyPress+0x338>)
 8005c08:	2300      	movs	r3, #0
 8005c0a:	3224      	adds	r2, #36	; 0x24
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	4805      	ldr	r0, [pc, #20]	; (8005c24 <KeyPress+0x340>)
 8005c10:	f7ff f884 	bl	8004d1c <indicator_sgd4>
 8005c14:	e02a      	b.n	8005c6c <KeyPress+0x388>
 8005c16:	46c0      	nop			; (mov r8, r8)
 8005c18:	20000168 	.word	0x20000168
 8005c1c:	2000000c 	.word	0x2000000c
 8005c20:	08008ab8 	.word	0x08008ab8
 8005c24:	40013000 	.word	0x40013000
 8005c28:	08008ac8 	.word	0x08008ac8
 8005c2c:	40014000 	.word	0x40014000
 8005c30:	08008acc 	.word	0x08008acc
		  if(ShortPressKey_PB2)// 
 8005c34:	4a1f      	ldr	r2, [pc, #124]	; (8005cb4 <KeyPress+0x3d0>)
 8005c36:	2331      	movs	r3, #49	; 0x31
 8005c38:	5cd3      	ldrb	r3, [r2, r3]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d124      	bne.n	8005c88 <KeyPress+0x3a4>
	  while(TimerCounterTIM15<=6) //   3 ,   
 8005c3e:	4a1d      	ldr	r2, [pc, #116]	; (8005cb4 <KeyPress+0x3d0>)
 8005c40:	233b      	movs	r3, #59	; 0x3b
 8005c42:	5cd3      	ldrb	r3, [r2, r3]
 8005c44:	2b06      	cmp	r3, #6
 8005c46:	d827      	bhi.n	8005c98 <KeyPress+0x3b4>
		  sprintf(StringIndication, "%d",  Resistor120);
 8005c48:	4c1a      	ldr	r4, [pc, #104]	; (8005cb4 <KeyPress+0x3d0>)
 8005c4a:	7862      	ldrb	r2, [r4, #1]
 8005c4c:	481a      	ldr	r0, [pc, #104]	; (8005cb8 <KeyPress+0x3d4>)
 8005c4e:	491b      	ldr	r1, [pc, #108]	; (8005cbc <KeyPress+0x3d8>)
 8005c50:	3024      	adds	r0, #36	; 0x24
 8005c52:	f001 fc1f 	bl	8007494 <siprintf>
		  if(FlagMogan == 0)
 8005c56:	232f      	movs	r3, #47	; 0x2f
 8005c58:	5ce3      	ldrb	r3, [r4, r3]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1d3      	bne.n	8005c06 <KeyPress+0x322>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);//   
 8005c5e:	4a16      	ldr	r2, [pc, #88]	; (8005cb8 <KeyPress+0x3d4>)
 8005c60:	3302      	adds	r3, #2
 8005c62:	3224      	adds	r2, #36	; 0x24
 8005c64:	2100      	movs	r1, #0
 8005c66:	4816      	ldr	r0, [pc, #88]	; (8005cc0 <KeyPress+0x3dc>)
 8005c68:	f7ff f858 	bl	8004d1c <indicator_sgd4>
		  if(ShortPressKey_PB8)// 
 8005c6c:	4a11      	ldr	r2, [pc, #68]	; (8005cb4 <KeyPress+0x3d0>)
 8005c6e:	2330      	movs	r3, #48	; 0x30
 8005c70:	5cd3      	ldrb	r3, [r2, r3]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d0de      	beq.n	8005c34 <KeyPress+0x350>
			  Resistor120 = 120;
 8005c76:	0013      	movs	r3, r2
 8005c78:	2278      	movs	r2, #120	; 0x78
 8005c7a:	705a      	strb	r2, [r3, #1]
			  ShortPressKey_PB8=0;
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	2130      	movs	r1, #48	; 0x30
 8005c80:	545a      	strb	r2, [r3, r1]
			  TimerCounterTIM15=0;
 8005c82:	310b      	adds	r1, #11
 8005c84:	545a      	strb	r2, [r3, r1]
 8005c86:	e7d5      	b.n	8005c34 <KeyPress+0x350>
			  Resistor120 = 0;
 8005c88:	0013      	movs	r3, r2
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	705a      	strb	r2, [r3, #1]
			  ShortPressKey_PB2=0;
 8005c8e:	2131      	movs	r1, #49	; 0x31
 8005c90:	545a      	strb	r2, [r3, r1]
			  TimerCounterTIM15=0;
 8005c92:	310a      	adds	r1, #10
 8005c94:	545a      	strb	r2, [r3, r1]
 8005c96:	e7d2      	b.n	8005c3e <KeyPress+0x35a>
	  FlagChangeSetting=1;
 8005c98:	0013      	movs	r3, r2
 8005c9a:	2001      	movs	r0, #1
 8005c9c:	223a      	movs	r2, #58	; 0x3a
 8005c9e:	5498      	strb	r0, [r3, r2]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 8005ca0:	4908      	ldr	r1, [pc, #32]	; (8005cc4 <KeyPress+0x3e0>)
 8005ca2:	680a      	ldr	r2, [r1, #0]
 8005ca4:	4382      	bics	r2, r0
 8005ca6:	600a      	str	r2, [r1, #0]
	  LongLongDoublePressKey_PB2_PB8=0;
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2139      	movs	r1, #57	; 0x39
 8005cac:	545a      	strb	r2, [r3, r1]
	  TimerCounterTIM14=0;
 8005cae:	865a      	strh	r2, [r3, #50]	; 0x32
}
 8005cb0:	e64b      	b.n	800594a <KeyPress+0x66>
 8005cb2:	46c0      	nop			; (mov r8, r8)
 8005cb4:	20000168 	.word	0x20000168
 8005cb8:	2000000c 	.word	0x2000000c
 8005cbc:	08008ab8 	.word	0x08008ab8
 8005cc0:	40013000 	.word	0x40013000
 8005cc4:	40014000 	.word	0x40014000

08005cc8 <_Error_Handler>:

void _Error_Handler(char * file, int line)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8005cc8:	e7fe      	b.n	8005cc8 <_Error_Handler>
	...

08005ccc <MX_USART1_UART_Init>:
{
 8005ccc:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8005cce:	480c      	ldr	r0, [pc, #48]	; (8005d00 <MX_USART1_UART_Init+0x34>)
 8005cd0:	4b0c      	ldr	r3, [pc, #48]	; (8005d04 <MX_USART1_UART_Init+0x38>)
 8005cd2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8005cd4:	2396      	movs	r3, #150	; 0x96
 8005cd6:	019b      	lsls	r3, r3, #6
 8005cd8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005cde:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005ce0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005ce2:	220c      	movs	r2, #12
 8005ce4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ce6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ce8:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005cea:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005cec:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005cee:	f7fe fe35 	bl	800495c <HAL_UART_Init>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	d100      	bne.n	8005cf8 <MX_USART1_UART_Init+0x2c>
}
 8005cf6:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8005cf8:	4903      	ldr	r1, [pc, #12]	; (8005d08 <MX_USART1_UART_Init+0x3c>)
 8005cfa:	4804      	ldr	r0, [pc, #16]	; (8005d0c <MX_USART1_UART_Init+0x40>)
 8005cfc:	f7ff ffe4 	bl	8005cc8 <_Error_Handler>
 8005d00:	2000025c 	.word	0x2000025c
 8005d04:	40013800 	.word	0x40013800
 8005d08:	000002f9 	.word	0x000002f9
 8005d0c:	08008ad0 	.word	0x08008ad0

08005d10 <MX_USART2_UART_Init>:
{
 8005d10:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8005d12:	480c      	ldr	r0, [pc, #48]	; (8005d44 <MX_USART2_UART_Init+0x34>)
 8005d14:	4b0c      	ldr	r3, [pc, #48]	; (8005d48 <MX_USART2_UART_Init+0x38>)
 8005d16:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = BaudRateModBusRTU;
 8005d18:	2396      	movs	r3, #150	; 0x96
 8005d1a:	019b      	lsls	r3, r3, #6
 8005d1c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005d22:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005d24:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005d26:	220c      	movs	r2, #12
 8005d28:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d2a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d2c:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005d2e:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005d30:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005d32:	f7fe fe13 	bl	800495c <HAL_UART_Init>
 8005d36:	2800      	cmp	r0, #0
 8005d38:	d100      	bne.n	8005d3c <MX_USART2_UART_Init+0x2c>
}
 8005d3a:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8005d3c:	4903      	ldr	r1, [pc, #12]	; (8005d4c <MX_USART2_UART_Init+0x3c>)
 8005d3e:	4804      	ldr	r0, [pc, #16]	; (8005d50 <MX_USART2_UART_Init+0x40>)
 8005d40:	f7ff ffc2 	bl	8005cc8 <_Error_Handler>
 8005d44:	20000348 	.word	0x20000348
 8005d48:	40004400 	.word	0x40004400
 8005d4c:	0000030e 	.word	0x0000030e
 8005d50:	08008ad0 	.word	0x08008ad0

08005d54 <MX_TIM16_Init>:
{
 8005d54:	b510      	push	{r4, lr}
  htim16.Instance = TIM16;
 8005d56:	480b      	ldr	r0, [pc, #44]	; (8005d84 <MX_TIM16_Init+0x30>)
 8005d58:	4b0b      	ldr	r3, [pc, #44]	; (8005d88 <MX_TIM16_Init+0x34>)
 8005d5a:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 47;
 8005d5c:	232f      	movs	r3, #47	; 0x2f
 8005d5e:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d60:	2300      	movs	r3, #0
 8005d62:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 50;
 8005d64:	2232      	movs	r2, #50	; 0x32
 8005d66:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d68:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8005d6a:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d6c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005d6e:	f7fd ffdb 	bl	8003d28 <HAL_TIM_Base_Init>
 8005d72:	2800      	cmp	r0, #0
 8005d74:	d100      	bne.n	8005d78 <MX_TIM16_Init+0x24>
}
 8005d76:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8005d78:	21b9      	movs	r1, #185	; 0xb9
 8005d7a:	0089      	lsls	r1, r1, #2
 8005d7c:	4803      	ldr	r0, [pc, #12]	; (8005d8c <MX_TIM16_Init+0x38>)
 8005d7e:	f7ff ffa3 	bl	8005cc8 <_Error_Handler>
 8005d82:	46c0      	nop			; (mov r8, r8)
 8005d84:	20000410 	.word	0x20000410
 8005d88:	40014400 	.word	0x40014400
 8005d8c:	08008ad0 	.word	0x08008ad0

08005d90 <SystemClock_Config>:
{
 8005d90:	b500      	push	{lr}
 8005d92:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005d94:	2302      	movs	r3, #2
 8005d96:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005d98:	2201      	movs	r2, #1
 8005d9a:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8005d9c:	320f      	adds	r2, #15
 8005d9e:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005da0:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005da2:	2300      	movs	r3, #0
 8005da4:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8005da6:	22a0      	movs	r2, #160	; 0xa0
 8005da8:	0392      	lsls	r2, r2, #14
 8005daa:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8005dac:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005dae:	a808      	add	r0, sp, #32
 8005db0:	f7fd fa0c 	bl	80031cc <HAL_RCC_OscConfig>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d128      	bne.n	8005e0a <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005db8:	2307      	movs	r3, #7
 8005dba:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005dbc:	3b05      	subs	r3, #5
 8005dbe:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005dc4:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8005dc6:	2101      	movs	r1, #1
 8005dc8:	a804      	add	r0, sp, #16
 8005dca:	f7fd fc75 	bl	80036b8 <HAL_RCC_ClockConfig>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	d11f      	bne.n	8005e12 <SystemClock_Config+0x82>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005dda:	4668      	mov	r0, sp
 8005ddc:	f7fd fd38 	bl	8003850 <HAL_RCCEx_PeriphCLKConfig>
 8005de0:	2800      	cmp	r0, #0
 8005de2:	d11b      	bne.n	8005e1c <SystemClock_Config+0x8c>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005de4:	f7fd fd02 	bl	80037ec <HAL_RCC_GetHCLKFreq>
 8005de8:	21fa      	movs	r1, #250	; 0xfa
 8005dea:	0089      	lsls	r1, r1, #2
 8005dec:	f7fa f996 	bl	800011c <__udivsi3>
 8005df0:	f7fd f8ae 	bl	8002f50 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005df4:	2004      	movs	r0, #4
 8005df6:	f7fd f8c7 	bl	8002f88 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005dfa:	2001      	movs	r0, #1
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	2100      	movs	r1, #0
 8005e00:	4240      	negs	r0, r0
 8005e02:	f7fd f869 	bl	8002ed8 <HAL_NVIC_SetPriority>
}
 8005e06:	b015      	add	sp, #84	; 0x54
 8005e08:	bd00      	pop	{pc}
    _Error_Handler(__FILE__, __LINE__);
 8005e0a:	4906      	ldr	r1, [pc, #24]	; (8005e24 <SystemClock_Config+0x94>)
 8005e0c:	4806      	ldr	r0, [pc, #24]	; (8005e28 <SystemClock_Config+0x98>)
 8005e0e:	f7ff ff5b 	bl	8005cc8 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005e12:	21a6      	movs	r1, #166	; 0xa6
 8005e14:	0089      	lsls	r1, r1, #2
 8005e16:	4804      	ldr	r0, [pc, #16]	; (8005e28 <SystemClock_Config+0x98>)
 8005e18:	f7ff ff56 	bl	8005cc8 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005e1c:	4903      	ldr	r1, [pc, #12]	; (8005e2c <SystemClock_Config+0x9c>)
 8005e1e:	4802      	ldr	r0, [pc, #8]	; (8005e28 <SystemClock_Config+0x98>)
 8005e20:	f7ff ff52 	bl	8005cc8 <_Error_Handler>
 8005e24:	0000028b 	.word	0x0000028b
 8005e28:	08008ad0 	.word	0x08008ad0
 8005e2c:	0000029f 	.word	0x0000029f

08005e30 <main>:
{
 8005e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_Init();
 8005e32:	f7fd f81d 	bl	8002e70 <HAL_Init>
  SystemClock_Config();
 8005e36:	f7ff ffab 	bl	8005d90 <SystemClock_Config>
  MX_GPIO_Init();
 8005e3a:	f7ff f8bb 	bl	8004fb4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8005e3e:	f7ff f84f 	bl	8004ee0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8005e42:	f7ff ff43 	bl	8005ccc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005e46:	f7ff ff63 	bl	8005d10 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8005e4a:	f7ff ff83 	bl	8005d54 <MX_TIM16_Init>
  InitTIM14();
 8005e4e:	f7fe ff27 	bl	8004ca0 <InitTIM14>
  InitTIM15();
 8005e52:	f7fe ff43 	bl	8004cdc <InitTIM15>
  InitTIM3();
 8005e56:	f7fe ff03 	bl	8004c60 <InitTIM3>
  ADC_Init();
 8005e5a:	f7fe fe53 	bl	8004b04 <ADC_Init>
  Setting_Init();
 8005e5e:	f7ff f945 	bl	80050ec <Setting_Init>
  MT_PORT_SetTimerModule(&htim16);
 8005e62:	484a      	ldr	r0, [pc, #296]	; (8005f8c <main+0x15c>)
 8005e64:	f000 fd10 	bl	8006888 <MT_PORT_SetTimerModule>
  MT_PORT_SetUartModule(&huart2);
 8005e68:	4849      	ldr	r0, [pc, #292]	; (8005f90 <main+0x160>)
 8005e6a:	f000 fd13 	bl	8006894 <MT_PORT_SetUartModule>
  while(SecondsCounter<30 && MinuteCounter<1)
 8005e6e:	e008      	b.n	8005e82 <main+0x52>
		  indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);
 8005e70:	4a48      	ldr	r2, [pc, #288]	; (8005f94 <main+0x164>)
 8005e72:	2300      	movs	r3, #0
 8005e74:	3224      	adds	r2, #36	; 0x24
 8005e76:	2100      	movs	r1, #0
 8005e78:	4847      	ldr	r0, [pc, #284]	; (8005f98 <main+0x168>)
 8005e7a:	f7fe ff4f 	bl	8004d1c <indicator_sgd4>
	  GasMeasurement();
 8005e7e:	f7ff f989 	bl	8005194 <GasMeasurement>
  while(SecondsCounter<30 && MinuteCounter<1)
 8005e82:	4b46      	ldr	r3, [pc, #280]	; (8005f9c <main+0x16c>)
 8005e84:	889b      	ldrh	r3, [r3, #4]
 8005e86:	2b1d      	cmp	r3, #29
 8005e88:	d80d      	bhi.n	8005ea6 <main+0x76>
 8005e8a:	4a44      	ldr	r2, [pc, #272]	; (8005f9c <main+0x16c>)
 8005e8c:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8005e8e:	2a00      	cmp	r2, #0
 8005e90:	d109      	bne.n	8005ea6 <main+0x76>
	  if(SecondsCounter%2 == 0)
 8005e92:	07db      	lsls	r3, r3, #31
 8005e94:	d4ec      	bmi.n	8005e70 <main+0x40>
		  indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);
 8005e96:	4a3f      	ldr	r2, [pc, #252]	; (8005f94 <main+0x164>)
 8005e98:	2302      	movs	r3, #2
 8005e9a:	3224      	adds	r2, #36	; 0x24
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	483e      	ldr	r0, [pc, #248]	; (8005f98 <main+0x168>)
 8005ea0:	f7fe ff3c 	bl	8004d1c <indicator_sgd4>
 8005ea4:	e7eb      	b.n	8005e7e <main+0x4e>
  GasMeasurement();
 8005ea6:	f7ff f975 	bl	8005194 <GasMeasurement>
  R_average = Rse;
 8005eaa:	4b3c      	ldr	r3, [pc, #240]	; (8005f9c <main+0x16c>)
 8005eac:	6a1a      	ldr	r2, [r3, #32]
 8005eae:	625a      	str	r2, [r3, #36]	; 0x24
 8005eb0:	e041      	b.n	8005f36 <main+0x106>
		  DataSettingMemory[0] = GlobalAdres;
 8005eb2:	4938      	ldr	r1, [pc, #224]	; (8005f94 <main+0x164>)
 8005eb4:	790b      	ldrb	r3, [r1, #4]
 8005eb6:	700b      	strb	r3, [r1, #0]
		  DataSettingMemory[1] = Sensitivity;
 8005eb8:	794b      	ldrb	r3, [r1, #5]
 8005eba:	704b      	strb	r3, [r1, #1]
		  DataSettingMemory[2] = ModeRele;
 8005ebc:	0014      	movs	r4, r2
 8005ebe:	7812      	ldrb	r2, [r2, #0]
 8005ec0:	708a      	strb	r2, [r1, #2]
		  DataSettingMemory[3] = Resistor120;
 8005ec2:	7862      	ldrb	r2, [r4, #1]
 8005ec4:	70ca      	strb	r2, [r1, #3]
		  usRegAnalog[6] = Sensitivity;
 8005ec6:	828b      	strh	r3, [r1, #20]
		  WriteToFleshMemory(0xFC00, DataSettingMemory, 4);//    
 8005ec8:	20fc      	movs	r0, #252	; 0xfc
 8005eca:	2204      	movs	r2, #4
 8005ecc:	0200      	lsls	r0, r0, #8
 8005ece:	f7fe fe73 	bl	8004bb8 <WriteToFleshMemory>
		  if(Resistor120==120)//  120 
 8005ed2:	7863      	ldrb	r3, [r4, #1]
 8005ed4:	2b78      	cmp	r3, #120	; 0x78
 8005ed6:	d009      	beq.n	8005eec <main+0xbc>
		  else if(Resistor120==0)
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d10e      	bne.n	8005efa <main+0xca>
			  GPIOA->BSRR |= GPIO_BSRR_BR_12;
 8005edc:	2290      	movs	r2, #144	; 0x90
 8005ede:	05d2      	lsls	r2, r2, #23
 8005ee0:	6991      	ldr	r1, [r2, #24]
 8005ee2:	2380      	movs	r3, #128	; 0x80
 8005ee4:	055b      	lsls	r3, r3, #21
 8005ee6:	430b      	orrs	r3, r1
 8005ee8:	6193      	str	r3, [r2, #24]
 8005eea:	e006      	b.n	8005efa <main+0xca>
			  GPIOA->BSRR |= GPIO_BSRR_BS_12;
 8005eec:	2290      	movs	r2, #144	; 0x90
 8005eee:	05d2      	lsls	r2, r2, #23
 8005ef0:	6991      	ldr	r1, [r2, #24]
 8005ef2:	2380      	movs	r3, #128	; 0x80
 8005ef4:	015b      	lsls	r3, r3, #5
 8005ef6:	430b      	orrs	r3, r1
 8005ef8:	6193      	str	r3, [r2, #24]
		  switch (Sensitivity)// 
 8005efa:	4b26      	ldr	r3, [pc, #152]	; (8005f94 <main+0x164>)
 8005efc:	795b      	ldrb	r3, [r3, #5]
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d00d      	beq.n	8005f1e <main+0xee>
 8005f02:	2b03      	cmp	r3, #3
 8005f04:	d010      	beq.n	8005f28 <main+0xf8>
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d004      	beq.n	8005f14 <main+0xe4>
		  FlagChangeSetting=0;
 8005f0a:	4a24      	ldr	r2, [pc, #144]	; (8005f9c <main+0x16c>)
 8005f0c:	233a      	movs	r3, #58	; 0x3a
 8005f0e:	2100      	movs	r1, #0
 8005f10:	54d1      	strb	r1, [r2, r3]
 8005f12:	e015      	b.n	8005f40 <main+0x110>
				TargetConcentration=NH;
 8005f14:	4a1f      	ldr	r2, [pc, #124]	; (8005f94 <main+0x164>)
 8005f16:	331f      	adds	r3, #31
 8005f18:	21c8      	movs	r1, #200	; 0xc8
 8005f1a:	54d1      	strb	r1, [r2, r3]
			  }break;
 8005f1c:	e7f5      	b.n	8005f0a <main+0xda>
				TargetConcentration=CH;
 8005f1e:	4a1d      	ldr	r2, [pc, #116]	; (8005f94 <main+0x164>)
 8005f20:	2320      	movs	r3, #32
 8005f22:	2196      	movs	r1, #150	; 0x96
 8005f24:	54d1      	strb	r1, [r2, r3]
			  }break;
 8005f26:	e7f0      	b.n	8005f0a <main+0xda>
				TargetConcentration=VH;
 8005f28:	4a1a      	ldr	r2, [pc, #104]	; (8005f94 <main+0x164>)
 8005f2a:	2320      	movs	r3, #32
 8005f2c:	2164      	movs	r1, #100	; 0x64
 8005f2e:	54d1      	strb	r1, [r2, r3]
			  }break;
 8005f30:	e7eb      	b.n	8005f0a <main+0xda>
		  ModeAlarm();
 8005f32:	f7ff fa69 	bl	8005408 <ModeAlarm>
	  if(FlagChangeSetting)//     
 8005f36:	4a19      	ldr	r2, [pc, #100]	; (8005f9c <main+0x16c>)
 8005f38:	233a      	movs	r3, #58	; 0x3a
 8005f3a:	5cd3      	ldrb	r3, [r2, r3]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1b8      	bne.n	8005eb2 <main+0x82>
	  KeyPress(); //  
 8005f40:	f7ff fcd0 	bl	80058e4 <KeyPress>
	  eMBPoll(); //   modBus
 8005f44:	f000 fc18 	bl	8006778 <eMBPoll>
	  GasMeasurement();//
 8005f48:	f7ff f924 	bl	8005194 <GasMeasurement>
	  if(S>(TargetConcentration+TargetConcentration*0.1))//    
 8005f4c:	4b13      	ldr	r3, [pc, #76]	; (8005f9c <main+0x16c>)
 8005f4e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005f50:	f7fc fe9e 	bl	8002c90 <__aeabi_f2d>
 8005f54:	0006      	movs	r6, r0
 8005f56:	000f      	movs	r7, r1
 8005f58:	4a0e      	ldr	r2, [pc, #56]	; (8005f94 <main+0x164>)
 8005f5a:	2320      	movs	r3, #32
 8005f5c:	5cd0      	ldrb	r0, [r2, r3]
 8005f5e:	f7fc fe67 	bl	8002c30 <__aeabi_i2d>
 8005f62:	0004      	movs	r4, r0
 8005f64:	000d      	movs	r5, r1
 8005f66:	4a0e      	ldr	r2, [pc, #56]	; (8005fa0 <main+0x170>)
 8005f68:	4b0e      	ldr	r3, [pc, #56]	; (8005fa4 <main+0x174>)
 8005f6a:	f7fc f863 	bl	8002034 <__aeabi_dmul>
 8005f6e:	0002      	movs	r2, r0
 8005f70:	000b      	movs	r3, r1
 8005f72:	0020      	movs	r0, r4
 8005f74:	0029      	movs	r1, r5
 8005f76:	f7fb f8ed 	bl	8001154 <__aeabi_dadd>
 8005f7a:	0002      	movs	r2, r0
 8005f7c:	000b      	movs	r3, r1
 8005f7e:	0030      	movs	r0, r6
 8005f80:	0039      	movs	r1, r7
 8005f82:	f7fa f981 	bl	8000288 <__aeabi_dcmpgt>
 8005f86:	2800      	cmp	r0, #0
 8005f88:	d0d5      	beq.n	8005f36 <main+0x106>
 8005f8a:	e7d2      	b.n	8005f32 <main+0x102>
 8005f8c:	20000410 	.word	0x20000410
 8005f90:	20000348 	.word	0x20000348
 8005f94:	2000000c 	.word	0x2000000c
 8005f98:	40013000 	.word	0x40013000
 8005f9c:	20000168 	.word	0x20000168
 8005fa0:	9999999a 	.word	0x9999999a
 8005fa4:	3fb99999 	.word	0x3fb99999

08005fa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005fa8:	b500      	push	{lr}
 8005faa:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fac:	4a12      	ldr	r2, [pc, #72]	; (8005ff8 <HAL_MspInit+0x50>)
 8005fae:	6991      	ldr	r1, [r2, #24]
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	4319      	orrs	r1, r3
 8005fb4:	6191      	str	r1, [r2, #24]
 8005fb6:	6992      	ldr	r2, [r2, #24]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	9301      	str	r3, [sp, #4]
 8005fbc:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8005fbe:	2005      	movs	r0, #5
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	4240      	negs	r0, r0
 8005fc6:	f7fc ff87 	bl	8002ed8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005fca:	2002      	movs	r0, #2
 8005fcc:	2200      	movs	r2, #0
 8005fce:	2100      	movs	r1, #0
 8005fd0:	4240      	negs	r0, r0
 8005fd2:	f7fc ff81 	bl	8002ed8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005fd6:	2001      	movs	r0, #1
 8005fd8:	2200      	movs	r2, #0
 8005fda:	2100      	movs	r1, #0
 8005fdc:	4240      	negs	r0, r0
 8005fde:	f7fc ff7b 	bl	8002ed8 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	2100      	movs	r1, #0
 8005fe6:	2004      	movs	r0, #4
 8005fe8:	f7fc ff76 	bl	8002ed8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8005fec:	2004      	movs	r0, #4
 8005fee:	f7fc ffa3 	bl	8002f38 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005ff2:	b003      	add	sp, #12
 8005ff4:	bd00      	pop	{pc}
 8005ff6:	46c0      	nop			; (mov r8, r8)
 8005ff8:	40021000 	.word	0x40021000

08005ffc <HAL_TIM_Base_MspInit>:
//  }
//
//}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005ffc:	b500      	push	{lr}
 8005ffe:	b083      	sub	sp, #12

  if(htim_base->Instance==TIM16)
 8006000:	6802      	ldr	r2, [r0, #0]
 8006002:	4b0c      	ldr	r3, [pc, #48]	; (8006034 <HAL_TIM_Base_MspInit+0x38>)
 8006004:	429a      	cmp	r2, r3
 8006006:	d001      	beq.n	800600c <HAL_TIM_Base_MspInit+0x10>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8006008:	b003      	add	sp, #12
 800600a:	bd00      	pop	{pc}
    __HAL_RCC_TIM16_CLK_ENABLE();
 800600c:	4a0a      	ldr	r2, [pc, #40]	; (8006038 <HAL_TIM_Base_MspInit+0x3c>)
 800600e:	6991      	ldr	r1, [r2, #24]
 8006010:	2080      	movs	r0, #128	; 0x80
 8006012:	0280      	lsls	r0, r0, #10
 8006014:	4301      	orrs	r1, r0
 8006016:	6191      	str	r1, [r2, #24]
 8006018:	6993      	ldr	r3, [r2, #24]
 800601a:	4003      	ands	r3, r0
 800601c:	9301      	str	r3, [sp, #4]
 800601e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8006020:	2200      	movs	r2, #0
 8006022:	2100      	movs	r1, #0
 8006024:	2015      	movs	r0, #21
 8006026:	f7fc ff57 	bl	8002ed8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800602a:	2015      	movs	r0, #21
 800602c:	f7fc ff84 	bl	8002f38 <HAL_NVIC_EnableIRQ>
}
 8006030:	e7ea      	b.n	8006008 <HAL_TIM_Base_MspInit+0xc>
 8006032:	46c0      	nop			; (mov r8, r8)
 8006034:	40014400 	.word	0x40014400
 8006038:	40021000 	.word	0x40021000

0800603c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800603c:	b500      	push	{lr}
 800603e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8006040:	6803      	ldr	r3, [r0, #0]
 8006042:	4a25      	ldr	r2, [pc, #148]	; (80060d8 <HAL_UART_MspInit+0x9c>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d004      	beq.n	8006052 <HAL_UART_MspInit+0x16>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8006048:	4a24      	ldr	r2, [pc, #144]	; (80060dc <HAL_UART_MspInit+0xa0>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d022      	beq.n	8006094 <HAL_UART_MspInit+0x58>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800604e:	b009      	add	sp, #36	; 0x24
 8006050:	bd00      	pop	{pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8006052:	4a23      	ldr	r2, [pc, #140]	; (80060e0 <HAL_UART_MspInit+0xa4>)
 8006054:	6991      	ldr	r1, [r2, #24]
 8006056:	2080      	movs	r0, #128	; 0x80
 8006058:	01c0      	lsls	r0, r0, #7
 800605a:	4301      	orrs	r1, r0
 800605c:	6191      	str	r1, [r2, #24]
 800605e:	6993      	ldr	r3, [r2, #24]
 8006060:	4003      	ands	r3, r0
 8006062:	9301      	str	r3, [sp, #4]
 8006064:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006066:	23c0      	movs	r3, #192	; 0xc0
 8006068:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800606a:	3bbe      	subs	r3, #190	; 0xbe
 800606c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800606e:	3b01      	subs	r3, #1
 8006070:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006072:	3302      	adds	r3, #2
 8006074:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8006076:	2300      	movs	r3, #0
 8006078:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800607a:	a903      	add	r1, sp, #12
 800607c:	4819      	ldr	r0, [pc, #100]	; (80060e4 <HAL_UART_MspInit+0xa8>)
 800607e:	f7fc ffdf 	bl	8003040 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006082:	2200      	movs	r2, #0
 8006084:	2100      	movs	r1, #0
 8006086:	201b      	movs	r0, #27
 8006088:	f7fc ff26 	bl	8002ed8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800608c:	201b      	movs	r0, #27
 800608e:	f7fc ff53 	bl	8002f38 <HAL_NVIC_EnableIRQ>
 8006092:	e7dc      	b.n	800604e <HAL_UART_MspInit+0x12>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006094:	4a12      	ldr	r2, [pc, #72]	; (80060e0 <HAL_UART_MspInit+0xa4>)
 8006096:	69d1      	ldr	r1, [r2, #28]
 8006098:	2080      	movs	r0, #128	; 0x80
 800609a:	0280      	lsls	r0, r0, #10
 800609c:	4301      	orrs	r1, r0
 800609e:	61d1      	str	r1, [r2, #28]
 80060a0:	69d3      	ldr	r3, [r2, #28]
 80060a2:	4003      	ands	r3, r0
 80060a4:	9302      	str	r3, [sp, #8]
 80060a6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80060a8:	230c      	movs	r3, #12
 80060aa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060ac:	3b0a      	subs	r3, #10
 80060ae:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80060b0:	3b01      	subs	r3, #1
 80060b2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80060b4:	2203      	movs	r2, #3
 80060b6:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80060b8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060ba:	2090      	movs	r0, #144	; 0x90
 80060bc:	a903      	add	r1, sp, #12
 80060be:	05c0      	lsls	r0, r0, #23
 80060c0:	f7fc ffbe 	bl	8003040 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80060c4:	2200      	movs	r2, #0
 80060c6:	2100      	movs	r1, #0
 80060c8:	201c      	movs	r0, #28
 80060ca:	f7fc ff05 	bl	8002ed8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80060ce:	201c      	movs	r0, #28
 80060d0:	f7fc ff32 	bl	8002f38 <HAL_NVIC_EnableIRQ>
}
 80060d4:	e7bb      	b.n	800604e <HAL_UART_MspInit+0x12>
 80060d6:	46c0      	nop			; (mov r8, r8)
 80060d8:	40013800 	.word	0x40013800
 80060dc:	40004400 	.word	0x40004400
 80060e0:	40021000 	.word	0x40021000
 80060e4:	48000400 	.word	0x48000400

080060e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80060e8:	b500      	push	{lr}
 80060ea:	b087      	sub	sp, #28
 80060ec:	0001      	movs	r1, r0
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0); 
 80060ee:	2200      	movs	r2, #0
 80060f0:	2011      	movs	r0, #17
 80060f2:	f7fc fef1 	bl	8002ed8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn); 
 80060f6:	2011      	movs	r0, #17
 80060f8:	f7fc ff1e 	bl	8002f38 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80060fc:	4a13      	ldr	r2, [pc, #76]	; (800614c <HAL_InitTick+0x64>)
 80060fe:	69d1      	ldr	r1, [r2, #28]
 8006100:	2310      	movs	r3, #16
 8006102:	4319      	orrs	r1, r3
 8006104:	61d1      	str	r1, [r2, #28]
 8006106:	69d2      	ldr	r2, [r2, #28]
 8006108:	4013      	ands	r3, r2
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	9b00      	ldr	r3, [sp, #0]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800610e:	a901      	add	r1, sp, #4
 8006110:	a802      	add	r0, sp, #8
 8006112:	f7fd fb81 	bl	8003818 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8006116:	f7fd fb6f 	bl	80037f8 <HAL_RCC_GetPCLK1Freq>
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800611a:	490d      	ldr	r1, [pc, #52]	; (8006150 <HAL_InitTick+0x68>)
 800611c:	f7f9 fffe 	bl	800011c <__udivsi3>
 8006120:	1e43      	subs	r3, r0, #1
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8006122:	480c      	ldr	r0, [pc, #48]	; (8006154 <HAL_InitTick+0x6c>)
 8006124:	4a0c      	ldr	r2, [pc, #48]	; (8006158 <HAL_InitTick+0x70>)
 8006126:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8006128:	4a0c      	ldr	r2, [pc, #48]	; (800615c <HAL_InitTick+0x74>)
 800612a:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800612c:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 800612e:	2300      	movs	r3, #0
 8006130:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006132:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8006134:	f7fd fdf8 	bl	8003d28 <HAL_TIM_Base_Init>
 8006138:	2800      	cmp	r0, #0
 800613a:	d002      	beq.n	8006142 <HAL_InitTick+0x5a>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }
  
  /* Return function status */
  return HAL_ERROR;
 800613c:	2001      	movs	r0, #1
}
 800613e:	b007      	add	sp, #28
 8006140:	bd00      	pop	{pc}
    return HAL_TIM_Base_Start_IT(&htim6);
 8006142:	4804      	ldr	r0, [pc, #16]	; (8006154 <HAL_InitTick+0x6c>)
 8006144:	f7fd fcb0 	bl	8003aa8 <HAL_TIM_Base_Start_IT>
 8006148:	e7f9      	b.n	800613e <HAL_InitTick+0x56>
 800614a:	46c0      	nop			; (mov r8, r8)
 800614c:	40021000 	.word	0x40021000
 8006150:	000f4240 	.word	0x000f4240
 8006154:	20000458 	.word	0x20000458
 8006158:	40001000 	.word	0x40001000
 800615c:	000003e7 	.word	0x000003e7

08006160 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006160:	4770      	bx	lr

08006162 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006162:	e7fe      	b.n	8006162 <HardFault_Handler>

08006164 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8006164:	4770      	bx	lr

08006166 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006166:	4770      	bx	lr

08006168 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8006168:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_SYSTICK_IRQHandler();
 800616a:	f7fc ff1e 	bl	8002faa <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800616e:	bd10      	pop	{r4, pc}

08006170 <RCC_IRQHandler>:

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8006170:	4770      	bx	lr
	...

08006174 <TIM6_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt.
*/
void TIM6_IRQHandler(void)
{
 8006174:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006176:	4802      	ldr	r0, [pc, #8]	; (8006180 <TIM6_IRQHandler+0xc>)
 8006178:	f7fd fce8 	bl	8003b4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800617c:	bd10      	pop	{r4, pc}
 800617e:	46c0      	nop			; (mov r8, r8)
 8006180:	20000458 	.word	0x20000458

08006184 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
	if (READ_BIT(TIM3->SR, TIM_SR_UIF))
 8006184:	4b06      	ldr	r3, [pc, #24]	; (80061a0 <TIM3_IRQHandler+0x1c>)
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	07db      	lsls	r3, r3, #31
 800618a:	d504      	bpl.n	8006196 <TIM3_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM3->SR, TIM_SR_UIF);  //  
 800618c:	4a04      	ldr	r2, [pc, #16]	; (80061a0 <TIM3_IRQHandler+0x1c>)
 800618e:	6913      	ldr	r3, [r2, #16]
 8006190:	2101      	movs	r1, #1
 8006192:	438b      	bics	r3, r1
 8006194:	6113      	str	r3, [r2, #16]
	}
	TimerFlagTIM3=1;
 8006196:	4b03      	ldr	r3, [pc, #12]	; (80061a4 <TIM3_IRQHandler+0x20>)
 8006198:	2201      	movs	r2, #1
 800619a:	701a      	strb	r2, [r3, #0]
}
 800619c:	4770      	bx	lr
 800619e:	46c0      	nop			; (mov r8, r8)
 80061a0:	40000400 	.word	0x40000400
 80061a4:	2000016a 	.word	0x2000016a

080061a8 <TIM14_IRQHandler>:

void TIM14_IRQHandler(void)
{
	if (READ_BIT(TIM14->SR, TIM_SR_UIF))
 80061a8:	4b06      	ldr	r3, [pc, #24]	; (80061c4 <TIM14_IRQHandler+0x1c>)
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	07db      	lsls	r3, r3, #31
 80061ae:	d504      	bpl.n	80061ba <TIM14_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM14->SR, TIM_SR_UIF);  //  
 80061b0:	4a04      	ldr	r2, [pc, #16]	; (80061c4 <TIM14_IRQHandler+0x1c>)
 80061b2:	6913      	ldr	r3, [r2, #16]
 80061b4:	2101      	movs	r1, #1
 80061b6:	438b      	bics	r3, r1
 80061b8:	6113      	str	r3, [r2, #16]
	}
//	CallbackTIM14();
	TimerCounterTIM14++;
 80061ba:	4a03      	ldr	r2, [pc, #12]	; (80061c8 <TIM14_IRQHandler+0x20>)
 80061bc:	8813      	ldrh	r3, [r2, #0]
 80061be:	3301      	adds	r3, #1
 80061c0:	8013      	strh	r3, [r2, #0]

}
 80061c2:	4770      	bx	lr
 80061c4:	40002000 	.word	0x40002000
 80061c8:	2000019a 	.word	0x2000019a

080061cc <TIM16_IRQHandler>:

void TIM16_IRQHandler(void)
{
 80061cc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80061ce:	4802      	ldr	r0, [pc, #8]	; (80061d8 <TIM16_IRQHandler+0xc>)
 80061d0:	f7fd fcbc 	bl	8003b4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80061d4:	bd10      	pop	{r4, pc}
 80061d6:	46c0      	nop			; (mov r8, r8)
 80061d8:	20000410 	.word	0x20000410

080061dc <TIM17_IRQHandler>:

void TIM17_IRQHandler(void)
{
	if (READ_BIT(TIM17->SR, TIM_SR_UIF))
 80061dc:	4b07      	ldr	r3, [pc, #28]	; (80061fc <TIM17_IRQHandler+0x20>)
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	07db      	lsls	r3, r3, #31
 80061e2:	d504      	bpl.n	80061ee <TIM17_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM17->SR, TIM_SR_UIF);  //  
 80061e4:	4a05      	ldr	r2, [pc, #20]	; (80061fc <TIM17_IRQHandler+0x20>)
 80061e6:	6913      	ldr	r3, [r2, #16]
 80061e8:	2101      	movs	r1, #1
 80061ea:	438b      	bics	r3, r1
 80061ec:	6113      	str	r3, [r2, #16]
	}
    // PB9 = 0
    GPIOB->ODR &= ~GPIO_ODR_9;
 80061ee:	4a04      	ldr	r2, [pc, #16]	; (8006200 <TIM17_IRQHandler+0x24>)
 80061f0:	6953      	ldr	r3, [r2, #20]
 80061f2:	4904      	ldr	r1, [pc, #16]	; (8006204 <TIM17_IRQHandler+0x28>)
 80061f4:	400b      	ands	r3, r1
 80061f6:	6153      	str	r3, [r2, #20]
}
 80061f8:	4770      	bx	lr
 80061fa:	46c0      	nop			; (mov r8, r8)
 80061fc:	40014800 	.word	0x40014800
 8006200:	48000400 	.word	0x48000400
 8006204:	fffffdff 	.word	0xfffffdff

08006208 <TIM15_IRQHandler>:

void TIM15_IRQHandler(void)
{
	if (READ_BIT(TIM15->SR, TIM_SR_UIF))
 8006208:	4b0c      	ldr	r3, [pc, #48]	; (800623c <TIM15_IRQHandler+0x34>)
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	07db      	lsls	r3, r3, #31
 800620e:	d504      	bpl.n	800621a <TIM15_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM15->SR, TIM_SR_UIF);  //  
 8006210:	4a0a      	ldr	r2, [pc, #40]	; (800623c <TIM15_IRQHandler+0x34>)
 8006212:	6913      	ldr	r3, [r2, #16]
 8006214:	2101      	movs	r1, #1
 8006216:	438b      	bics	r3, r1
 8006218:	6113      	str	r3, [r2, #16]
	}
	TimerCounterTIM15++;
 800621a:	4a09      	ldr	r2, [pc, #36]	; (8006240 <TIM15_IRQHandler+0x38>)
 800621c:	7813      	ldrb	r3, [r2, #0]
 800621e:	3301      	adds	r3, #1
 8006220:	7013      	strb	r3, [r2, #0]
	if(FlagMogan == 0)
 8006222:	4b08      	ldr	r3, [pc, #32]	; (8006244 <TIM15_IRQHandler+0x3c>)
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d103      	bne.n	8006232 <TIM15_IRQHandler+0x2a>
	{
		FlagMogan=1;
 800622a:	4b06      	ldr	r3, [pc, #24]	; (8006244 <TIM15_IRQHandler+0x3c>)
 800622c:	2201      	movs	r2, #1
 800622e:	701a      	strb	r2, [r3, #0]
	else
	{
		FlagMogan=0;
	}

}
 8006230:	4770      	bx	lr
		FlagMogan=0;
 8006232:	4b04      	ldr	r3, [pc, #16]	; (8006244 <TIM15_IRQHandler+0x3c>)
 8006234:	2200      	movs	r2, #0
 8006236:	701a      	strb	r2, [r3, #0]
}
 8006238:	e7fa      	b.n	8006230 <TIM15_IRQHandler+0x28>
 800623a:	46c0      	nop			; (mov r8, r8)
 800623c:	40014000 	.word	0x40014000
 8006240:	200001a3 	.word	0x200001a3
 8006244:	20000197 	.word	0x20000197

08006248 <SPI1_IRQHandler>:
/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 8006248:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800624a:	4802      	ldr	r0, [pc, #8]	; (8006254 <SPI1_IRQHandler+0xc>)
 800624c:	f7fd fb90 	bl	8003970 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8006250:	bd10      	pop	{r4, pc}
 8006252:	46c0      	nop			; (mov r8, r8)
 8006254:	200002e4 	.word	0x200002e4

08006258 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8006258:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800625a:	4802      	ldr	r0, [pc, #8]	; (8006264 <USART1_IRQHandler+0xc>)
 800625c:	f7fd ff54 	bl	8004108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006260:	bd10      	pop	{r4, pc}
 8006262:	46c0      	nop			; (mov r8, r8)
 8006264:	2000025c 	.word	0x2000025c

08006268 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8006268:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800626a:	4802      	ldr	r0, [pc, #8]	; (8006274 <USART2_IRQHandler+0xc>)
 800626c:	f7fd ff4c 	bl	8004108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006270:	bd10      	pop	{r4, pc}
 8006272:	46c0      	nop			; (mov r8, r8)
 8006274:	20000348 	.word	0x20000348

08006278 <EXTI2_3_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_3_IRQHandler (void) //  PB2
{
 8006278:	b510      	push	{r4, lr}
	if((EXTI->PR & EXTI_PR_PR2) > 0)
 800627a:	4b04      	ldr	r3, [pc, #16]	; (800628c <EXTI2_3_IRQHandler+0x14>)
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	075b      	lsls	r3, r3, #29
 8006280:	d400      	bmi.n	8006284 <EXTI2_3_IRQHandler+0xc>
	{
		HAL_GPIO_EXTI_Callback(GPIO_PIN_2);
	}
}
 8006282:	bd10      	pop	{r4, pc}
		HAL_GPIO_EXTI_Callback(GPIO_PIN_2);
 8006284:	2004      	movs	r0, #4
 8006286:	f7ff f987 	bl	8005598 <HAL_GPIO_EXTI_Callback>
}
 800628a:	e7fa      	b.n	8006282 <EXTI2_3_IRQHandler+0xa>
 800628c:	40010400 	.word	0x40010400

08006290 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler (void) //  PB8
{
 8006290:	b510      	push	{r4, lr}
	if((EXTI->PR & EXTI_PR_PR8) > 0)
 8006292:	4b05      	ldr	r3, [pc, #20]	; (80062a8 <EXTI4_15_IRQHandler+0x18>)
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	05db      	lsls	r3, r3, #23
 8006298:	d400      	bmi.n	800629c <EXTI4_15_IRQHandler+0xc>
	{
		HAL_GPIO_EXTI_Callback(GPIO_PIN_8);
	}

}
 800629a:	bd10      	pop	{r4, pc}
		HAL_GPIO_EXTI_Callback(GPIO_PIN_8);
 800629c:	2080      	movs	r0, #128	; 0x80
 800629e:	0040      	lsls	r0, r0, #1
 80062a0:	f7ff f97a 	bl	8005598 <HAL_GPIO_EXTI_Callback>
}
 80062a4:	e7f9      	b.n	800629a <EXTI4_15_IRQHandler+0xa>
 80062a6:	46c0      	nop			; (mov r8, r8)
 80062a8:	40010400 	.word	0x40010400

080062ac <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 80062ac:	b570      	push	{r4, r5, r6, lr}
 80062ae:	0003      	movs	r3, r0
 80062b0:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80062b2:	880a      	ldrh	r2, [r1, #0]
 80062b4:	2a05      	cmp	r2, #5
 80062b6:	d001      	beq.n	80062bc <eMBFuncReadCoils+0x10>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80062b8:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80062ba:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80062bc:	7842      	ldrb	r2, [r0, #1]
 80062be:	0212      	lsls	r2, r2, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80062c0:	7881      	ldrb	r1, [r0, #2]
 80062c2:	4311      	orrs	r1, r2
        usRegAddress++;
 80062c4:	3101      	adds	r1, #1
 80062c6:	b289      	uxth	r1, r1
        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 80062c8:	78c2      	ldrb	r2, [r0, #3]
 80062ca:	0212      	lsls	r2, r2, #8
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 80062cc:	7900      	ldrb	r0, [r0, #4]
 80062ce:	4302      	orrs	r2, r0
        if( ( usCoilCount >= 1 ) &&
 80062d0:	1e50      	subs	r0, r2, #1
 80062d2:	b280      	uxth	r0, r0
 80062d4:	4d12      	ldr	r5, [pc, #72]	; (8006320 <eMBFuncReadCoils+0x74>)
 80062d6:	42a8      	cmp	r0, r5
 80062d8:	d820      	bhi.n	800631c <eMBFuncReadCoils+0x70>
            *usLen = MB_PDU_FUNC_OFF;
 80062da:	2000      	movs	r0, #0
 80062dc:	8020      	strh	r0, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 80062de:	3001      	adds	r0, #1
 80062e0:	7018      	strb	r0, [r3, #0]
            *usLen += 1;
 80062e2:	8820      	ldrh	r0, [r4, #0]
 80062e4:	3001      	adds	r0, #1
 80062e6:	8020      	strh	r0, [r4, #0]
            if( ( usCoilCount & 0x0007 ) != 0 )
 80062e8:	0750      	lsls	r0, r2, #29
 80062ea:	d011      	beq.n	8006310 <eMBFuncReadCoils+0x64>
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80062ec:	08d5      	lsrs	r5, r2, #3
 80062ee:	b2ed      	uxtb	r5, r5
 80062f0:	3501      	adds	r5, #1
 80062f2:	b2ed      	uxtb	r5, r5
            *pucFrameCur++ = ucNBytes;
 80062f4:	1c98      	adds	r0, r3, #2
 80062f6:	705d      	strb	r5, [r3, #1]
            *usLen += 1;
 80062f8:	8823      	ldrh	r3, [r4, #0]
 80062fa:	3301      	adds	r3, #1
 80062fc:	8023      	strh	r3, [r4, #0]
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 80062fe:	2300      	movs	r3, #0
 8006300:	f7ff fac8 	bl	8005894 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8006304:	2800      	cmp	r0, #0
 8006306:	d106      	bne.n	8006316 <eMBFuncReadCoils+0x6a>
                *usLen += ucNBytes;;
 8006308:	8823      	ldrh	r3, [r4, #0]
 800630a:	195d      	adds	r5, r3, r5
 800630c:	8025      	strh	r5, [r4, #0]
 800630e:	e7d4      	b.n	80062ba <eMBFuncReadCoils+0xe>
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 8006310:	08d5      	lsrs	r5, r2, #3
 8006312:	b2ed      	uxtb	r5, r5
 8006314:	e7ee      	b.n	80062f4 <eMBFuncReadCoils+0x48>
                eStatus = prveMBError2Exception( eRegStatus );
 8006316:	f000 f9a9 	bl	800666c <prveMBError2Exception>
 800631a:	e7ce      	b.n	80062ba <eMBFuncReadCoils+0xe>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800631c:	2003      	movs	r0, #3
 800631e:	e7cc      	b.n	80062ba <eMBFuncReadCoils+0xe>
 8006320:	000007ce 	.word	0x000007ce

08006324 <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 8006324:	b500      	push	{lr}
 8006326:	b083      	sub	sp, #12
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006328:	880b      	ldrh	r3, [r1, #0]
 800632a:	2b05      	cmp	r3, #5
 800632c:	d002      	beq.n	8006334 <eMBFuncWriteCoil+0x10>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800632e:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8006330:	b003      	add	sp, #12
 8006332:	bd00      	pop	{pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8006334:	7843      	ldrb	r3, [r0, #1]
 8006336:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8006338:	7881      	ldrb	r1, [r0, #2]
 800633a:	4319      	orrs	r1, r3
        usRegAddress++;
 800633c:	3101      	adds	r1, #1
 800633e:	b289      	uxth	r1, r1
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8006340:	7903      	ldrb	r3, [r0, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d119      	bne.n	800637a <eMBFuncWriteCoil+0x56>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8006346:	78c2      	ldrb	r2, [r0, #3]
 8006348:	1e53      	subs	r3, r2, #1
 800634a:	b2db      	uxtb	r3, r3
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 800634c:	2bfd      	cmp	r3, #253	; 0xfd
 800634e:	d916      	bls.n	800637e <eMBFuncWriteCoil+0x5a>
            ucBuf[1] = 0;
 8006350:	ab01      	add	r3, sp, #4
 8006352:	2000      	movs	r0, #0
 8006354:	7058      	strb	r0, [r3, #1]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 8006356:	2aff      	cmp	r2, #255	; 0xff
 8006358:	d00c      	beq.n	8006374 <eMBFuncWriteCoil+0x50>
                ucBuf[0] = 0;
 800635a:	ab01      	add	r3, sp, #4
 800635c:	2200      	movs	r2, #0
 800635e:	701a      	strb	r2, [r3, #0]
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 8006360:	2301      	movs	r3, #1
 8006362:	2201      	movs	r2, #1
 8006364:	a801      	add	r0, sp, #4
 8006366:	f7ff fa95 	bl	8005894 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 800636a:	2800      	cmp	r0, #0
 800636c:	d0e0      	beq.n	8006330 <eMBFuncWriteCoil+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 800636e:	f000 f97d 	bl	800666c <prveMBError2Exception>
 8006372:	e7dd      	b.n	8006330 <eMBFuncWriteCoil+0xc>
                ucBuf[0] = 1;
 8006374:	3afe      	subs	r2, #254	; 0xfe
 8006376:	701a      	strb	r2, [r3, #0]
 8006378:	e7f2      	b.n	8006360 <eMBFuncWriteCoil+0x3c>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800637a:	2003      	movs	r0, #3
 800637c:	e7d8      	b.n	8006330 <eMBFuncWriteCoil+0xc>
 800637e:	2003      	movs	r0, #3
 8006380:	e7d6      	b.n	8006330 <eMBFuncWriteCoil+0xc>

08006382 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8006382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006384:	000c      	movs	r4, r1
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006386:	880b      	ldrh	r3, [r1, #0]
 8006388:	2b05      	cmp	r3, #5
 800638a:	d929      	bls.n	80063e0 <eMBFuncWriteMultipleCoils+0x5e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 800638c:	7841      	ldrb	r1, [r0, #1]
 800638e:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8006390:	7883      	ldrb	r3, [r0, #2]
 8006392:	430b      	orrs	r3, r1
        usRegAddress++;
 8006394:	3301      	adds	r3, #1
 8006396:	b299      	uxth	r1, r3

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8006398:	78c2      	ldrb	r2, [r0, #3]
 800639a:	0212      	lsls	r2, r2, #8
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 800639c:	7903      	ldrb	r3, [r0, #4]
 800639e:	431a      	orrs	r2, r3

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 80063a0:	7946      	ldrb	r6, [r0, #5]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 80063a2:	075b      	lsls	r3, r3, #29
 80063a4:	d00d      	beq.n	80063c2 <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 80063a6:	08d3      	lsrs	r3, r2, #3
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	3301      	adds	r3, #1
 80063ac:	b2db      	uxtb	r3, r3
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) &&
 80063ae:	1e55      	subs	r5, r2, #1
 80063b0:	b2ad      	uxth	r5, r5
 80063b2:	27f6      	movs	r7, #246	; 0xf6
 80063b4:	00ff      	lsls	r7, r7, #3
 80063b6:	42bd      	cmp	r5, r7
 80063b8:	d214      	bcs.n	80063e4 <eMBFuncWriteMultipleCoils+0x62>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 80063ba:	42b3      	cmp	r3, r6
 80063bc:	d004      	beq.n	80063c8 <eMBFuncWriteMultipleCoils+0x46>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80063be:	2003      	movs	r0, #3
 80063c0:	e00f      	b.n	80063e2 <eMBFuncWriteMultipleCoils+0x60>
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 80063c2:	08d3      	lsrs	r3, r2, #3
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	e7f2      	b.n	80063ae <eMBFuncWriteMultipleCoils+0x2c>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 80063c8:	3006      	adds	r0, #6
 80063ca:	2301      	movs	r3, #1
 80063cc:	f7ff fa62 	bl	8005894 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 80063d0:	2800      	cmp	r0, #0
 80063d2:	d102      	bne.n	80063da <eMBFuncWriteMultipleCoils+0x58>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 80063d4:	2305      	movs	r3, #5
 80063d6:	8023      	strh	r3, [r4, #0]
 80063d8:	e003      	b.n	80063e2 <eMBFuncWriteMultipleCoils+0x60>
                eStatus = prveMBError2Exception( eRegStatus );
 80063da:	f000 f947 	bl	800666c <prveMBError2Exception>
 80063de:	e000      	b.n	80063e2 <eMBFuncWriteMultipleCoils+0x60>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80063e0:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80063e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80063e4:	2003      	movs	r0, #3
 80063e6:	e7fc      	b.n	80063e2 <eMBFuncWriteMultipleCoils+0x60>

080063e8 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 80063e8:	b570      	push	{r4, r5, r6, lr}
 80063ea:	0003      	movs	r3, r0
 80063ec:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80063ee:	880a      	ldrh	r2, [r1, #0]
 80063f0:	2a05      	cmp	r2, #5
 80063f2:	d001      	beq.n	80063f8 <eMBFuncReadDiscreteInputs+0x10>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80063f4:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80063f6:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80063f8:	7842      	ldrb	r2, [r0, #1]
 80063fa:	0212      	lsls	r2, r2, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80063fc:	7881      	ldrb	r1, [r0, #2]
 80063fe:	4311      	orrs	r1, r2
        usRegAddress++;
 8006400:	3101      	adds	r1, #1
 8006402:	b289      	uxth	r1, r1
        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 8006404:	78c2      	ldrb	r2, [r0, #3]
 8006406:	0212      	lsls	r2, r2, #8
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 8006408:	7900      	ldrb	r0, [r0, #4]
 800640a:	4302      	orrs	r2, r0
        if( ( usDiscreteCnt >= 1 ) &&
 800640c:	1e50      	subs	r0, r2, #1
 800640e:	b280      	uxth	r0, r0
 8006410:	4d12      	ldr	r5, [pc, #72]	; (800645c <eMBFuncReadDiscreteInputs+0x74>)
 8006412:	42a8      	cmp	r0, r5
 8006414:	d81f      	bhi.n	8006456 <eMBFuncReadDiscreteInputs+0x6e>
            *usLen = MB_PDU_FUNC_OFF;
 8006416:	2000      	movs	r0, #0
 8006418:	8020      	strh	r0, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 800641a:	3002      	adds	r0, #2
 800641c:	7018      	strb	r0, [r3, #0]
            *usLen += 1;
 800641e:	8820      	ldrh	r0, [r4, #0]
 8006420:	3001      	adds	r0, #1
 8006422:	8020      	strh	r0, [r4, #0]
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 8006424:	0750      	lsls	r0, r2, #29
 8006426:	d010      	beq.n	800644a <eMBFuncReadDiscreteInputs+0x62>
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 8006428:	08d5      	lsrs	r5, r2, #3
 800642a:	b2ed      	uxtb	r5, r5
 800642c:	3501      	adds	r5, #1
 800642e:	b2ed      	uxtb	r5, r5
            *pucFrameCur++ = ucNBytes;
 8006430:	1c98      	adds	r0, r3, #2
 8006432:	705d      	strb	r5, [r3, #1]
            *usLen += 1;
 8006434:	8823      	ldrh	r3, [r4, #0]
 8006436:	3301      	adds	r3, #1
 8006438:	8023      	strh	r3, [r4, #0]
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 800643a:	f7ff fa2d 	bl	8005898 <eMBRegDiscreteCB>
            if( eRegStatus != MB_ENOERR )
 800643e:	2800      	cmp	r0, #0
 8006440:	d106      	bne.n	8006450 <eMBFuncReadDiscreteInputs+0x68>
                *usLen += ucNBytes;;
 8006442:	8823      	ldrh	r3, [r4, #0]
 8006444:	195d      	adds	r5, r3, r5
 8006446:	8025      	strh	r5, [r4, #0]
 8006448:	e7d5      	b.n	80063f6 <eMBFuncReadDiscreteInputs+0xe>
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 800644a:	08d5      	lsrs	r5, r2, #3
 800644c:	b2ed      	uxtb	r5, r5
 800644e:	e7ef      	b.n	8006430 <eMBFuncReadDiscreteInputs+0x48>
                eStatus = prveMBError2Exception( eRegStatus );
 8006450:	f000 f90c 	bl	800666c <prveMBError2Exception>
 8006454:	e7cf      	b.n	80063f6 <eMBFuncReadDiscreteInputs+0xe>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006456:	2003      	movs	r0, #3
 8006458:	e7cd      	b.n	80063f6 <eMBFuncReadDiscreteInputs+0xe>
 800645a:	46c0      	nop			; (mov r8, r8)
 800645c:	000007ce 	.word	0x000007ce

08006460 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8006460:	b510      	push	{r4, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8006462:	880b      	ldrh	r3, [r1, #0]
 8006464:	2b05      	cmp	r3, #5
 8006466:	d001      	beq.n	800646c <eMBFuncWriteHoldingRegister+0xc>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006468:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800646a:	bd10      	pop	{r4, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 800646c:	7843      	ldrb	r3, [r0, #1]
 800646e:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8006470:	7881      	ldrb	r1, [r0, #2]
 8006472:	4319      	orrs	r1, r3
        usRegAddress++;
 8006474:	3101      	adds	r1, #1
 8006476:	b289      	uxth	r1, r1
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8006478:	3003      	adds	r0, #3
 800647a:	2301      	movs	r3, #1
 800647c:	2201      	movs	r2, #1
 800647e:	f7ff f987 	bl	8005790 <eMBRegHoldingCB>
        if( eRegStatus != MB_ENOERR )
 8006482:	2800      	cmp	r0, #0
 8006484:	d0f1      	beq.n	800646a <eMBFuncWriteHoldingRegister+0xa>
            eStatus = prveMBError2Exception( eRegStatus );
 8006486:	f000 f8f1 	bl	800666c <prveMBError2Exception>
 800648a:	e7ee      	b.n	800646a <eMBFuncWriteHoldingRegister+0xa>

0800648c <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800648c:	b570      	push	{r4, r5, r6, lr}
 800648e:	000c      	movs	r4, r1
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8006490:	880b      	ldrh	r3, [r1, #0]
 8006492:	2b05      	cmp	r3, #5
 8006494:	d920      	bls.n	80064d8 <eMBFuncWriteMultipleHoldingRegister+0x4c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8006496:	7841      	ldrb	r1, [r0, #1]
 8006498:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 800649a:	7883      	ldrb	r3, [r0, #2]
 800649c:	430b      	orrs	r3, r1
        usRegAddress++;
 800649e:	3301      	adds	r3, #1
 80064a0:	b299      	uxth	r1, r3

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 80064a2:	78c3      	ldrb	r3, [r0, #3]
 80064a4:	021b      	lsls	r3, r3, #8
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 80064a6:	7902      	ldrb	r2, [r0, #4]
 80064a8:	431a      	orrs	r2, r3

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 80064aa:	7945      	ldrb	r5, [r0, #5]

        if( ( usRegCount >= 1 ) &&
 80064ac:	1e53      	subs	r3, r2, #1
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2b77      	cmp	r3, #119	; 0x77
 80064b2:	d813      	bhi.n	80064dc <eMBFuncWriteMultipleHoldingRegister+0x50>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 80064b4:	0053      	lsls	r3, r2, #1
 80064b6:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 80064b8:	42ab      	cmp	r3, r5
 80064ba:	d001      	beq.n	80064c0 <eMBFuncWriteMultipleHoldingRegister+0x34>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80064bc:	2003      	movs	r0, #3
 80064be:	e00c      	b.n	80064da <eMBFuncWriteMultipleHoldingRegister+0x4e>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 80064c0:	3006      	adds	r0, #6
 80064c2:	2301      	movs	r3, #1
 80064c4:	f7ff f964 	bl	8005790 <eMBRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 80064c8:	2800      	cmp	r0, #0
 80064ca:	d102      	bne.n	80064d2 <eMBFuncWriteMultipleHoldingRegister+0x46>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 80064cc:	2305      	movs	r3, #5
 80064ce:	8023      	strh	r3, [r4, #0]
 80064d0:	e003      	b.n	80064da <eMBFuncWriteMultipleHoldingRegister+0x4e>
                eStatus = prveMBError2Exception( eRegStatus );
 80064d2:	f000 f8cb 	bl	800666c <prveMBError2Exception>
 80064d6:	e000      	b.n	80064da <eMBFuncWriteMultipleHoldingRegister+0x4e>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80064d8:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80064da:	bd70      	pop	{r4, r5, r6, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80064dc:	2003      	movs	r0, #3
 80064de:	e7fc      	b.n	80064da <eMBFuncWriteMultipleHoldingRegister+0x4e>

080064e0 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80064e4:	880b      	ldrh	r3, [r1, #0]
 80064e6:	2b05      	cmp	r3, #5
 80064e8:	d001      	beq.n	80064ee <eMBFuncReadHoldingRegister+0xe>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80064ea:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80064ec:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80064ee:	7841      	ldrb	r1, [r0, #1]
 80064f0:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80064f2:	7883      	ldrb	r3, [r0, #2]
 80064f4:	430b      	orrs	r3, r1
        usRegAddress++;
 80064f6:	3301      	adds	r3, #1
 80064f8:	b299      	uxth	r1, r3
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 80064fa:	7902      	ldrb	r2, [r0, #4]
 80064fc:	0015      	movs	r5, r2
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 80064fe:	1e53      	subs	r3, r2, #1
 8006500:	b29b      	uxth	r3, r3
 8006502:	2b7c      	cmp	r3, #124	; 0x7c
 8006504:	d901      	bls.n	800650a <eMBFuncReadHoldingRegister+0x2a>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006506:	2003      	movs	r0, #3
 8006508:	e7f0      	b.n	80064ec <eMBFuncReadHoldingRegister+0xc>
            *usLen = MB_PDU_FUNC_OFF;
 800650a:	2300      	movs	r3, #0
 800650c:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 800650e:	3303      	adds	r3, #3
 8006510:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 8006512:	8823      	ldrh	r3, [r4, #0]
 8006514:	3301      	adds	r3, #1
 8006516:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8006518:	1c86      	adds	r6, r0, #2
 800651a:	0052      	lsls	r2, r2, #1
 800651c:	7042      	strb	r2, [r0, #1]
            *usLen += 1;
 800651e:	8823      	ldrh	r3, [r4, #0]
 8006520:	3301      	adds	r3, #1
 8006522:	8023      	strh	r3, [r4, #0]
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 8006524:	2300      	movs	r3, #0
 8006526:	002a      	movs	r2, r5
 8006528:	0030      	movs	r0, r6
 800652a:	f7ff f931 	bl	8005790 <eMBRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 800652e:	2800      	cmp	r0, #0
 8006530:	d104      	bne.n	800653c <eMBFuncReadHoldingRegister+0x5c>
                *usLen += usRegCount * 2;
 8006532:	006d      	lsls	r5, r5, #1
 8006534:	8823      	ldrh	r3, [r4, #0]
 8006536:	195d      	adds	r5, r3, r5
 8006538:	8025      	strh	r5, [r4, #0]
 800653a:	e7d7      	b.n	80064ec <eMBFuncReadHoldingRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 800653c:	f000 f896 	bl	800666c <prveMBError2Exception>
 8006540:	e7d4      	b.n	80064ec <eMBFuncReadHoldingRegister+0xc>

08006542 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8006542:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006544:	0004      	movs	r4, r0
 8006546:	000d      	movs	r5, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8006548:	880b      	ldrh	r3, [r1, #0]
 800654a:	2b09      	cmp	r3, #9
 800654c:	d946      	bls.n	80065dc <eMBFuncReadWriteMultipleHoldingRegister+0x9a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 800654e:	7843      	ldrb	r3, [r0, #1]
 8006550:	021b      	lsls	r3, r3, #8
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 8006552:	7881      	ldrb	r1, [r0, #2]
 8006554:	4319      	orrs	r1, r3
        usRegReadAddress++;
 8006556:	3101      	adds	r1, #1
 8006558:	b28e      	uxth	r6, r1

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 800655a:	78c7      	ldrb	r7, [r0, #3]
 800655c:	023f      	lsls	r7, r7, #8
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 800655e:	7903      	ldrb	r3, [r0, #4]
 8006560:	431f      	orrs	r7, r3

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8006562:	7943      	ldrb	r3, [r0, #5]
 8006564:	021b      	lsls	r3, r3, #8
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8006566:	7981      	ldrb	r1, [r0, #6]
 8006568:	4319      	orrs	r1, r3
        usRegWriteAddress++;
 800656a:	3101      	adds	r1, #1
 800656c:	b289      	uxth	r1, r1

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 800656e:	79c3      	ldrb	r3, [r0, #7]
 8006570:	021b      	lsls	r3, r3, #8
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8006572:	7a02      	ldrb	r2, [r0, #8]
 8006574:	431a      	orrs	r2, r3

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 8006576:	7a40      	ldrb	r0, [r0, #9]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8006578:	1e7b      	subs	r3, r7, #1
 800657a:	b29b      	uxth	r3, r3
 800657c:	2b7c      	cmp	r3, #124	; 0x7c
 800657e:	d82f      	bhi.n	80065e0 <eMBFuncReadWriteMultipleHoldingRegister+0x9e>
 8006580:	2a00      	cmp	r2, #0
 8006582:	d02f      	beq.n	80065e4 <eMBFuncReadWriteMultipleHoldingRegister+0xa2>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8006584:	2a79      	cmp	r2, #121	; 0x79
 8006586:	d82f      	bhi.n	80065e8 <eMBFuncReadWriteMultipleHoldingRegister+0xa6>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8006588:	0053      	lsls	r3, r2, #1
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800658a:	4283      	cmp	r3, r0
 800658c:	d001      	beq.n	8006592 <eMBFuncReadWriteMultipleHoldingRegister+0x50>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800658e:	2003      	movs	r0, #3
 8006590:	e025      	b.n	80065de <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 8006592:	2301      	movs	r3, #1
 8006594:	0020      	movs	r0, r4
 8006596:	300a      	adds	r0, #10
 8006598:	f7ff f8fa 	bl	8005790 <eMBRegHoldingCB>
            if( eRegStatus == MB_ENOERR )
 800659c:	2800      	cmp	r0, #0
 800659e:	d004      	beq.n	80065aa <eMBFuncReadWriteMultipleHoldingRegister+0x68>
            if( eRegStatus != MB_ENOERR )
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d01c      	beq.n	80065de <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
                eStatus = prveMBError2Exception( eRegStatus );
 80065a4:	f000 f862 	bl	800666c <prveMBError2Exception>
 80065a8:	e019      	b.n	80065de <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
                *usLen = MB_PDU_FUNC_OFF;
 80065aa:	2300      	movs	r3, #0
 80065ac:	802b      	strh	r3, [r5, #0]
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 80065ae:	3317      	adds	r3, #23
 80065b0:	7023      	strb	r3, [r4, #0]
                *usLen += 1;
 80065b2:	882b      	ldrh	r3, [r5, #0]
 80065b4:	3301      	adds	r3, #1
 80065b6:	802b      	strh	r3, [r5, #0]
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 80065b8:	1ca0      	adds	r0, r4, #2
 80065ba:	007b      	lsls	r3, r7, #1
 80065bc:	7063      	strb	r3, [r4, #1]
                *usLen += 1;
 80065be:	882b      	ldrh	r3, [r5, #0]
 80065c0:	3301      	adds	r3, #1
 80065c2:	802b      	strh	r3, [r5, #0]
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 80065c4:	2300      	movs	r3, #0
 80065c6:	003a      	movs	r2, r7
 80065c8:	0031      	movs	r1, r6
 80065ca:	f7ff f8e1 	bl	8005790 <eMBRegHoldingCB>
                if( eRegStatus == MB_ENOERR )
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d1e6      	bne.n	80065a0 <eMBFuncReadWriteMultipleHoldingRegister+0x5e>
                    *usLen += 2 * usRegReadCount;
 80065d2:	007f      	lsls	r7, r7, #1
 80065d4:	882b      	ldrh	r3, [r5, #0]
 80065d6:	19df      	adds	r7, r3, r7
 80065d8:	802f      	strh	r7, [r5, #0]
 80065da:	e7e1      	b.n	80065a0 <eMBFuncReadWriteMultipleHoldingRegister+0x5e>
    eMBException    eStatus = MB_EX_NONE;
 80065dc:	2000      	movs	r0, #0
        }
    }
    return eStatus;
}
 80065de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80065e0:	2003      	movs	r0, #3
 80065e2:	e7fc      	b.n	80065de <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
 80065e4:	2003      	movs	r0, #3
 80065e6:	e7fa      	b.n	80065de <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
 80065e8:	2003      	movs	r0, #3
 80065ea:	e7f8      	b.n	80065de <eMBFuncReadWriteMultipleHoldingRegister+0x9c>

080065ec <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80065ec:	b570      	push	{r4, r5, r6, lr}
 80065ee:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80065f0:	880b      	ldrh	r3, [r1, #0]
 80065f2:	2b05      	cmp	r3, #5
 80065f4:	d001      	beq.n	80065fa <eMBFuncReadInputRegister+0xe>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80065f6:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80065f8:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80065fa:	7843      	ldrb	r3, [r0, #1]
 80065fc:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80065fe:	7881      	ldrb	r1, [r0, #2]
 8006600:	4319      	orrs	r1, r3
        usRegAddress++;
 8006602:	3101      	adds	r1, #1
 8006604:	b289      	uxth	r1, r1
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8006606:	78c5      	ldrb	r5, [r0, #3]
 8006608:	022d      	lsls	r5, r5, #8
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800660a:	7903      	ldrb	r3, [r0, #4]
 800660c:	431d      	orrs	r5, r3
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 800660e:	1e6b      	subs	r3, r5, #1
 8006610:	b29b      	uxth	r3, r3
        if( ( usRegCount >= 1 )
 8006612:	2b7b      	cmp	r3, #123	; 0x7b
 8006614:	d901      	bls.n	800661a <eMBFuncReadInputRegister+0x2e>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8006616:	2003      	movs	r0, #3
 8006618:	e7ee      	b.n	80065f8 <eMBFuncReadInputRegister+0xc>
            *usLen = MB_PDU_FUNC_OFF;
 800661a:	2300      	movs	r3, #0
 800661c:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 800661e:	3304      	adds	r3, #4
 8006620:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 8006622:	8823      	ldrh	r3, [r4, #0]
 8006624:	3301      	adds	r3, #1
 8006626:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8006628:	1c86      	adds	r6, r0, #2
 800662a:	006b      	lsls	r3, r5, #1
 800662c:	7043      	strb	r3, [r0, #1]
            *usLen += 1;
 800662e:	8823      	ldrh	r3, [r4, #0]
 8006630:	3301      	adds	r3, #1
 8006632:	8023      	strh	r3, [r4, #0]
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 8006634:	002a      	movs	r2, r5
 8006636:	0030      	movs	r0, r6
 8006638:	f7ff f874 	bl	8005724 <eMBRegInputCB>
            if( eRegStatus != MB_ENOERR )
 800663c:	2800      	cmp	r0, #0
 800663e:	d104      	bne.n	800664a <eMBFuncReadInputRegister+0x5e>
                *usLen += usRegCount * 2;
 8006640:	006d      	lsls	r5, r5, #1
 8006642:	8823      	ldrh	r3, [r4, #0]
 8006644:	195d      	adds	r5, r3, r5
 8006646:	8025      	strh	r5, [r4, #0]
 8006648:	e7d6      	b.n	80065f8 <eMBFuncReadInputRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 800664a:	f000 f80f 	bl	800666c <prveMBError2Exception>
 800664e:	e7d3      	b.n	80065f8 <eMBFuncReadInputRegister+0xc>

08006650 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8006650:	b570      	push	{r4, r5, r6, lr}
 8006652:	000d      	movs	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8006654:	3001      	adds	r0, #1
 8006656:	4904      	ldr	r1, [pc, #16]	; (8006668 <eMBFuncReportSlaveID+0x18>)
 8006658:	8c0c      	ldrh	r4, [r1, #32]
 800665a:	0022      	movs	r2, r4
 800665c:	f000 fc26 	bl	8006eac <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8006660:	3401      	adds	r4, #1
 8006662:	802c      	strh	r4, [r5, #0]
    return MB_EX_NONE;
}
 8006664:	2000      	movs	r0, #0
 8006666:	bd70      	pop	{r4, r5, r6, pc}
 8006668:	200001a8 	.word	0x200001a8

0800666c <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
 800666c:	2801      	cmp	r0, #1
 800666e:	d005      	beq.n	800667c <prveMBError2Exception+0x10>
 8006670:	2807      	cmp	r0, #7
 8006672:	d005      	beq.n	8006680 <prveMBError2Exception+0x14>
 8006674:	2800      	cmp	r0, #0
 8006676:	d000      	beq.n	800667a <prveMBError2Exception+0xe>
        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8006678:	2004      	movs	r0, #4
            break;
    }

    return eStatus;
}
 800667a:	4770      	bx	lr
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 800667c:	2002      	movs	r0, #2
 800667e:	e7fc      	b.n	800667a <prveMBError2Exception+0xe>
            eStatus = MB_EX_SLAVE_BUSY;
 8006680:	2006      	movs	r0, #6
 8006682:	e7fa      	b.n	800667a <prveMBError2Exception+0xe>

08006684 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8006684:	b570      	push	{r4, r5, r6, lr}
 8006686:	0005      	movs	r5, r0
 8006688:	0008      	movs	r0, r1
 800668a:	0011      	movs	r1, r2
 800668c:	001a      	movs	r2, r3
 800668e:	ac04      	add	r4, sp, #16
 8006690:	7823      	ldrb	r3, [r4, #0]
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8006692:	1e44      	subs	r4, r0, #1
 8006694:	b2e4      	uxtb	r4, r4
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8006696:	2cf6      	cmp	r4, #246	; 0xf6
 8006698:	d824      	bhi.n	80066e4 <eMBInit+0x60>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 800669a:	4c15      	ldr	r4, [pc, #84]	; (80066f0 <eMBInit+0x6c>)
 800669c:	7020      	strb	r0, [r4, #0]

        switch ( eMode )
 800669e:	2d00      	cmp	r5, #0
 80066a0:	d001      	beq.n	80066a6 <eMBInit+0x22>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 80066a2:	2402      	movs	r4, #2
 80066a4:	e01f      	b.n	80066e6 <eMBInit+0x62>
            pvMBFrameStartCur = eMBRTUStart;
 80066a6:	4d13      	ldr	r5, [pc, #76]	; (80066f4 <eMBInit+0x70>)
 80066a8:	6065      	str	r5, [r4, #4]
            pvMBFrameStopCur = eMBRTUStop;
 80066aa:	4d13      	ldr	r5, [pc, #76]	; (80066f8 <eMBInit+0x74>)
 80066ac:	60a5      	str	r5, [r4, #8]
            peMBFrameSendCur = eMBRTUSend;
 80066ae:	4d13      	ldr	r5, [pc, #76]	; (80066fc <eMBInit+0x78>)
 80066b0:	60e5      	str	r5, [r4, #12]
            peMBFrameReceiveCur = eMBRTUReceive;
 80066b2:	4d13      	ldr	r5, [pc, #76]	; (8006700 <eMBInit+0x7c>)
 80066b4:	6125      	str	r5, [r4, #16]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 80066b6:	2500      	movs	r5, #0
 80066b8:	6165      	str	r5, [r4, #20]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 80066ba:	4c12      	ldr	r4, [pc, #72]	; (8006704 <eMBInit+0x80>)
 80066bc:	4d12      	ldr	r5, [pc, #72]	; (8006708 <eMBInit+0x84>)
 80066be:	6025      	str	r5, [r4, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 80066c0:	4c12      	ldr	r4, [pc, #72]	; (800670c <eMBInit+0x88>)
 80066c2:	4d13      	ldr	r5, [pc, #76]	; (8006710 <eMBInit+0x8c>)
 80066c4:	6025      	str	r5, [r4, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 80066c6:	4c13      	ldr	r4, [pc, #76]	; (8006714 <eMBInit+0x90>)
 80066c8:	4d13      	ldr	r5, [pc, #76]	; (8006718 <eMBInit+0x94>)
 80066ca:	6025      	str	r5, [r4, #0]
            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 80066cc:	f000 f9e0 	bl	8006a90 <eMBRTUInit>
 80066d0:	1e04      	subs	r4, r0, #0
        }

        if( eStatus == MB_ENOERR )
 80066d2:	d108      	bne.n	80066e6 <eMBInit+0x62>
        {
            if( !xMBPortEventInit(  ) )
 80066d4:	f000 f8e4 	bl	80068a0 <xMBPortEventInit>
 80066d8:	2800      	cmp	r0, #0
 80066da:	d006      	beq.n	80066ea <eMBInit+0x66>
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
                eMBState = STATE_DISABLED;
 80066dc:	4b0f      	ldr	r3, [pc, #60]	; (800671c <eMBInit+0x98>)
 80066de:	2201      	movs	r2, #1
 80066e0:	701a      	strb	r2, [r3, #0]
 80066e2:	e000      	b.n	80066e6 <eMBInit+0x62>
        eStatus = MB_EINVAL;
 80066e4:	2402      	movs	r4, #2
            }
        }
    }
    return eStatus;
}
 80066e6:	0020      	movs	r0, r4
 80066e8:	bd70      	pop	{r4, r5, r6, pc}
                eStatus = MB_EPORTERR;
 80066ea:	2403      	movs	r4, #3
 80066ec:	e7fb      	b.n	80066e6 <eMBInit+0x62>
 80066ee:	46c0      	nop			; (mov r8, r8)
 80066f0:	200001cc 	.word	0x200001cc
 80066f4:	08006ae1 	.word	0x08006ae1
 80066f8:	08006b05 	.word	0x08006b05
 80066fc:	08006b91 	.word	0x08006b91
 8006700:	08006b1d 	.word	0x08006b1d
 8006704:	200004a8 	.word	0x200004a8
 8006708:	08006c01 	.word	0x08006c01
 800670c:	200004a0 	.word	0x200004a0
 8006710:	08006cb1 	.word	0x08006cb1
 8006714:	200004a4 	.word	0x200004a4
 8006718:	08006d39 	.word	0x08006d39
 800671c:	20000058 	.word	0x20000058

08006720 <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 8006720:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
 8006722:	4b07      	ldr	r3, [pc, #28]	; (8006740 <eMBEnable+0x20>)
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d001      	beq.n	800672e <eMBEnable+0xe>
        pvMBFrameStartCur(  );
        eMBState = STATE_ENABLED;
    }
    else
    {
        eStatus = MB_EILLSTATE;
 800672a:	2006      	movs	r0, #6
    }
    return eStatus;
}
 800672c:	bd10      	pop	{r4, pc}
        pvMBFrameStartCur(  );
 800672e:	4b05      	ldr	r3, [pc, #20]	; (8006744 <eMBEnable+0x24>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8006734:	4b02      	ldr	r3, [pc, #8]	; (8006740 <eMBEnable+0x20>)
 8006736:	2200      	movs	r2, #0
 8006738:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 800673a:	2000      	movs	r0, #0
 800673c:	e7f6      	b.n	800672c <eMBEnable+0xc>
 800673e:	46c0      	nop			; (mov r8, r8)
 8006740:	20000058 	.word	0x20000058
 8006744:	200001cc 	.word	0x200001cc

08006748 <eMBDisable>:

eMBErrorCode
eMBDisable( void )
{
 8006748:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
 800674a:	4b09      	ldr	r3, [pc, #36]	; (8006770 <eMBDisable+0x28>)
 800674c:	781c      	ldrb	r4, [r3, #0]
 800674e:	2c00      	cmp	r4, #0
 8006750:	d107      	bne.n	8006762 <eMBDisable+0x1a>
    {
        pvMBFrameStopCur(  );
 8006752:	4b08      	ldr	r3, [pc, #32]	; (8006774 <eMBDisable+0x2c>)
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	4798      	blx	r3
        eMBState = STATE_DISABLED;
 8006758:	4b05      	ldr	r3, [pc, #20]	; (8006770 <eMBDisable+0x28>)
 800675a:	2201      	movs	r2, #1
 800675c:	701a      	strb	r2, [r3, #0]
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
 800675e:	0020      	movs	r0, r4
 8006760:	bd10      	pop	{r4, pc}
    else if( eMBState == STATE_DISABLED )
 8006762:	2c01      	cmp	r4, #1
 8006764:	d001      	beq.n	800676a <eMBDisable+0x22>
        eStatus = MB_EILLSTATE;
 8006766:	2406      	movs	r4, #6
 8006768:	e7f9      	b.n	800675e <eMBDisable+0x16>
        eStatus = MB_ENOERR;
 800676a:	2400      	movs	r4, #0
 800676c:	e7f7      	b.n	800675e <eMBDisable+0x16>
 800676e:	46c0      	nop			; (mov r8, r8)
 8006770:	20000058 	.word	0x20000058
 8006774:	200001cc 	.word	0x200001cc

08006778 <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
 8006778:	b530      	push	{r4, r5, lr}
 800677a:	b083      	sub	sp, #12
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 800677c:	4b36      	ldr	r3, [pc, #216]	; (8006858 <eMBPoll+0xe0>)
 800677e:	781c      	ldrb	r4, [r3, #0]
 8006780:	2c00      	cmp	r4, #0
 8006782:	d162      	bne.n	800684a <eMBPoll+0xd2>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8006784:	466b      	mov	r3, sp
 8006786:	1dd8      	adds	r0, r3, #7
 8006788:	f000 f89a 	bl	80068c0 <xMBPortEventGet>
 800678c:	2801      	cmp	r0, #1
 800678e:	d002      	beq.n	8006796 <eMBPoll+0x1e>
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
 8006790:	0020      	movs	r0, r4
 8006792:	b003      	add	sp, #12
 8006794:	bd30      	pop	{r4, r5, pc}
        switch ( eEvent )
 8006796:	466b      	mov	r3, sp
 8006798:	3307      	adds	r3, #7
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	2b01      	cmp	r3, #1
 800679e:	d00b      	beq.n	80067b8 <eMBPoll+0x40>
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d1f5      	bne.n	8006790 <eMBPoll+0x18>
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 80067a4:	4b2d      	ldr	r3, [pc, #180]	; (800685c <eMBPoll+0xe4>)
 80067a6:	69d8      	ldr	r0, [r3, #28]
 80067a8:	7805      	ldrb	r5, [r0, #0]
 80067aa:	2221      	movs	r2, #33	; 0x21
 80067ac:	549d      	strb	r5, [r3, r2]
            eException = MB_EX_ILLEGAL_FUNCTION;
 80067ae:	3201      	adds	r2, #1
 80067b0:	2101      	movs	r1, #1
 80067b2:	5499      	strb	r1, [r3, r2]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 80067b4:	2300      	movs	r3, #0
 80067b6:	e018      	b.n	80067ea <eMBPoll+0x72>
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 80067b8:	4b28      	ldr	r3, [pc, #160]	; (800685c <eMBPoll+0xe4>)
 80067ba:	001a      	movs	r2, r3
 80067bc:	3218      	adds	r2, #24
 80067be:	0019      	movs	r1, r3
 80067c0:	311c      	adds	r1, #28
 80067c2:	0018      	movs	r0, r3
 80067c4:	3020      	adds	r0, #32
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	4798      	blx	r3
 80067ca:	1e05      	subs	r5, r0, #0
            if( eStatus == MB_ENOERR )
 80067cc:	d1e0      	bne.n	8006790 <eMBPoll+0x18>
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 80067ce:	4b23      	ldr	r3, [pc, #140]	; (800685c <eMBPoll+0xe4>)
 80067d0:	2220      	movs	r2, #32
 80067d2:	5c9a      	ldrb	r2, [r3, r2]
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d001      	beq.n	80067de <eMBPoll+0x66>
 80067da:	2a00      	cmp	r2, #0
 80067dc:	d137      	bne.n	800684e <eMBPoll+0xd6>
                    ( void )xMBPortEventPost( EV_EXECUTE );
 80067de:	2002      	movs	r0, #2
 80067e0:	f000 f866 	bl	80068b0 <xMBPortEventPost>
    return MB_ENOERR;
 80067e4:	002c      	movs	r4, r5
 80067e6:	e7d3      	b.n	8006790 <eMBPoll+0x18>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 80067e8:	3301      	adds	r3, #1
 80067ea:	2b0f      	cmp	r3, #15
 80067ec:	dc0f      	bgt.n	800680e <eMBPoll+0x96>
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 80067ee:	00da      	lsls	r2, r3, #3
 80067f0:	491b      	ldr	r1, [pc, #108]	; (8006860 <eMBPoll+0xe8>)
 80067f2:	5c52      	ldrb	r2, [r2, r1]
 80067f4:	2a00      	cmp	r2, #0
 80067f6:	d00a      	beq.n	800680e <eMBPoll+0x96>
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 80067f8:	4295      	cmp	r5, r2
 80067fa:	d1f5      	bne.n	80067e8 <eMBPoll+0x70>
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 80067fc:	00db      	lsls	r3, r3, #3
 80067fe:	18cb      	adds	r3, r1, r3
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	4d16      	ldr	r5, [pc, #88]	; (800685c <eMBPoll+0xe4>)
 8006804:	0029      	movs	r1, r5
 8006806:	3118      	adds	r1, #24
 8006808:	4798      	blx	r3
 800680a:	2322      	movs	r3, #34	; 0x22
 800680c:	54e8      	strb	r0, [r5, r3]
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 800680e:	4a13      	ldr	r2, [pc, #76]	; (800685c <eMBPoll+0xe4>)
 8006810:	2320      	movs	r3, #32
 8006812:	5cd3      	ldrb	r3, [r2, r3]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d01c      	beq.n	8006852 <eMBPoll+0xda>
                if( eException != MB_EX_NONE )
 8006818:	2322      	movs	r3, #34	; 0x22
 800681a:	5cd2      	ldrb	r2, [r2, r3]
 800681c:	2a00      	cmp	r2, #0
 800681e:	d00d      	beq.n	800683c <eMBPoll+0xc4>
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8006820:	4b0e      	ldr	r3, [pc, #56]	; (800685c <eMBPoll+0xe4>)
 8006822:	2121      	movs	r1, #33	; 0x21
 8006824:	5c58      	ldrb	r0, [r3, r1]
 8006826:	3920      	subs	r1, #32
 8006828:	8319      	strh	r1, [r3, #24]
 800682a:	3981      	subs	r1, #129	; 0x81
 800682c:	4301      	orrs	r1, r0
 800682e:	69d8      	ldr	r0, [r3, #28]
 8006830:	7001      	strb	r1, [r0, #0]
                    ucMBFrame[usLength++] = eException;
 8006832:	69d8      	ldr	r0, [r3, #28]
 8006834:	8b19      	ldrh	r1, [r3, #24]
 8006836:	1c4d      	adds	r5, r1, #1
 8006838:	831d      	strh	r5, [r3, #24]
 800683a:	5442      	strb	r2, [r0, r1]
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 800683c:	4b07      	ldr	r3, [pc, #28]	; (800685c <eMBPoll+0xe4>)
 800683e:	8b1a      	ldrh	r2, [r3, #24]
 8006840:	69d9      	ldr	r1, [r3, #28]
 8006842:	7818      	ldrb	r0, [r3, #0]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	4798      	blx	r3
 8006848:	e7a2      	b.n	8006790 <eMBPoll+0x18>
        return MB_EILLSTATE;
 800684a:	2406      	movs	r4, #6
 800684c:	e7a0      	b.n	8006790 <eMBPoll+0x18>
    return MB_ENOERR;
 800684e:	0004      	movs	r4, r0
 8006850:	e79e      	b.n	8006790 <eMBPoll+0x18>
 8006852:	001c      	movs	r4, r3
 8006854:	e79c      	b.n	8006790 <eMBPoll+0x18>
 8006856:	46c0      	nop			; (mov r8, r8)
 8006858:	20000058 	.word	0x20000058
 800685c:	200001cc 	.word	0x200001cc
 8006860:	2000005c 	.word	0x2000005c

08006864 <EnterCriticalSection>:
  __ASM volatile ("cpsid i" : : : "memory");
 8006864:	b672      	cpsid	i

/*----------------------------------------------------------------------------*/
void EnterCriticalSection()
{
  __disable_irq();
  lockCounter++;
 8006866:	4a02      	ldr	r2, [pc, #8]	; (8006870 <EnterCriticalSection+0xc>)
 8006868:	6813      	ldr	r3, [r2, #0]
 800686a:	3301      	adds	r3, #1
 800686c:	6013      	str	r3, [r2, #0]
}
 800686e:	4770      	bx	lr
 8006870:	200001f0 	.word	0x200001f0

08006874 <ExitCriticalSection>:


/*----------------------------------------------------------------------------*/
void ExitCriticalSection()
{
  lockCounter--;
 8006874:	4a03      	ldr	r2, [pc, #12]	; (8006884 <ExitCriticalSection+0x10>)
 8006876:	6813      	ldr	r3, [r2, #0]
 8006878:	3b01      	subs	r3, #1
 800687a:	6013      	str	r3, [r2, #0]

  if (lockCounter == 0)
 800687c:	2b00      	cmp	r3, #0
 800687e:	d100      	bne.n	8006882 <ExitCriticalSection+0xe>
  __ASM volatile ("cpsie i" : : : "memory");
 8006880:	b662      	cpsie	i
  {
    __enable_irq();
  }
}
 8006882:	4770      	bx	lr
 8006884:	200001f0 	.word	0x200001f0

08006888 <MT_PORT_SetTimerModule>:


/*----------------------------------------------------------------------------*/\
void MT_PORT_SetTimerModule(TIM_HandleTypeDef* timer)
{
  modbusTimer = timer;
 8006888:	4b01      	ldr	r3, [pc, #4]	; (8006890 <MT_PORT_SetTimerModule+0x8>)
 800688a:	6018      	str	r0, [r3, #0]
}
 800688c:	4770      	bx	lr
 800688e:	46c0      	nop			; (mov r8, r8)
 8006890:	200004b8 	.word	0x200004b8

08006894 <MT_PORT_SetUartModule>:


/*----------------------------------------------------------------------------*/\
void MT_PORT_SetUartModule(UART_HandleTypeDef* uart)
{
  modbusUart = uart;
 8006894:	4b01      	ldr	r3, [pc, #4]	; (800689c <MT_PORT_SetUartModule+0x8>)
 8006896:	6018      	str	r0, [r3, #0]
}
 8006898:	4770      	bx	lr
 800689a:	46c0      	nop			; (mov r8, r8)
 800689c:	200004b4 	.word	0x200004b4

080068a0 <xMBPortEventInit>:
/* ----------------------- Start implementation -----------------------------*/

/*----------------------------------------------------------------------------*/
BOOL xMBPortEventInit(void)
{
  xEventInQueue = FALSE;
 80068a0:	4b02      	ldr	r3, [pc, #8]	; (80068ac <xMBPortEventInit+0xc>)
 80068a2:	2200      	movs	r2, #0
 80068a4:	701a      	strb	r2, [r3, #0]
  return TRUE;
}
 80068a6:	2001      	movs	r0, #1
 80068a8:	4770      	bx	lr
 80068aa:	46c0      	nop			; (mov r8, r8)
 80068ac:	200001f4 	.word	0x200001f4

080068b0 <xMBPortEventPost>:


/*----------------------------------------------------------------------------*/
BOOL xMBPortEventPost(eMBEventType eEvent)
{
  xEventInQueue = TRUE;
 80068b0:	4b02      	ldr	r3, [pc, #8]	; (80068bc <xMBPortEventPost+0xc>)
 80068b2:	2201      	movs	r2, #1
 80068b4:	701a      	strb	r2, [r3, #0]
  eQueuedEvent = eEvent;
 80068b6:	7058      	strb	r0, [r3, #1]
  return TRUE;
}
 80068b8:	2001      	movs	r0, #1
 80068ba:	4770      	bx	lr
 80068bc:	200001f4 	.word	0x200001f4

080068c0 <xMBPortEventGet>:



/*----------------------------------------------------------------------------*/
BOOL xMBPortEventGet(eMBEventType * eEvent)
{
 80068c0:	0003      	movs	r3, r0
  BOOL xEventHappened = FALSE;

  if( xEventInQueue )
 80068c2:	4a05      	ldr	r2, [pc, #20]	; (80068d8 <xMBPortEventGet+0x18>)
 80068c4:	7810      	ldrb	r0, [r2, #0]
 80068c6:	2800      	cmp	r0, #0
 80068c8:	d004      	beq.n	80068d4 <xMBPortEventGet+0x14>
  {
    *eEvent = eQueuedEvent;
 80068ca:	7851      	ldrb	r1, [r2, #1]
 80068cc:	7019      	strb	r1, [r3, #0]
    xEventInQueue = FALSE;
 80068ce:	2300      	movs	r3, #0
 80068d0:	7013      	strb	r3, [r2, #0]
    xEventHappened = TRUE;
 80068d2:	2001      	movs	r0, #1
  }

  return xEventHappened;
}
 80068d4:	4770      	bx	lr
 80068d6:	46c0      	nop			; (mov r8, r8)
 80068d8:	200001f4 	.word	0x200001f4

080068dc <prvvUARTTxReadyISR>:



/* --------------------------------------------------------------------------*/
static void prvvUARTTxReadyISR(void)
{
 80068dc:	b510      	push	{r4, lr}
  pxMBFrameCBTransmitterEmpty();
 80068de:	4b02      	ldr	r3, [pc, #8]	; (80068e8 <prvvUARTTxReadyISR+0xc>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4798      	blx	r3
}
 80068e4:	bd10      	pop	{r4, pc}
 80068e6:	46c0      	nop			; (mov r8, r8)
 80068e8:	200004a0 	.word	0x200004a0

080068ec <prvvUARTRxISR>:



/* --------------------------------------------------------------------------*/
static void prvvUARTRxISR(void)
{
 80068ec:	b510      	push	{r4, lr}
  pxMBFrameCBByteReceived();
 80068ee:	4b02      	ldr	r3, [pc, #8]	; (80068f8 <prvvUARTRxISR+0xc>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4798      	blx	r3
}
 80068f4:	bd10      	pop	{r4, pc}
 80068f6:	46c0      	nop			; (mov r8, r8)
 80068f8:	200004a8 	.word	0x200004a8

080068fc <vMBPortSerialEnable>:
{
 80068fc:	b510      	push	{r4, lr}
 80068fe:	000c      	movs	r4, r1
  if (xRxEnable == FALSE)
 8006900:	2800      	cmp	r0, #0
 8006902:	d10b      	bne.n	800691c <vMBPortSerialEnable+0x20>
    HAL_UART_AbortReceive_IT(modbusUart);
 8006904:	4b0d      	ldr	r3, [pc, #52]	; (800693c <vMBPortSerialEnable+0x40>)
 8006906:	6818      	ldr	r0, [r3, #0]
 8006908:	f7fd fb7c 	bl	8004004 <HAL_UART_AbortReceive_IT>
  if (xTxEnable == FALSE)
 800690c:	2c00      	cmp	r4, #0
 800690e:	d00c      	beq.n	800692a <vMBPortSerialEnable+0x2e>
    if (modbusUart->gState == HAL_UART_STATE_READY)
 8006910:	4b0a      	ldr	r3, [pc, #40]	; (800693c <vMBPortSerialEnable+0x40>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006916:	2b20      	cmp	r3, #32
 8006918:	d00c      	beq.n	8006934 <vMBPortSerialEnable+0x38>
}
 800691a:	bd10      	pop	{r4, pc}
    HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 800691c:	4b07      	ldr	r3, [pc, #28]	; (800693c <vMBPortSerialEnable+0x40>)
 800691e:	6818      	ldr	r0, [r3, #0]
 8006920:	2201      	movs	r2, #1
 8006922:	4907      	ldr	r1, [pc, #28]	; (8006940 <vMBPortSerialEnable+0x44>)
 8006924:	f7fe f8bc 	bl	8004aa0 <HAL_UART_Receive_IT>
 8006928:	e7f0      	b.n	800690c <vMBPortSerialEnable+0x10>
    HAL_UART_AbortTransmit_IT(modbusUart);
 800692a:	4b04      	ldr	r3, [pc, #16]	; (800693c <vMBPortSerialEnable+0x40>)
 800692c:	6818      	ldr	r0, [r3, #0]
 800692e:	f7fd fb19 	bl	8003f64 <HAL_UART_AbortTransmit_IT>
 8006932:	e7f2      	b.n	800691a <vMBPortSerialEnable+0x1e>
      prvvUARTTxReadyISR();
 8006934:	f7ff ffd2 	bl	80068dc <prvvUARTTxReadyISR>
}
 8006938:	e7ef      	b.n	800691a <vMBPortSerialEnable+0x1e>
 800693a:	46c0      	nop			; (mov r8, r8)
 800693c:	200004b4 	.word	0x200004b4
 8006940:	200001f6 	.word	0x200001f6

08006944 <xMBPortSerialInit>:
}
 8006944:	2001      	movs	r0, #1
 8006946:	4770      	bx	lr

08006948 <xMBPortSerialPutByte>:
{
 8006948:	b510      	push	{r4, lr}
  txByte = ucByte;
 800694a:	4906      	ldr	r1, [pc, #24]	; (8006964 <xMBPortSerialPutByte+0x1c>)
 800694c:	7048      	strb	r0, [r1, #1]
  GPIOA->BSRR = GPIO_BSRR_BS_0;
 800694e:	2390      	movs	r3, #144	; 0x90
 8006950:	05db      	lsls	r3, r3, #23
 8006952:	2201      	movs	r2, #1
 8006954:	619a      	str	r2, [r3, #24]
  HAL_UART_Transmit_IT(modbusUart, &txByte, 1);
 8006956:	3101      	adds	r1, #1
 8006958:	4b03      	ldr	r3, [pc, #12]	; (8006968 <xMBPortSerialPutByte+0x20>)
 800695a:	6818      	ldr	r0, [r3, #0]
 800695c:	f7fd faa2 	bl	8003ea4 <HAL_UART_Transmit_IT>
}
 8006960:	2001      	movs	r0, #1
 8006962:	bd10      	pop	{r4, pc}
 8006964:	200001f6 	.word	0x200001f6
 8006968:	200004b4 	.word	0x200004b4

0800696c <xMBPortSerialGetByte>:
{
 800696c:	b510      	push	{r4, lr}
  *pucByte = rxByte;
 800696e:	4905      	ldr	r1, [pc, #20]	; (8006984 <xMBPortSerialGetByte+0x18>)
 8006970:	780b      	ldrb	r3, [r1, #0]
 8006972:	7003      	strb	r3, [r0, #0]
  HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 8006974:	4b04      	ldr	r3, [pc, #16]	; (8006988 <xMBPortSerialGetByte+0x1c>)
 8006976:	6818      	ldr	r0, [r3, #0]
 8006978:	2201      	movs	r2, #1
 800697a:	f7fe f891 	bl	8004aa0 <HAL_UART_Receive_IT>
}
 800697e:	2001      	movs	r0, #1
 8006980:	bd10      	pop	{r4, pc}
 8006982:	46c0      	nop			; (mov r8, r8)
 8006984:	200001f6 	.word	0x200001f6
 8006988:	200004b4 	.word	0x200004b4

0800698c <HAL_UART_TxCpltCallback>:



/* --------------------------------------------------------------------------*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800698c:	b510      	push	{r4, lr}
  if (huart->Instance == modbusUart->Instance)
 800698e:	6802      	ldr	r2, [r0, #0]
 8006990:	4b07      	ldr	r3, [pc, #28]	; (80069b0 <HAL_UART_TxCpltCallback+0x24>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	429a      	cmp	r2, r3
 8006998:	d000      	beq.n	800699c <HAL_UART_TxCpltCallback+0x10>
  {
	GPIOA->BSRR |= GPIO_BSRR_BR_0;
    prvvUARTTxReadyISR();

  }
}
 800699a:	bd10      	pop	{r4, pc}
	GPIOA->BSRR |= GPIO_BSRR_BR_0;
 800699c:	2290      	movs	r2, #144	; 0x90
 800699e:	05d2      	lsls	r2, r2, #23
 80069a0:	6991      	ldr	r1, [r2, #24]
 80069a2:	2380      	movs	r3, #128	; 0x80
 80069a4:	025b      	lsls	r3, r3, #9
 80069a6:	430b      	orrs	r3, r1
 80069a8:	6193      	str	r3, [r2, #24]
    prvvUARTTxReadyISR();
 80069aa:	f7ff ff97 	bl	80068dc <prvvUARTTxReadyISR>
}
 80069ae:	e7f4      	b.n	800699a <HAL_UART_TxCpltCallback+0xe>
 80069b0:	200004b4 	.word	0x200004b4

080069b4 <HAL_UART_RxCpltCallback>:



/* --------------------------------------------------------------------------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80069b4:	b510      	push	{r4, lr}
  if (huart->Instance == modbusUart->Instance)
 80069b6:	6802      	ldr	r2, [r0, #0]
 80069b8:	4b04      	ldr	r3, [pc, #16]	; (80069cc <HAL_UART_RxCpltCallback+0x18>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d000      	beq.n	80069c4 <HAL_UART_RxCpltCallback+0x10>
  {
    prvvUARTRxISR();

  }
}
 80069c2:	bd10      	pop	{r4, pc}
    prvvUARTRxISR();
 80069c4:	f7ff ff92 	bl	80068ec <prvvUARTRxISR>
}
 80069c8:	e7fb      	b.n	80069c2 <HAL_UART_RxCpltCallback+0xe>
 80069ca:	46c0      	nop			; (mov r8, r8)
 80069cc:	200004b4 	.word	0x200004b4

080069d0 <prvvTIMERExpiredISR>:



/* --------------------------------------------------------------------------*/
static void prvvTIMERExpiredISR(void)
{
 80069d0:	b510      	push	{r4, lr}
    (void)pxMBPortCBTimerExpired();
 80069d2:	4b02      	ldr	r3, [pc, #8]	; (80069dc <prvvTIMERExpiredISR+0xc>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4798      	blx	r3
}
 80069d8:	bd10      	pop	{r4, pc}
 80069da:	46c0      	nop			; (mov r8, r8)
 80069dc:	200004a4 	.word	0x200004a4

080069e0 <xMBPortTimersInit>:
  timerPeriod = usTim1Timerout50us;
 80069e0:	4b01      	ldr	r3, [pc, #4]	; (80069e8 <xMBPortTimersInit+0x8>)
 80069e2:	8018      	strh	r0, [r3, #0]
}
 80069e4:	2001      	movs	r0, #1
 80069e6:	4770      	bx	lr
 80069e8:	200001f8 	.word	0x200001f8

080069ec <vMBPortTimersEnable>:
{
 80069ec:	b510      	push	{r4, lr}
  timerCounter = 0;
 80069ee:	4b04      	ldr	r3, [pc, #16]	; (8006a00 <vMBPortTimersEnable+0x14>)
 80069f0:	2200      	movs	r2, #0
 80069f2:	805a      	strh	r2, [r3, #2]
  HAL_TIM_Base_Start_IT(modbusTimer);
 80069f4:	4b03      	ldr	r3, [pc, #12]	; (8006a04 <vMBPortTimersEnable+0x18>)
 80069f6:	6818      	ldr	r0, [r3, #0]
 80069f8:	f7fd f856 	bl	8003aa8 <HAL_TIM_Base_Start_IT>
}
 80069fc:	bd10      	pop	{r4, pc}
 80069fe:	46c0      	nop			; (mov r8, r8)
 8006a00:	200001f8 	.word	0x200001f8
 8006a04:	200004b8 	.word	0x200004b8

08006a08 <vMBPortTimersDisable>:
{
 8006a08:	b510      	push	{r4, lr}
  HAL_TIM_Base_Stop_IT(modbusTimer);
 8006a0a:	4b02      	ldr	r3, [pc, #8]	; (8006a14 <vMBPortTimersDisable+0xc>)
 8006a0c:	6818      	ldr	r0, [r3, #0]
 8006a0e:	f7fd f87d 	bl	8003b0c <HAL_TIM_Base_Stop_IT>
}
 8006a12:	bd10      	pop	{r4, pc}
 8006a14:	200004b8 	.word	0x200004b8

08006a18 <HAL_TIM_PeriodElapsedCallback>:



/* --------------------------------------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a18:	b510      	push	{r4, lr}
 8006a1a:	0004      	movs	r4, r0
  if (htim->Instance == modbusTimer->Instance)
 8006a1c:	4b0c      	ldr	r3, [pc, #48]	; (8006a50 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	6802      	ldr	r2, [r0, #0]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d004      	beq.n	8006a32 <HAL_TIM_PeriodElapsedCallback+0x1a>
    if (timerCounter == timerPeriod)
    {
      prvvTIMERExpiredISR();
    }
  }
  if (htim->Instance == TIM6) {
 8006a28:	6822      	ldr	r2, [r4, #0]
 8006a2a:	4b0a      	ldr	r3, [pc, #40]	; (8006a54 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d00b      	beq.n	8006a48 <HAL_TIM_PeriodElapsedCallback+0x30>
    HAL_IncTick();
  }
}
 8006a30:	bd10      	pop	{r4, pc}
    timerCounter++;
 8006a32:	4a09      	ldr	r2, [pc, #36]	; (8006a58 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8006a34:	8853      	ldrh	r3, [r2, #2]
 8006a36:	3301      	adds	r3, #1
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	8053      	strh	r3, [r2, #2]
    if (timerCounter == timerPeriod)
 8006a3c:	8812      	ldrh	r2, [r2, #0]
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d1f2      	bne.n	8006a28 <HAL_TIM_PeriodElapsedCallback+0x10>
      prvvTIMERExpiredISR();
 8006a42:	f7ff ffc5 	bl	80069d0 <prvvTIMERExpiredISR>
 8006a46:	e7ef      	b.n	8006a28 <HAL_TIM_PeriodElapsedCallback+0x10>
    HAL_IncTick();
 8006a48:	f7fc fa22 	bl	8002e90 <HAL_IncTick>
}
 8006a4c:	e7f0      	b.n	8006a30 <HAL_TIM_PeriodElapsedCallback+0x18>
 8006a4e:	46c0      	nop			; (mov r8, r8)
 8006a50:	200004b8 	.word	0x200004b8
 8006a54:	40001000 	.word	0x40001000
 8006a58:	200001f8 	.word	0x200001f8

08006a5c <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 8006a5c:	b530      	push	{r4, r5, lr}
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
 8006a5e:	24ff      	movs	r4, #255	; 0xff
    UCHAR           ucCRCHi = 0xFF;
 8006a60:	25ff      	movs	r5, #255	; 0xff
    int             iIndex;

    while( usLen-- )
 8006a62:	1e4a      	subs	r2, r1, #1
 8006a64:	b292      	uxth	r2, r2
 8006a66:	2900      	cmp	r1, #0
 8006a68:	d009      	beq.n	8006a7e <usMBCRC16+0x22>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 8006a6a:	7803      	ldrb	r3, [r0, #0]
 8006a6c:	4063      	eors	r3, r4
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8006a6e:	4906      	ldr	r1, [pc, #24]	; (8006a88 <usMBCRC16+0x2c>)
 8006a70:	5ccc      	ldrb	r4, [r1, r3]
 8006a72:	406c      	eors	r4, r5
        ucCRCHi = aucCRCLo[iIndex];
 8006a74:	4905      	ldr	r1, [pc, #20]	; (8006a8c <usMBCRC16+0x30>)
 8006a76:	5ccd      	ldrb	r5, [r1, r3]
    while( usLen-- )
 8006a78:	0011      	movs	r1, r2
        iIndex = ucCRCLo ^ *( pucFrame++ );
 8006a7a:	3001      	adds	r0, #1
 8006a7c:	e7f1      	b.n	8006a62 <usMBCRC16+0x6>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 8006a7e:	0228      	lsls	r0, r5, #8
 8006a80:	4320      	orrs	r0, r4
 8006a82:	b280      	uxth	r0, r0
}
 8006a84:	bd30      	pop	{r4, r5, pc}
 8006a86:	46c0      	nop			; (mov r8, r8)
 8006a88:	08008828 	.word	0x08008828
 8006a8c:	08008728 	.word	0x08008728

08006a90 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8006a90:	b570      	push	{r4, r5, r6, lr}
 8006a92:	000d      	movs	r5, r1
 8006a94:	0014      	movs	r4, r2
 8006a96:	001e      	movs	r6, r3
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 8006a98:	f7ff fee4 	bl	8006864 <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 8006a9c:	0033      	movs	r3, r6
 8006a9e:	2208      	movs	r2, #8
 8006aa0:	0021      	movs	r1, r4
 8006aa2:	0028      	movs	r0, r5
 8006aa4:	f7ff ff4e 	bl	8006944 <xMBPortSerialInit>
 8006aa8:	2801      	cmp	r0, #1
 8006aaa:	d004      	beq.n	8006ab6 <eMBRTUInit+0x26>
    {
        eStatus = MB_EPORTERR;
 8006aac:	2403      	movs	r4, #3
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8006aae:	f7ff fee1 	bl	8006874 <ExitCriticalSection>

    return eStatus;
}
 8006ab2:	0020      	movs	r0, r4
 8006ab4:	bd70      	pop	{r4, r5, r6, pc}
        if( ulBaudRate > 19200 )
 8006ab6:	2396      	movs	r3, #150	; 0x96
 8006ab8:	01db      	lsls	r3, r3, #7
 8006aba:	429c      	cmp	r4, r3
 8006abc:	d80a      	bhi.n	8006ad4 <eMBRTUInit+0x44>
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8006abe:	0061      	lsls	r1, r4, #1
 8006ac0:	4806      	ldr	r0, [pc, #24]	; (8006adc <eMBRTUInit+0x4c>)
 8006ac2:	f7f9 fb2b 	bl	800011c <__udivsi3>
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8006ac6:	b280      	uxth	r0, r0
 8006ac8:	f7ff ff8a 	bl	80069e0 <xMBPortTimersInit>
 8006acc:	2801      	cmp	r0, #1
 8006ace:	d003      	beq.n	8006ad8 <eMBRTUInit+0x48>
            eStatus = MB_EPORTERR;
 8006ad0:	2403      	movs	r4, #3
 8006ad2:	e7ec      	b.n	8006aae <eMBRTUInit+0x1e>
            usTimerT35_50us = 35;       /* 1800us. */
 8006ad4:	2023      	movs	r0, #35	; 0x23
 8006ad6:	e7f6      	b.n	8006ac6 <eMBRTUInit+0x36>
    eMBErrorCode    eStatus = MB_ENOERR;
 8006ad8:	2400      	movs	r4, #0
 8006ada:	e7e8      	b.n	8006aae <eMBRTUInit+0x1e>
 8006adc:	00177fa0 	.word	0x00177fa0

08006ae0 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8006ae0:	b510      	push	{r4, lr}
    ENTER_CRITICAL_SECTION(  );
 8006ae2:	f7ff febf 	bl	8006864 <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 8006ae6:	4b06      	ldr	r3, [pc, #24]	; (8006b00 <eMBRTUStart+0x20>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 8006aec:	2100      	movs	r1, #0
 8006aee:	2001      	movs	r0, #1
 8006af0:	f7ff ff04 	bl	80068fc <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 8006af4:	f7ff ff7a 	bl	80069ec <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 8006af8:	f7ff febc 	bl	8006874 <ExitCriticalSection>
}
 8006afc:	bd10      	pop	{r4, pc}
 8006afe:	46c0      	nop			; (mov r8, r8)
 8006b00:	200001fc 	.word	0x200001fc

08006b04 <eMBRTUStop>:

void
eMBRTUStop( void )
{
 8006b04:	b510      	push	{r4, lr}
    ENTER_CRITICAL_SECTION(  );
 8006b06:	f7ff fead 	bl	8006864 <EnterCriticalSection>
    vMBPortSerialEnable( FALSE, FALSE );
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	f7ff fef5 	bl	80068fc <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 8006b12:	f7ff ff79 	bl	8006a08 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 8006b16:	f7ff fead 	bl	8006874 <ExitCriticalSection>
}
 8006b1a:	bd10      	pop	{r4, pc}

08006b1c <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8006b1c:	b570      	push	{r4, r5, r6, lr}
 8006b1e:	0005      	movs	r5, r0
 8006b20:	000e      	movs	r6, r1
 8006b22:	0014      	movs	r4, r2
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
 8006b24:	f7ff fe9e 	bl	8006864 <EnterCriticalSection>
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 8006b28:	4b14      	ldr	r3, [pc, #80]	; (8006b7c <eMBRTUReceive+0x60>)
 8006b2a:	885b      	ldrh	r3, [r3, #2]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	2bff      	cmp	r3, #255	; 0xff
 8006b30:	d809      	bhi.n	8006b46 <eMBRTUReceive+0x2a>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8006b32:	4b12      	ldr	r3, [pc, #72]	; (8006b7c <eMBRTUReceive+0x60>)
 8006b34:	885b      	ldrh	r3, [r3, #2]
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	2b03      	cmp	r3, #3
 8006b3a:	d80a      	bhi.n	8006b52 <eMBRTUReceive+0x36>
        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
    }
    else
    {
        eStatus = MB_EIO;
 8006b3c:	2405      	movs	r4, #5
    }

    EXIT_CRITICAL_SECTION(  );
 8006b3e:	f7ff fe99 	bl	8006874 <ExitCriticalSection>
    return eStatus;
}
 8006b42:	0020      	movs	r0, r4
 8006b44:	bd70      	pop	{r4, r5, r6, pc}
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 8006b46:	4b0e      	ldr	r3, [pc, #56]	; (8006b80 <eMBRTUReceive+0x64>)
 8006b48:	4a0e      	ldr	r2, [pc, #56]	; (8006b84 <eMBRTUReceive+0x68>)
 8006b4a:	219b      	movs	r1, #155	; 0x9b
 8006b4c:	480e      	ldr	r0, [pc, #56]	; (8006b88 <eMBRTUReceive+0x6c>)
 8006b4e:	f000 f95b 	bl	8006e08 <__assert_func>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 8006b52:	4b0a      	ldr	r3, [pc, #40]	; (8006b7c <eMBRTUReceive+0x60>)
 8006b54:	8859      	ldrh	r1, [r3, #2]
 8006b56:	b289      	uxth	r1, r1
 8006b58:	480c      	ldr	r0, [pc, #48]	; (8006b8c <eMBRTUReceive+0x70>)
 8006b5a:	f7ff ff7f 	bl	8006a5c <usMBCRC16>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	d10a      	bne.n	8006b78 <eMBRTUReceive+0x5c>
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 8006b62:	4b0a      	ldr	r3, [pc, #40]	; (8006b8c <eMBRTUReceive+0x70>)
 8006b64:	781a      	ldrb	r2, [r3, #0]
 8006b66:	702a      	strb	r2, [r5, #0]
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8006b68:	4a04      	ldr	r2, [pc, #16]	; (8006b7c <eMBRTUReceive+0x60>)
 8006b6a:	8852      	ldrh	r2, [r2, #2]
 8006b6c:	3a03      	subs	r2, #3
 8006b6e:	8022      	strh	r2, [r4, #0]
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8006b70:	3301      	adds	r3, #1
 8006b72:	6033      	str	r3, [r6, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8006b74:	2400      	movs	r4, #0
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8006b76:	e7e2      	b.n	8006b3e <eMBRTUReceive+0x22>
        eStatus = MB_EIO;
 8006b78:	2405      	movs	r4, #5
 8006b7a:	e7e0      	b.n	8006b3e <eMBRTUReceive+0x22>
 8006b7c:	200001fc 	.word	0x200001fc
 8006b80:	08008ae0 	.word	0x08008ae0
 8006b84:	08008928 	.word	0x08008928
 8006b88:	08008b08 	.word	0x08008b08
 8006b8c:	200004bc 	.word	0x200004bc

08006b90 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8006b90:	b570      	push	{r4, r5, r6, lr}
 8006b92:	0006      	movs	r6, r0
 8006b94:	000c      	movs	r4, r1
 8006b96:	0015      	movs	r5, r2
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 8006b98:	f7ff fe64 	bl	8006864 <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 8006b9c:	4b16      	ldr	r3, [pc, #88]	; (8006bf8 <eMBRTUSend+0x68>)
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d004      	beq.n	8006bae <eMBRTUSend+0x1e>
        eSndState = STATE_TX_XMIT;
        vMBPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
 8006ba4:	2405      	movs	r4, #5
    }
    EXIT_CRITICAL_SECTION(  );
 8006ba6:	f7ff fe65 	bl	8006874 <ExitCriticalSection>
    return eStatus;
}
 8006baa:	0020      	movs	r0, r4
 8006bac:	bd70      	pop	{r4, r5, r6, pc}
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8006bae:	1e60      	subs	r0, r4, #1
 8006bb0:	4c11      	ldr	r4, [pc, #68]	; (8006bf8 <eMBRTUSend+0x68>)
 8006bb2:	6060      	str	r0, [r4, #4]
        usSndBufferCount = 1;
 8006bb4:	8123      	strh	r3, [r4, #8]
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 8006bb6:	7006      	strb	r6, [r0, #0]
        usSndBufferCount += usLength;
 8006bb8:	8922      	ldrh	r2, [r4, #8]
 8006bba:	1955      	adds	r5, r2, r5
 8006bbc:	b2ad      	uxth	r5, r5
 8006bbe:	8125      	strh	r5, [r4, #8]
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 8006bc0:	8921      	ldrh	r1, [r4, #8]
 8006bc2:	b289      	uxth	r1, r1
 8006bc4:	f7ff ff4a 	bl	8006a5c <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8006bc8:	8923      	ldrh	r3, [r4, #8]
 8006bca:	b299      	uxth	r1, r3
 8006bcc:	3301      	adds	r3, #1
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	8123      	strh	r3, [r4, #8]
 8006bd2:	b2c3      	uxtb	r3, r0
 8006bd4:	4a09      	ldr	r2, [pc, #36]	; (8006bfc <eMBRTUSend+0x6c>)
 8006bd6:	5453      	strb	r3, [r2, r1]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8006bd8:	8923      	ldrh	r3, [r4, #8]
 8006bda:	b299      	uxth	r1, r3
 8006bdc:	3301      	adds	r3, #1
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	8123      	strh	r3, [r4, #8]
 8006be2:	0a00      	lsrs	r0, r0, #8
 8006be4:	b2c0      	uxtb	r0, r0
 8006be6:	5450      	strb	r0, [r2, r1]
        eSndState = STATE_TX_XMIT;
 8006be8:	2301      	movs	r3, #1
 8006bea:	72a3      	strb	r3, [r4, #10]
        vMBPortSerialEnable( FALSE, TRUE );
 8006bec:	2101      	movs	r1, #1
 8006bee:	2000      	movs	r0, #0
 8006bf0:	f7ff fe84 	bl	80068fc <vMBPortSerialEnable>
    eMBErrorCode    eStatus = MB_ENOERR;
 8006bf4:	2400      	movs	r4, #0
 8006bf6:	e7d6      	b.n	8006ba6 <eMBRTUSend+0x16>
 8006bf8:	200001fc 	.word	0x200001fc
 8006bfc:	200004bc 	.word	0x200004bc

08006c00 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 8006c00:	b500      	push	{lr}
 8006c02:	b083      	sub	sp, #12
    BOOL            xTaskNeedSwitch = FALSE;
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 8006c04:	4b25      	ldr	r3, [pc, #148]	; (8006c9c <xMBRTUReceiveFSM+0x9c>)
 8006c06:	7a9b      	ldrb	r3, [r3, #10]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d11f      	bne.n	8006c4c <xMBRTUReceiveFSM+0x4c>

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 8006c0c:	466b      	mov	r3, sp
 8006c0e:	1dd8      	adds	r0, r3, #7
 8006c10:	f7ff feac 	bl	800696c <xMBPortSerialGetByte>

    switch ( eRcvState )
 8006c14:	4b21      	ldr	r3, [pc, #132]	; (8006c9c <xMBRTUReceiveFSM+0x9c>)
 8006c16:	781a      	ldrb	r2, [r3, #0]
 8006c18:	b2d3      	uxtb	r3, r2
 8006c1a:	2a02      	cmp	r2, #2
 8006c1c:	d027      	beq.n	8006c6e <xMBRTUReceiveFSM+0x6e>
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d81b      	bhi.n	8006c5a <xMBRTUReceiveFSM+0x5a>
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d01e      	beq.n	8006c64 <xMBRTUReceiveFSM+0x64>
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d11e      	bne.n	8006c68 <xMBRTUReceiveFSM+0x68>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 8006c2a:	4a1c      	ldr	r2, [pc, #112]	; (8006c9c <xMBRTUReceiveFSM+0x9c>)
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	8053      	strh	r3, [r2, #2]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 8006c30:	8853      	ldrh	r3, [r2, #2]
 8006c32:	b299      	uxth	r1, r3
 8006c34:	3301      	adds	r3, #1
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	8053      	strh	r3, [r2, #2]
 8006c3a:	466b      	mov	r3, sp
 8006c3c:	79d8      	ldrb	r0, [r3, #7]
 8006c3e:	4b18      	ldr	r3, [pc, #96]	; (8006ca0 <xMBRTUReceiveFSM+0xa0>)
 8006c40:	5458      	strb	r0, [r3, r1]
        eRcvState = STATE_RX_RCV;
 8006c42:	2302      	movs	r3, #2
 8006c44:	7013      	strb	r3, [r2, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 8006c46:	f7ff fed1 	bl	80069ec <vMBPortTimersEnable>
        break;
 8006c4a:	e00d      	b.n	8006c68 <xMBRTUReceiveFSM+0x68>
    assert( eSndState == STATE_TX_IDLE );
 8006c4c:	4a15      	ldr	r2, [pc, #84]	; (8006ca4 <xMBRTUReceiveFSM+0xa4>)
 8006c4e:	4b16      	ldr	r3, [pc, #88]	; (8006ca8 <xMBRTUReceiveFSM+0xa8>)
 8006c50:	3210      	adds	r2, #16
 8006c52:	21e4      	movs	r1, #228	; 0xe4
 8006c54:	4815      	ldr	r0, [pc, #84]	; (8006cac <xMBRTUReceiveFSM+0xac>)
 8006c56:	f000 f8d7 	bl	8006e08 <__assert_func>
    switch ( eRcvState )
 8006c5a:	2b03      	cmp	r3, #3
 8006c5c:	d104      	bne.n	8006c68 <xMBRTUReceiveFSM+0x68>
        vMBPortTimersEnable(  );
 8006c5e:	f7ff fec5 	bl	80069ec <vMBPortTimersEnable>
        break;
 8006c62:	e001      	b.n	8006c68 <xMBRTUReceiveFSM+0x68>
        vMBPortTimersEnable(  );
 8006c64:	f7ff fec2 	bl	80069ec <vMBPortTimersEnable>
        }
        vMBPortTimersEnable(  );
        break;
    }
    return xTaskNeedSwitch;
}
 8006c68:	2000      	movs	r0, #0
 8006c6a:	b003      	add	sp, #12
 8006c6c:	bd00      	pop	{pc}
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8006c6e:	4b0b      	ldr	r3, [pc, #44]	; (8006c9c <xMBRTUReceiveFSM+0x9c>)
 8006c70:	885b      	ldrh	r3, [r3, #2]
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	2bff      	cmp	r3, #255	; 0xff
 8006c76:	d80c      	bhi.n	8006c92 <xMBRTUReceiveFSM+0x92>
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 8006c78:	4a08      	ldr	r2, [pc, #32]	; (8006c9c <xMBRTUReceiveFSM+0x9c>)
 8006c7a:	8853      	ldrh	r3, [r2, #2]
 8006c7c:	b299      	uxth	r1, r3
 8006c7e:	3301      	adds	r3, #1
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	8053      	strh	r3, [r2, #2]
 8006c84:	466b      	mov	r3, sp
 8006c86:	79da      	ldrb	r2, [r3, #7]
 8006c88:	4b05      	ldr	r3, [pc, #20]	; (8006ca0 <xMBRTUReceiveFSM+0xa0>)
 8006c8a:	545a      	strb	r2, [r3, r1]
        vMBPortTimersEnable(  );
 8006c8c:	f7ff feae 	bl	80069ec <vMBPortTimersEnable>
        break;
 8006c90:	e7ea      	b.n	8006c68 <xMBRTUReceiveFSM+0x68>
            eRcvState = STATE_RX_ERROR;
 8006c92:	4b02      	ldr	r3, [pc, #8]	; (8006c9c <xMBRTUReceiveFSM+0x9c>)
 8006c94:	2203      	movs	r2, #3
 8006c96:	701a      	strb	r2, [r3, #0]
 8006c98:	e7f8      	b.n	8006c8c <xMBRTUReceiveFSM+0x8c>
 8006c9a:	46c0      	nop			; (mov r8, r8)
 8006c9c:	200001fc 	.word	0x200001fc
 8006ca0:	200004bc 	.word	0x200004bc
 8006ca4:	08008928 	.word	0x08008928
 8006ca8:	08008b20 	.word	0x08008b20
 8006cac:	08008b08 	.word	0x08008b08

08006cb0 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 8006cb0:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );
 8006cb2:	4b1d      	ldr	r3, [pc, #116]	; (8006d28 <xMBRTUTransmitFSM+0x78>)
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d109      	bne.n	8006cce <xMBRTUTransmitFSM+0x1e>

    switch ( eSndState )
 8006cba:	4b1b      	ldr	r3, [pc, #108]	; (8006d28 <xMBRTUTransmitFSM+0x78>)
 8006cbc:	7a9b      	ldrb	r3, [r3, #10]
 8006cbe:	b2dc      	uxtb	r4, r3
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00c      	beq.n	8006cde <xMBRTUTransmitFSM+0x2e>
 8006cc4:	2c01      	cmp	r4, #1
 8006cc6:	d00f      	beq.n	8006ce8 <xMBRTUTransmitFSM+0x38>
 8006cc8:	2400      	movs	r4, #0
        }
        break;
    }

    return xNeedPoll;
}
 8006cca:	0020      	movs	r0, r4
 8006ccc:	bd10      	pop	{r4, pc}
    assert( eRcvState == STATE_RX_IDLE );
 8006cce:	4a17      	ldr	r2, [pc, #92]	; (8006d2c <xMBRTUTransmitFSM+0x7c>)
 8006cd0:	2120      	movs	r1, #32
 8006cd2:	4b17      	ldr	r3, [pc, #92]	; (8006d30 <xMBRTUTransmitFSM+0x80>)
 8006cd4:	3224      	adds	r2, #36	; 0x24
 8006cd6:	31ff      	adds	r1, #255	; 0xff
 8006cd8:	4816      	ldr	r0, [pc, #88]	; (8006d34 <xMBRTUTransmitFSM+0x84>)
 8006cda:	f000 f895 	bl	8006e08 <__assert_func>
        vMBPortSerialEnable( TRUE, FALSE );
 8006cde:	2100      	movs	r1, #0
 8006ce0:	2001      	movs	r0, #1
 8006ce2:	f7ff fe0b 	bl	80068fc <vMBPortSerialEnable>
        break;
 8006ce6:	e7f0      	b.n	8006cca <xMBRTUTransmitFSM+0x1a>
        if( usSndBufferCount != 0 )
 8006ce8:	4b0f      	ldr	r3, [pc, #60]	; (8006d28 <xMBRTUTransmitFSM+0x78>)
 8006cea:	891b      	ldrh	r3, [r3, #8]
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d00e      	beq.n	8006d10 <xMBRTUTransmitFSM+0x60>
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 8006cf2:	4c0d      	ldr	r4, [pc, #52]	; (8006d28 <xMBRTUTransmitFSM+0x78>)
 8006cf4:	6863      	ldr	r3, [r4, #4]
 8006cf6:	7818      	ldrb	r0, [r3, #0]
 8006cf8:	b2c0      	uxtb	r0, r0
 8006cfa:	f7ff fe25 	bl	8006948 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 8006cfe:	6863      	ldr	r3, [r4, #4]
 8006d00:	3301      	adds	r3, #1
 8006d02:	6063      	str	r3, [r4, #4]
            usSndBufferCount--;
 8006d04:	8923      	ldrh	r3, [r4, #8]
 8006d06:	3b01      	subs	r3, #1
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	8123      	strh	r3, [r4, #8]
    BOOL            xNeedPoll = FALSE;
 8006d0c:	2400      	movs	r4, #0
 8006d0e:	e7dc      	b.n	8006cca <xMBRTUTransmitFSM+0x1a>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 8006d10:	2003      	movs	r0, #3
 8006d12:	f7ff fdcd 	bl	80068b0 <xMBPortEventPost>
 8006d16:	0004      	movs	r4, r0
            vMBPortSerialEnable( TRUE, FALSE );
 8006d18:	2100      	movs	r1, #0
 8006d1a:	2001      	movs	r0, #1
 8006d1c:	f7ff fdee 	bl	80068fc <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 8006d20:	4b01      	ldr	r3, [pc, #4]	; (8006d28 <xMBRTUTransmitFSM+0x78>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	729a      	strb	r2, [r3, #10]
 8006d26:	e7d0      	b.n	8006cca <xMBRTUTransmitFSM+0x1a>
 8006d28:	200001fc 	.word	0x200001fc
 8006d2c:	08008928 	.word	0x08008928
 8006d30:	08008b3c 	.word	0x08008b3c
 8006d34:	08008b08 	.word	0x08008b08

08006d38 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 8006d38:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
 8006d3a:	4b1a      	ldr	r3, [pc, #104]	; (8006da4 <xMBRTUTimerT35Expired+0x6c>)
 8006d3c:	781a      	ldrb	r2, [r3, #0]
 8006d3e:	b2d3      	uxtb	r3, r2
 8006d40:	2a02      	cmp	r2, #2
 8006d42:	d017      	beq.n	8006d74 <xMBRTUTimerT35Expired+0x3c>
 8006d44:	2b03      	cmp	r3, #3
 8006d46:	d022      	beq.n	8006d8e <xMBRTUTimerT35Expired+0x56>
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d00e      	beq.n	8006d6a <xMBRTUTimerT35Expired+0x32>
    case STATE_RX_ERROR:
        break;

        /* Function called in an illegal state. */
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
 8006d4c:	4b15      	ldr	r3, [pc, #84]	; (8006da4 <xMBRTUTimerT35Expired+0x6c>)
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	b2dc      	uxtb	r4, r3
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d01c      	beq.n	8006d90 <xMBRTUTimerT35Expired+0x58>
 8006d56:	4b13      	ldr	r3, [pc, #76]	; (8006da4 <xMBRTUTimerT35Expired+0x6c>)
 8006d58:	781b      	ldrb	r3, [r3, #0]
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d01f      	beq.n	8006d9e <xMBRTUTimerT35Expired+0x66>
 8006d5e:	4b11      	ldr	r3, [pc, #68]	; (8006da4 <xMBRTUTimerT35Expired+0x6c>)
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	2b03      	cmp	r3, #3
 8006d64:	d10b      	bne.n	8006d7e <xMBRTUTimerT35Expired+0x46>
    BOOL            xNeedPoll = FALSE;
 8006d66:	2400      	movs	r4, #0
 8006d68:	e012      	b.n	8006d90 <xMBRTUTimerT35Expired+0x58>
        xNeedPoll = xMBPortEventPost( EV_READY );
 8006d6a:	2000      	movs	r0, #0
 8006d6c:	f7ff fda0 	bl	80068b0 <xMBPortEventPost>
 8006d70:	0004      	movs	r4, r0
        break;
 8006d72:	e00d      	b.n	8006d90 <xMBRTUTimerT35Expired+0x58>
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 8006d74:	2001      	movs	r0, #1
 8006d76:	f7ff fd9b 	bl	80068b0 <xMBPortEventPost>
 8006d7a:	0004      	movs	r4, r0
        break;
 8006d7c:	e008      	b.n	8006d90 <xMBRTUTimerT35Expired+0x58>
        assert( ( eRcvState == STATE_RX_INIT ) ||
 8006d7e:	4a0a      	ldr	r2, [pc, #40]	; (8006da8 <xMBRTUTimerT35Expired+0x70>)
 8006d80:	21ac      	movs	r1, #172	; 0xac
 8006d82:	4b0a      	ldr	r3, [pc, #40]	; (8006dac <xMBRTUTimerT35Expired+0x74>)
 8006d84:	3238      	adds	r2, #56	; 0x38
 8006d86:	0049      	lsls	r1, r1, #1
 8006d88:	4809      	ldr	r0, [pc, #36]	; (8006db0 <xMBRTUTimerT35Expired+0x78>)
 8006d8a:	f000 f83d 	bl	8006e08 <__assert_func>
    switch ( eRcvState )
 8006d8e:	2400      	movs	r4, #0
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 8006d90:	f7ff fe3a 	bl	8006a08 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 8006d94:	4b03      	ldr	r3, [pc, #12]	; (8006da4 <xMBRTUTimerT35Expired+0x6c>)
 8006d96:	2201      	movs	r2, #1
 8006d98:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
}
 8006d9a:	0020      	movs	r0, r4
 8006d9c:	bd10      	pop	{r4, pc}
    BOOL            xNeedPoll = FALSE;
 8006d9e:	2400      	movs	r4, #0
 8006da0:	e7f6      	b.n	8006d90 <xMBRTUTimerT35Expired+0x58>
 8006da2:	46c0      	nop			; (mov r8, r8)
 8006da4:	200001fc 	.word	0x200001fc
 8006da8:	08008928 	.word	0x08008928
 8006dac:	08008b58 	.word	0x08008b58
 8006db0:	08008b08 	.word	0x08008b08

08006db4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006db4:	480d      	ldr	r0, [pc, #52]	; (8006dec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006db6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/  bl  SystemInit
 8006db8:	f7fc f858 	bl	8002e6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006dbc:	480c      	ldr	r0, [pc, #48]	; (8006df0 <LoopForever+0x6>)
  ldr r1, =_edata
 8006dbe:	490d      	ldr	r1, [pc, #52]	; (8006df4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006dc0:	4a0d      	ldr	r2, [pc, #52]	; (8006df8 <LoopForever+0xe>)
  movs r3, #0
 8006dc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006dc4:	e002      	b.n	8006dcc <LoopCopyDataInit>

08006dc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006dc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006dc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006dca:	3304      	adds	r3, #4

08006dcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006dcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006dce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006dd0:	d3f9      	bcc.n	8006dc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006dd2:	4a0a      	ldr	r2, [pc, #40]	; (8006dfc <LoopForever+0x12>)
  ldr r4, =_ebss
 8006dd4:	4c0a      	ldr	r4, [pc, #40]	; (8006e00 <LoopForever+0x16>)
  movs r3, #0
 8006dd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006dd8:	e001      	b.n	8006dde <LoopFillZerobss>

08006dda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006dda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006ddc:	3204      	adds	r2, #4

08006dde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006dde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006de0:	d3fb      	bcc.n	8006dda <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8006de2:	f000 f83f 	bl	8006e64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006de6:	f7ff f823 	bl	8005e30 <main>

08006dea <LoopForever>:

LoopForever:
    b LoopForever
 8006dea:	e7fe      	b.n	8006dea <LoopForever>
  ldr   r0, =_estack
 8006dec:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8006df0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006df4:	20000144 	.word	0x20000144
  ldr r2, =_sidata
 8006df8:	08008c98 	.word	0x08008c98
  ldr r2, =_sbss
 8006dfc:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 8006e00:	200005cc 	.word	0x200005cc

08006e04 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006e04:	e7fe      	b.n	8006e04 <ADC1_IRQHandler>
	...

08006e08 <__assert_func>:
 8006e08:	b530      	push	{r4, r5, lr}
 8006e0a:	0014      	movs	r4, r2
 8006e0c:	001a      	movs	r2, r3
 8006e0e:	4b09      	ldr	r3, [pc, #36]	; (8006e34 <__assert_func+0x2c>)
 8006e10:	0005      	movs	r5, r0
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	b085      	sub	sp, #20
 8006e16:	68d8      	ldr	r0, [r3, #12]
 8006e18:	4b07      	ldr	r3, [pc, #28]	; (8006e38 <__assert_func+0x30>)
 8006e1a:	2c00      	cmp	r4, #0
 8006e1c:	d101      	bne.n	8006e22 <__assert_func+0x1a>
 8006e1e:	4b07      	ldr	r3, [pc, #28]	; (8006e3c <__assert_func+0x34>)
 8006e20:	001c      	movs	r4, r3
 8006e22:	9301      	str	r3, [sp, #4]
 8006e24:	9100      	str	r1, [sp, #0]
 8006e26:	002b      	movs	r3, r5
 8006e28:	4905      	ldr	r1, [pc, #20]	; (8006e40 <__assert_func+0x38>)
 8006e2a:	9402      	str	r4, [sp, #8]
 8006e2c:	f000 f80a 	bl	8006e44 <fiprintf>
 8006e30:	f000 fc1e 	bl	8007670 <abort>
 8006e34:	200000dc 	.word	0x200000dc
 8006e38:	08008bbb 	.word	0x08008bbb
 8006e3c:	08008bf6 	.word	0x08008bf6
 8006e40:	08008bc8 	.word	0x08008bc8

08006e44 <fiprintf>:
 8006e44:	b40e      	push	{r1, r2, r3}
 8006e46:	b503      	push	{r0, r1, lr}
 8006e48:	0001      	movs	r1, r0
 8006e4a:	ab03      	add	r3, sp, #12
 8006e4c:	4804      	ldr	r0, [pc, #16]	; (8006e60 <fiprintf+0x1c>)
 8006e4e:	cb04      	ldmia	r3!, {r2}
 8006e50:	6800      	ldr	r0, [r0, #0]
 8006e52:	9301      	str	r3, [sp, #4]
 8006e54:	f000 f862 	bl	8006f1c <_vfiprintf_r>
 8006e58:	b002      	add	sp, #8
 8006e5a:	bc08      	pop	{r3}
 8006e5c:	b003      	add	sp, #12
 8006e5e:	4718      	bx	r3
 8006e60:	200000dc 	.word	0x200000dc

08006e64 <__libc_init_array>:
 8006e64:	b570      	push	{r4, r5, r6, lr}
 8006e66:	2600      	movs	r6, #0
 8006e68:	4d0c      	ldr	r5, [pc, #48]	; (8006e9c <__libc_init_array+0x38>)
 8006e6a:	4c0d      	ldr	r4, [pc, #52]	; (8006ea0 <__libc_init_array+0x3c>)
 8006e6c:	1b64      	subs	r4, r4, r5
 8006e6e:	10a4      	asrs	r4, r4, #2
 8006e70:	42a6      	cmp	r6, r4
 8006e72:	d109      	bne.n	8006e88 <__libc_init_array+0x24>
 8006e74:	2600      	movs	r6, #0
 8006e76:	f001 fb85 	bl	8008584 <_init>
 8006e7a:	4d0a      	ldr	r5, [pc, #40]	; (8006ea4 <__libc_init_array+0x40>)
 8006e7c:	4c0a      	ldr	r4, [pc, #40]	; (8006ea8 <__libc_init_array+0x44>)
 8006e7e:	1b64      	subs	r4, r4, r5
 8006e80:	10a4      	asrs	r4, r4, #2
 8006e82:	42a6      	cmp	r6, r4
 8006e84:	d105      	bne.n	8006e92 <__libc_init_array+0x2e>
 8006e86:	bd70      	pop	{r4, r5, r6, pc}
 8006e88:	00b3      	lsls	r3, r6, #2
 8006e8a:	58eb      	ldr	r3, [r5, r3]
 8006e8c:	4798      	blx	r3
 8006e8e:	3601      	adds	r6, #1
 8006e90:	e7ee      	b.n	8006e70 <__libc_init_array+0xc>
 8006e92:	00b3      	lsls	r3, r6, #2
 8006e94:	58eb      	ldr	r3, [r5, r3]
 8006e96:	4798      	blx	r3
 8006e98:	3601      	adds	r6, #1
 8006e9a:	e7f2      	b.n	8006e82 <__libc_init_array+0x1e>
 8006e9c:	08008c90 	.word	0x08008c90
 8006ea0:	08008c90 	.word	0x08008c90
 8006ea4:	08008c90 	.word	0x08008c90
 8006ea8:	08008c94 	.word	0x08008c94

08006eac <memcpy>:
 8006eac:	2300      	movs	r3, #0
 8006eae:	b510      	push	{r4, lr}
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d100      	bne.n	8006eb6 <memcpy+0xa>
 8006eb4:	bd10      	pop	{r4, pc}
 8006eb6:	5ccc      	ldrb	r4, [r1, r3]
 8006eb8:	54c4      	strb	r4, [r0, r3]
 8006eba:	3301      	adds	r3, #1
 8006ebc:	e7f8      	b.n	8006eb0 <memcpy+0x4>

08006ebe <memset>:
 8006ebe:	0003      	movs	r3, r0
 8006ec0:	1882      	adds	r2, r0, r2
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d100      	bne.n	8006ec8 <memset+0xa>
 8006ec6:	4770      	bx	lr
 8006ec8:	7019      	strb	r1, [r3, #0]
 8006eca:	3301      	adds	r3, #1
 8006ecc:	e7f9      	b.n	8006ec2 <memset+0x4>

08006ece <__sfputc_r>:
 8006ece:	6893      	ldr	r3, [r2, #8]
 8006ed0:	b510      	push	{r4, lr}
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	6093      	str	r3, [r2, #8]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	da04      	bge.n	8006ee4 <__sfputc_r+0x16>
 8006eda:	6994      	ldr	r4, [r2, #24]
 8006edc:	42a3      	cmp	r3, r4
 8006ede:	db07      	blt.n	8006ef0 <__sfputc_r+0x22>
 8006ee0:	290a      	cmp	r1, #10
 8006ee2:	d005      	beq.n	8006ef0 <__sfputc_r+0x22>
 8006ee4:	6813      	ldr	r3, [r2, #0]
 8006ee6:	1c58      	adds	r0, r3, #1
 8006ee8:	6010      	str	r0, [r2, #0]
 8006eea:	7019      	strb	r1, [r3, #0]
 8006eec:	0008      	movs	r0, r1
 8006eee:	bd10      	pop	{r4, pc}
 8006ef0:	f000 faf0 	bl	80074d4 <__swbuf_r>
 8006ef4:	0001      	movs	r1, r0
 8006ef6:	e7f9      	b.n	8006eec <__sfputc_r+0x1e>

08006ef8 <__sfputs_r>:
 8006ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efa:	0006      	movs	r6, r0
 8006efc:	000f      	movs	r7, r1
 8006efe:	0014      	movs	r4, r2
 8006f00:	18d5      	adds	r5, r2, r3
 8006f02:	42ac      	cmp	r4, r5
 8006f04:	d101      	bne.n	8006f0a <__sfputs_r+0x12>
 8006f06:	2000      	movs	r0, #0
 8006f08:	e007      	b.n	8006f1a <__sfputs_r+0x22>
 8006f0a:	7821      	ldrb	r1, [r4, #0]
 8006f0c:	003a      	movs	r2, r7
 8006f0e:	0030      	movs	r0, r6
 8006f10:	f7ff ffdd 	bl	8006ece <__sfputc_r>
 8006f14:	3401      	adds	r4, #1
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	d1f3      	bne.n	8006f02 <__sfputs_r+0xa>
 8006f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f1c <_vfiprintf_r>:
 8006f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f1e:	b0a1      	sub	sp, #132	; 0x84
 8006f20:	0006      	movs	r6, r0
 8006f22:	000c      	movs	r4, r1
 8006f24:	001f      	movs	r7, r3
 8006f26:	9203      	str	r2, [sp, #12]
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	d004      	beq.n	8006f36 <_vfiprintf_r+0x1a>
 8006f2c:	6983      	ldr	r3, [r0, #24]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <_vfiprintf_r+0x1a>
 8006f32:	f000 fcd3 	bl	80078dc <__sinit>
 8006f36:	4b8e      	ldr	r3, [pc, #568]	; (8007170 <_vfiprintf_r+0x254>)
 8006f38:	429c      	cmp	r4, r3
 8006f3a:	d11c      	bne.n	8006f76 <_vfiprintf_r+0x5a>
 8006f3c:	6874      	ldr	r4, [r6, #4]
 8006f3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f40:	07db      	lsls	r3, r3, #31
 8006f42:	d405      	bmi.n	8006f50 <_vfiprintf_r+0x34>
 8006f44:	89a3      	ldrh	r3, [r4, #12]
 8006f46:	059b      	lsls	r3, r3, #22
 8006f48:	d402      	bmi.n	8006f50 <_vfiprintf_r+0x34>
 8006f4a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f4c:	f000 fd67 	bl	8007a1e <__retarget_lock_acquire_recursive>
 8006f50:	89a3      	ldrh	r3, [r4, #12]
 8006f52:	071b      	lsls	r3, r3, #28
 8006f54:	d502      	bpl.n	8006f5c <_vfiprintf_r+0x40>
 8006f56:	6923      	ldr	r3, [r4, #16]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d11d      	bne.n	8006f98 <_vfiprintf_r+0x7c>
 8006f5c:	0021      	movs	r1, r4
 8006f5e:	0030      	movs	r0, r6
 8006f60:	f000 fb0e 	bl	8007580 <__swsetup_r>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	d017      	beq.n	8006f98 <_vfiprintf_r+0x7c>
 8006f68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f6a:	07db      	lsls	r3, r3, #31
 8006f6c:	d50d      	bpl.n	8006f8a <_vfiprintf_r+0x6e>
 8006f6e:	2001      	movs	r0, #1
 8006f70:	4240      	negs	r0, r0
 8006f72:	b021      	add	sp, #132	; 0x84
 8006f74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f76:	4b7f      	ldr	r3, [pc, #508]	; (8007174 <_vfiprintf_r+0x258>)
 8006f78:	429c      	cmp	r4, r3
 8006f7a:	d101      	bne.n	8006f80 <_vfiprintf_r+0x64>
 8006f7c:	68b4      	ldr	r4, [r6, #8]
 8006f7e:	e7de      	b.n	8006f3e <_vfiprintf_r+0x22>
 8006f80:	4b7d      	ldr	r3, [pc, #500]	; (8007178 <_vfiprintf_r+0x25c>)
 8006f82:	429c      	cmp	r4, r3
 8006f84:	d1db      	bne.n	8006f3e <_vfiprintf_r+0x22>
 8006f86:	68f4      	ldr	r4, [r6, #12]
 8006f88:	e7d9      	b.n	8006f3e <_vfiprintf_r+0x22>
 8006f8a:	89a3      	ldrh	r3, [r4, #12]
 8006f8c:	059b      	lsls	r3, r3, #22
 8006f8e:	d4ee      	bmi.n	8006f6e <_vfiprintf_r+0x52>
 8006f90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f92:	f000 fd45 	bl	8007a20 <__retarget_lock_release_recursive>
 8006f96:	e7ea      	b.n	8006f6e <_vfiprintf_r+0x52>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	ad08      	add	r5, sp, #32
 8006f9c:	616b      	str	r3, [r5, #20]
 8006f9e:	3320      	adds	r3, #32
 8006fa0:	766b      	strb	r3, [r5, #25]
 8006fa2:	3310      	adds	r3, #16
 8006fa4:	76ab      	strb	r3, [r5, #26]
 8006fa6:	9707      	str	r7, [sp, #28]
 8006fa8:	9f03      	ldr	r7, [sp, #12]
 8006faa:	783b      	ldrb	r3, [r7, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <_vfiprintf_r+0x98>
 8006fb0:	2b25      	cmp	r3, #37	; 0x25
 8006fb2:	d14e      	bne.n	8007052 <_vfiprintf_r+0x136>
 8006fb4:	9b03      	ldr	r3, [sp, #12]
 8006fb6:	1afb      	subs	r3, r7, r3
 8006fb8:	9305      	str	r3, [sp, #20]
 8006fba:	9b03      	ldr	r3, [sp, #12]
 8006fbc:	429f      	cmp	r7, r3
 8006fbe:	d00d      	beq.n	8006fdc <_vfiprintf_r+0xc0>
 8006fc0:	9b05      	ldr	r3, [sp, #20]
 8006fc2:	0021      	movs	r1, r4
 8006fc4:	0030      	movs	r0, r6
 8006fc6:	9a03      	ldr	r2, [sp, #12]
 8006fc8:	f7ff ff96 	bl	8006ef8 <__sfputs_r>
 8006fcc:	1c43      	adds	r3, r0, #1
 8006fce:	d100      	bne.n	8006fd2 <_vfiprintf_r+0xb6>
 8006fd0:	e0b5      	b.n	800713e <_vfiprintf_r+0x222>
 8006fd2:	696a      	ldr	r2, [r5, #20]
 8006fd4:	9b05      	ldr	r3, [sp, #20]
 8006fd6:	4694      	mov	ip, r2
 8006fd8:	4463      	add	r3, ip
 8006fda:	616b      	str	r3, [r5, #20]
 8006fdc:	783b      	ldrb	r3, [r7, #0]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d100      	bne.n	8006fe4 <_vfiprintf_r+0xc8>
 8006fe2:	e0ac      	b.n	800713e <_vfiprintf_r+0x222>
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	1c7b      	adds	r3, r7, #1
 8006fe8:	9303      	str	r3, [sp, #12]
 8006fea:	2300      	movs	r3, #0
 8006fec:	4252      	negs	r2, r2
 8006fee:	606a      	str	r2, [r5, #4]
 8006ff0:	a904      	add	r1, sp, #16
 8006ff2:	3254      	adds	r2, #84	; 0x54
 8006ff4:	1852      	adds	r2, r2, r1
 8006ff6:	602b      	str	r3, [r5, #0]
 8006ff8:	60eb      	str	r3, [r5, #12]
 8006ffa:	60ab      	str	r3, [r5, #8]
 8006ffc:	7013      	strb	r3, [r2, #0]
 8006ffe:	65ab      	str	r3, [r5, #88]	; 0x58
 8007000:	9b03      	ldr	r3, [sp, #12]
 8007002:	2205      	movs	r2, #5
 8007004:	7819      	ldrb	r1, [r3, #0]
 8007006:	485d      	ldr	r0, [pc, #372]	; (800717c <_vfiprintf_r+0x260>)
 8007008:	f000 fd78 	bl	8007afc <memchr>
 800700c:	9b03      	ldr	r3, [sp, #12]
 800700e:	1c5f      	adds	r7, r3, #1
 8007010:	2800      	cmp	r0, #0
 8007012:	d120      	bne.n	8007056 <_vfiprintf_r+0x13a>
 8007014:	682a      	ldr	r2, [r5, #0]
 8007016:	06d3      	lsls	r3, r2, #27
 8007018:	d504      	bpl.n	8007024 <_vfiprintf_r+0x108>
 800701a:	2353      	movs	r3, #83	; 0x53
 800701c:	a904      	add	r1, sp, #16
 800701e:	185b      	adds	r3, r3, r1
 8007020:	2120      	movs	r1, #32
 8007022:	7019      	strb	r1, [r3, #0]
 8007024:	0713      	lsls	r3, r2, #28
 8007026:	d504      	bpl.n	8007032 <_vfiprintf_r+0x116>
 8007028:	2353      	movs	r3, #83	; 0x53
 800702a:	a904      	add	r1, sp, #16
 800702c:	185b      	adds	r3, r3, r1
 800702e:	212b      	movs	r1, #43	; 0x2b
 8007030:	7019      	strb	r1, [r3, #0]
 8007032:	9b03      	ldr	r3, [sp, #12]
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	2b2a      	cmp	r3, #42	; 0x2a
 8007038:	d016      	beq.n	8007068 <_vfiprintf_r+0x14c>
 800703a:	2100      	movs	r1, #0
 800703c:	68eb      	ldr	r3, [r5, #12]
 800703e:	9f03      	ldr	r7, [sp, #12]
 8007040:	783a      	ldrb	r2, [r7, #0]
 8007042:	1c78      	adds	r0, r7, #1
 8007044:	3a30      	subs	r2, #48	; 0x30
 8007046:	4684      	mov	ip, r0
 8007048:	2a09      	cmp	r2, #9
 800704a:	d94f      	bls.n	80070ec <_vfiprintf_r+0x1d0>
 800704c:	2900      	cmp	r1, #0
 800704e:	d111      	bne.n	8007074 <_vfiprintf_r+0x158>
 8007050:	e017      	b.n	8007082 <_vfiprintf_r+0x166>
 8007052:	3701      	adds	r7, #1
 8007054:	e7a9      	b.n	8006faa <_vfiprintf_r+0x8e>
 8007056:	4b49      	ldr	r3, [pc, #292]	; (800717c <_vfiprintf_r+0x260>)
 8007058:	682a      	ldr	r2, [r5, #0]
 800705a:	1ac0      	subs	r0, r0, r3
 800705c:	2301      	movs	r3, #1
 800705e:	4083      	lsls	r3, r0
 8007060:	4313      	orrs	r3, r2
 8007062:	602b      	str	r3, [r5, #0]
 8007064:	9703      	str	r7, [sp, #12]
 8007066:	e7cb      	b.n	8007000 <_vfiprintf_r+0xe4>
 8007068:	9b07      	ldr	r3, [sp, #28]
 800706a:	1d19      	adds	r1, r3, #4
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	9107      	str	r1, [sp, #28]
 8007070:	2b00      	cmp	r3, #0
 8007072:	db01      	blt.n	8007078 <_vfiprintf_r+0x15c>
 8007074:	930b      	str	r3, [sp, #44]	; 0x2c
 8007076:	e004      	b.n	8007082 <_vfiprintf_r+0x166>
 8007078:	425b      	negs	r3, r3
 800707a:	60eb      	str	r3, [r5, #12]
 800707c:	2302      	movs	r3, #2
 800707e:	4313      	orrs	r3, r2
 8007080:	602b      	str	r3, [r5, #0]
 8007082:	783b      	ldrb	r3, [r7, #0]
 8007084:	2b2e      	cmp	r3, #46	; 0x2e
 8007086:	d10a      	bne.n	800709e <_vfiprintf_r+0x182>
 8007088:	787b      	ldrb	r3, [r7, #1]
 800708a:	2b2a      	cmp	r3, #42	; 0x2a
 800708c:	d137      	bne.n	80070fe <_vfiprintf_r+0x1e2>
 800708e:	9b07      	ldr	r3, [sp, #28]
 8007090:	3702      	adds	r7, #2
 8007092:	1d1a      	adds	r2, r3, #4
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	9207      	str	r2, [sp, #28]
 8007098:	2b00      	cmp	r3, #0
 800709a:	db2d      	blt.n	80070f8 <_vfiprintf_r+0x1dc>
 800709c:	9309      	str	r3, [sp, #36]	; 0x24
 800709e:	2203      	movs	r2, #3
 80070a0:	7839      	ldrb	r1, [r7, #0]
 80070a2:	4837      	ldr	r0, [pc, #220]	; (8007180 <_vfiprintf_r+0x264>)
 80070a4:	f000 fd2a 	bl	8007afc <memchr>
 80070a8:	2800      	cmp	r0, #0
 80070aa:	d007      	beq.n	80070bc <_vfiprintf_r+0x1a0>
 80070ac:	4b34      	ldr	r3, [pc, #208]	; (8007180 <_vfiprintf_r+0x264>)
 80070ae:	682a      	ldr	r2, [r5, #0]
 80070b0:	1ac0      	subs	r0, r0, r3
 80070b2:	2340      	movs	r3, #64	; 0x40
 80070b4:	4083      	lsls	r3, r0
 80070b6:	4313      	orrs	r3, r2
 80070b8:	3701      	adds	r7, #1
 80070ba:	602b      	str	r3, [r5, #0]
 80070bc:	7839      	ldrb	r1, [r7, #0]
 80070be:	1c7b      	adds	r3, r7, #1
 80070c0:	2206      	movs	r2, #6
 80070c2:	4830      	ldr	r0, [pc, #192]	; (8007184 <_vfiprintf_r+0x268>)
 80070c4:	9303      	str	r3, [sp, #12]
 80070c6:	7629      	strb	r1, [r5, #24]
 80070c8:	f000 fd18 	bl	8007afc <memchr>
 80070cc:	2800      	cmp	r0, #0
 80070ce:	d045      	beq.n	800715c <_vfiprintf_r+0x240>
 80070d0:	4b2d      	ldr	r3, [pc, #180]	; (8007188 <_vfiprintf_r+0x26c>)
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d127      	bne.n	8007126 <_vfiprintf_r+0x20a>
 80070d6:	2207      	movs	r2, #7
 80070d8:	9b07      	ldr	r3, [sp, #28]
 80070da:	3307      	adds	r3, #7
 80070dc:	4393      	bics	r3, r2
 80070de:	3308      	adds	r3, #8
 80070e0:	9307      	str	r3, [sp, #28]
 80070e2:	696b      	ldr	r3, [r5, #20]
 80070e4:	9a04      	ldr	r2, [sp, #16]
 80070e6:	189b      	adds	r3, r3, r2
 80070e8:	616b      	str	r3, [r5, #20]
 80070ea:	e75d      	b.n	8006fa8 <_vfiprintf_r+0x8c>
 80070ec:	210a      	movs	r1, #10
 80070ee:	434b      	muls	r3, r1
 80070f0:	4667      	mov	r7, ip
 80070f2:	189b      	adds	r3, r3, r2
 80070f4:	3909      	subs	r1, #9
 80070f6:	e7a3      	b.n	8007040 <_vfiprintf_r+0x124>
 80070f8:	2301      	movs	r3, #1
 80070fa:	425b      	negs	r3, r3
 80070fc:	e7ce      	b.n	800709c <_vfiprintf_r+0x180>
 80070fe:	2300      	movs	r3, #0
 8007100:	001a      	movs	r2, r3
 8007102:	3701      	adds	r7, #1
 8007104:	606b      	str	r3, [r5, #4]
 8007106:	7839      	ldrb	r1, [r7, #0]
 8007108:	1c78      	adds	r0, r7, #1
 800710a:	3930      	subs	r1, #48	; 0x30
 800710c:	4684      	mov	ip, r0
 800710e:	2909      	cmp	r1, #9
 8007110:	d903      	bls.n	800711a <_vfiprintf_r+0x1fe>
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0c3      	beq.n	800709e <_vfiprintf_r+0x182>
 8007116:	9209      	str	r2, [sp, #36]	; 0x24
 8007118:	e7c1      	b.n	800709e <_vfiprintf_r+0x182>
 800711a:	230a      	movs	r3, #10
 800711c:	435a      	muls	r2, r3
 800711e:	4667      	mov	r7, ip
 8007120:	1852      	adds	r2, r2, r1
 8007122:	3b09      	subs	r3, #9
 8007124:	e7ef      	b.n	8007106 <_vfiprintf_r+0x1ea>
 8007126:	ab07      	add	r3, sp, #28
 8007128:	9300      	str	r3, [sp, #0]
 800712a:	0022      	movs	r2, r4
 800712c:	0029      	movs	r1, r5
 800712e:	0030      	movs	r0, r6
 8007130:	4b16      	ldr	r3, [pc, #88]	; (800718c <_vfiprintf_r+0x270>)
 8007132:	e000      	b.n	8007136 <_vfiprintf_r+0x21a>
 8007134:	bf00      	nop
 8007136:	9004      	str	r0, [sp, #16]
 8007138:	9b04      	ldr	r3, [sp, #16]
 800713a:	3301      	adds	r3, #1
 800713c:	d1d1      	bne.n	80070e2 <_vfiprintf_r+0x1c6>
 800713e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007140:	07db      	lsls	r3, r3, #31
 8007142:	d405      	bmi.n	8007150 <_vfiprintf_r+0x234>
 8007144:	89a3      	ldrh	r3, [r4, #12]
 8007146:	059b      	lsls	r3, r3, #22
 8007148:	d402      	bmi.n	8007150 <_vfiprintf_r+0x234>
 800714a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800714c:	f000 fc68 	bl	8007a20 <__retarget_lock_release_recursive>
 8007150:	89a3      	ldrh	r3, [r4, #12]
 8007152:	065b      	lsls	r3, r3, #25
 8007154:	d500      	bpl.n	8007158 <_vfiprintf_r+0x23c>
 8007156:	e70a      	b.n	8006f6e <_vfiprintf_r+0x52>
 8007158:	980d      	ldr	r0, [sp, #52]	; 0x34
 800715a:	e70a      	b.n	8006f72 <_vfiprintf_r+0x56>
 800715c:	ab07      	add	r3, sp, #28
 800715e:	9300      	str	r3, [sp, #0]
 8007160:	0022      	movs	r2, r4
 8007162:	0029      	movs	r1, r5
 8007164:	0030      	movs	r0, r6
 8007166:	4b09      	ldr	r3, [pc, #36]	; (800718c <_vfiprintf_r+0x270>)
 8007168:	f000 f882 	bl	8007270 <_printf_i>
 800716c:	e7e3      	b.n	8007136 <_vfiprintf_r+0x21a>
 800716e:	46c0      	nop			; (mov r8, r8)
 8007170:	08008c50 	.word	0x08008c50
 8007174:	08008c70 	.word	0x08008c70
 8007178:	08008c30 	.word	0x08008c30
 800717c:	08008bfc 	.word	0x08008bfc
 8007180:	08008c02 	.word	0x08008c02
 8007184:	08008c06 	.word	0x08008c06
 8007188:	00000000 	.word	0x00000000
 800718c:	08006ef9 	.word	0x08006ef9

08007190 <_printf_common>:
 8007190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007192:	0015      	movs	r5, r2
 8007194:	9301      	str	r3, [sp, #4]
 8007196:	688a      	ldr	r2, [r1, #8]
 8007198:	690b      	ldr	r3, [r1, #16]
 800719a:	000c      	movs	r4, r1
 800719c:	9000      	str	r0, [sp, #0]
 800719e:	4293      	cmp	r3, r2
 80071a0:	da00      	bge.n	80071a4 <_printf_common+0x14>
 80071a2:	0013      	movs	r3, r2
 80071a4:	0022      	movs	r2, r4
 80071a6:	602b      	str	r3, [r5, #0]
 80071a8:	3243      	adds	r2, #67	; 0x43
 80071aa:	7812      	ldrb	r2, [r2, #0]
 80071ac:	2a00      	cmp	r2, #0
 80071ae:	d001      	beq.n	80071b4 <_printf_common+0x24>
 80071b0:	3301      	adds	r3, #1
 80071b2:	602b      	str	r3, [r5, #0]
 80071b4:	6823      	ldr	r3, [r4, #0]
 80071b6:	069b      	lsls	r3, r3, #26
 80071b8:	d502      	bpl.n	80071c0 <_printf_common+0x30>
 80071ba:	682b      	ldr	r3, [r5, #0]
 80071bc:	3302      	adds	r3, #2
 80071be:	602b      	str	r3, [r5, #0]
 80071c0:	6822      	ldr	r2, [r4, #0]
 80071c2:	2306      	movs	r3, #6
 80071c4:	0017      	movs	r7, r2
 80071c6:	401f      	ands	r7, r3
 80071c8:	421a      	tst	r2, r3
 80071ca:	d027      	beq.n	800721c <_printf_common+0x8c>
 80071cc:	0023      	movs	r3, r4
 80071ce:	3343      	adds	r3, #67	; 0x43
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	1e5a      	subs	r2, r3, #1
 80071d4:	4193      	sbcs	r3, r2
 80071d6:	6822      	ldr	r2, [r4, #0]
 80071d8:	0692      	lsls	r2, r2, #26
 80071da:	d430      	bmi.n	800723e <_printf_common+0xae>
 80071dc:	0022      	movs	r2, r4
 80071de:	9901      	ldr	r1, [sp, #4]
 80071e0:	9800      	ldr	r0, [sp, #0]
 80071e2:	9e08      	ldr	r6, [sp, #32]
 80071e4:	3243      	adds	r2, #67	; 0x43
 80071e6:	47b0      	blx	r6
 80071e8:	1c43      	adds	r3, r0, #1
 80071ea:	d025      	beq.n	8007238 <_printf_common+0xa8>
 80071ec:	2306      	movs	r3, #6
 80071ee:	6820      	ldr	r0, [r4, #0]
 80071f0:	682a      	ldr	r2, [r5, #0]
 80071f2:	68e1      	ldr	r1, [r4, #12]
 80071f4:	2500      	movs	r5, #0
 80071f6:	4003      	ands	r3, r0
 80071f8:	2b04      	cmp	r3, #4
 80071fa:	d103      	bne.n	8007204 <_printf_common+0x74>
 80071fc:	1a8d      	subs	r5, r1, r2
 80071fe:	43eb      	mvns	r3, r5
 8007200:	17db      	asrs	r3, r3, #31
 8007202:	401d      	ands	r5, r3
 8007204:	68a3      	ldr	r3, [r4, #8]
 8007206:	6922      	ldr	r2, [r4, #16]
 8007208:	4293      	cmp	r3, r2
 800720a:	dd01      	ble.n	8007210 <_printf_common+0x80>
 800720c:	1a9b      	subs	r3, r3, r2
 800720e:	18ed      	adds	r5, r5, r3
 8007210:	2700      	movs	r7, #0
 8007212:	42bd      	cmp	r5, r7
 8007214:	d120      	bne.n	8007258 <_printf_common+0xc8>
 8007216:	2000      	movs	r0, #0
 8007218:	e010      	b.n	800723c <_printf_common+0xac>
 800721a:	3701      	adds	r7, #1
 800721c:	68e3      	ldr	r3, [r4, #12]
 800721e:	682a      	ldr	r2, [r5, #0]
 8007220:	1a9b      	subs	r3, r3, r2
 8007222:	42bb      	cmp	r3, r7
 8007224:	ddd2      	ble.n	80071cc <_printf_common+0x3c>
 8007226:	0022      	movs	r2, r4
 8007228:	2301      	movs	r3, #1
 800722a:	9901      	ldr	r1, [sp, #4]
 800722c:	9800      	ldr	r0, [sp, #0]
 800722e:	9e08      	ldr	r6, [sp, #32]
 8007230:	3219      	adds	r2, #25
 8007232:	47b0      	blx	r6
 8007234:	1c43      	adds	r3, r0, #1
 8007236:	d1f0      	bne.n	800721a <_printf_common+0x8a>
 8007238:	2001      	movs	r0, #1
 800723a:	4240      	negs	r0, r0
 800723c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800723e:	2030      	movs	r0, #48	; 0x30
 8007240:	18e1      	adds	r1, r4, r3
 8007242:	3143      	adds	r1, #67	; 0x43
 8007244:	7008      	strb	r0, [r1, #0]
 8007246:	0021      	movs	r1, r4
 8007248:	1c5a      	adds	r2, r3, #1
 800724a:	3145      	adds	r1, #69	; 0x45
 800724c:	7809      	ldrb	r1, [r1, #0]
 800724e:	18a2      	adds	r2, r4, r2
 8007250:	3243      	adds	r2, #67	; 0x43
 8007252:	3302      	adds	r3, #2
 8007254:	7011      	strb	r1, [r2, #0]
 8007256:	e7c1      	b.n	80071dc <_printf_common+0x4c>
 8007258:	0022      	movs	r2, r4
 800725a:	2301      	movs	r3, #1
 800725c:	9901      	ldr	r1, [sp, #4]
 800725e:	9800      	ldr	r0, [sp, #0]
 8007260:	9e08      	ldr	r6, [sp, #32]
 8007262:	321a      	adds	r2, #26
 8007264:	47b0      	blx	r6
 8007266:	1c43      	adds	r3, r0, #1
 8007268:	d0e6      	beq.n	8007238 <_printf_common+0xa8>
 800726a:	3701      	adds	r7, #1
 800726c:	e7d1      	b.n	8007212 <_printf_common+0x82>
	...

08007270 <_printf_i>:
 8007270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007272:	b08b      	sub	sp, #44	; 0x2c
 8007274:	9206      	str	r2, [sp, #24]
 8007276:	000a      	movs	r2, r1
 8007278:	3243      	adds	r2, #67	; 0x43
 800727a:	9307      	str	r3, [sp, #28]
 800727c:	9005      	str	r0, [sp, #20]
 800727e:	9204      	str	r2, [sp, #16]
 8007280:	7e0a      	ldrb	r2, [r1, #24]
 8007282:	000c      	movs	r4, r1
 8007284:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007286:	2a78      	cmp	r2, #120	; 0x78
 8007288:	d806      	bhi.n	8007298 <_printf_i+0x28>
 800728a:	2a62      	cmp	r2, #98	; 0x62
 800728c:	d808      	bhi.n	80072a0 <_printf_i+0x30>
 800728e:	2a00      	cmp	r2, #0
 8007290:	d100      	bne.n	8007294 <_printf_i+0x24>
 8007292:	e0c0      	b.n	8007416 <_printf_i+0x1a6>
 8007294:	2a58      	cmp	r2, #88	; 0x58
 8007296:	d052      	beq.n	800733e <_printf_i+0xce>
 8007298:	0026      	movs	r6, r4
 800729a:	3642      	adds	r6, #66	; 0x42
 800729c:	7032      	strb	r2, [r6, #0]
 800729e:	e022      	b.n	80072e6 <_printf_i+0x76>
 80072a0:	0010      	movs	r0, r2
 80072a2:	3863      	subs	r0, #99	; 0x63
 80072a4:	2815      	cmp	r0, #21
 80072a6:	d8f7      	bhi.n	8007298 <_printf_i+0x28>
 80072a8:	f7f8 ff2e 	bl	8000108 <__gnu_thumb1_case_shi>
 80072ac:	001f0016 	.word	0x001f0016
 80072b0:	fff6fff6 	.word	0xfff6fff6
 80072b4:	fff6fff6 	.word	0xfff6fff6
 80072b8:	fff6001f 	.word	0xfff6001f
 80072bc:	fff6fff6 	.word	0xfff6fff6
 80072c0:	00a8fff6 	.word	0x00a8fff6
 80072c4:	009a0036 	.word	0x009a0036
 80072c8:	fff6fff6 	.word	0xfff6fff6
 80072cc:	fff600b9 	.word	0xfff600b9
 80072d0:	fff60036 	.word	0xfff60036
 80072d4:	009efff6 	.word	0x009efff6
 80072d8:	0026      	movs	r6, r4
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	3642      	adds	r6, #66	; 0x42
 80072de:	1d11      	adds	r1, r2, #4
 80072e0:	6019      	str	r1, [r3, #0]
 80072e2:	6813      	ldr	r3, [r2, #0]
 80072e4:	7033      	strb	r3, [r6, #0]
 80072e6:	2301      	movs	r3, #1
 80072e8:	e0a7      	b.n	800743a <_printf_i+0x1ca>
 80072ea:	6808      	ldr	r0, [r1, #0]
 80072ec:	6819      	ldr	r1, [r3, #0]
 80072ee:	1d0a      	adds	r2, r1, #4
 80072f0:	0605      	lsls	r5, r0, #24
 80072f2:	d50b      	bpl.n	800730c <_printf_i+0x9c>
 80072f4:	680d      	ldr	r5, [r1, #0]
 80072f6:	601a      	str	r2, [r3, #0]
 80072f8:	2d00      	cmp	r5, #0
 80072fa:	da03      	bge.n	8007304 <_printf_i+0x94>
 80072fc:	232d      	movs	r3, #45	; 0x2d
 80072fe:	9a04      	ldr	r2, [sp, #16]
 8007300:	426d      	negs	r5, r5
 8007302:	7013      	strb	r3, [r2, #0]
 8007304:	4b61      	ldr	r3, [pc, #388]	; (800748c <_printf_i+0x21c>)
 8007306:	270a      	movs	r7, #10
 8007308:	9303      	str	r3, [sp, #12]
 800730a:	e032      	b.n	8007372 <_printf_i+0x102>
 800730c:	680d      	ldr	r5, [r1, #0]
 800730e:	601a      	str	r2, [r3, #0]
 8007310:	0641      	lsls	r1, r0, #25
 8007312:	d5f1      	bpl.n	80072f8 <_printf_i+0x88>
 8007314:	b22d      	sxth	r5, r5
 8007316:	e7ef      	b.n	80072f8 <_printf_i+0x88>
 8007318:	680d      	ldr	r5, [r1, #0]
 800731a:	6819      	ldr	r1, [r3, #0]
 800731c:	1d08      	adds	r0, r1, #4
 800731e:	6018      	str	r0, [r3, #0]
 8007320:	062e      	lsls	r6, r5, #24
 8007322:	d501      	bpl.n	8007328 <_printf_i+0xb8>
 8007324:	680d      	ldr	r5, [r1, #0]
 8007326:	e003      	b.n	8007330 <_printf_i+0xc0>
 8007328:	066d      	lsls	r5, r5, #25
 800732a:	d5fb      	bpl.n	8007324 <_printf_i+0xb4>
 800732c:	680d      	ldr	r5, [r1, #0]
 800732e:	b2ad      	uxth	r5, r5
 8007330:	4b56      	ldr	r3, [pc, #344]	; (800748c <_printf_i+0x21c>)
 8007332:	270a      	movs	r7, #10
 8007334:	9303      	str	r3, [sp, #12]
 8007336:	2a6f      	cmp	r2, #111	; 0x6f
 8007338:	d117      	bne.n	800736a <_printf_i+0xfa>
 800733a:	2708      	movs	r7, #8
 800733c:	e015      	b.n	800736a <_printf_i+0xfa>
 800733e:	3145      	adds	r1, #69	; 0x45
 8007340:	700a      	strb	r2, [r1, #0]
 8007342:	4a52      	ldr	r2, [pc, #328]	; (800748c <_printf_i+0x21c>)
 8007344:	9203      	str	r2, [sp, #12]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	6821      	ldr	r1, [r4, #0]
 800734a:	ca20      	ldmia	r2!, {r5}
 800734c:	601a      	str	r2, [r3, #0]
 800734e:	0608      	lsls	r0, r1, #24
 8007350:	d550      	bpl.n	80073f4 <_printf_i+0x184>
 8007352:	07cb      	lsls	r3, r1, #31
 8007354:	d502      	bpl.n	800735c <_printf_i+0xec>
 8007356:	2320      	movs	r3, #32
 8007358:	4319      	orrs	r1, r3
 800735a:	6021      	str	r1, [r4, #0]
 800735c:	2710      	movs	r7, #16
 800735e:	2d00      	cmp	r5, #0
 8007360:	d103      	bne.n	800736a <_printf_i+0xfa>
 8007362:	2320      	movs	r3, #32
 8007364:	6822      	ldr	r2, [r4, #0]
 8007366:	439a      	bics	r2, r3
 8007368:	6022      	str	r2, [r4, #0]
 800736a:	0023      	movs	r3, r4
 800736c:	2200      	movs	r2, #0
 800736e:	3343      	adds	r3, #67	; 0x43
 8007370:	701a      	strb	r2, [r3, #0]
 8007372:	6863      	ldr	r3, [r4, #4]
 8007374:	60a3      	str	r3, [r4, #8]
 8007376:	2b00      	cmp	r3, #0
 8007378:	db03      	blt.n	8007382 <_printf_i+0x112>
 800737a:	2204      	movs	r2, #4
 800737c:	6821      	ldr	r1, [r4, #0]
 800737e:	4391      	bics	r1, r2
 8007380:	6021      	str	r1, [r4, #0]
 8007382:	2d00      	cmp	r5, #0
 8007384:	d102      	bne.n	800738c <_printf_i+0x11c>
 8007386:	9e04      	ldr	r6, [sp, #16]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00c      	beq.n	80073a6 <_printf_i+0x136>
 800738c:	9e04      	ldr	r6, [sp, #16]
 800738e:	0028      	movs	r0, r5
 8007390:	0039      	movs	r1, r7
 8007392:	f7f8 ff49 	bl	8000228 <__aeabi_uidivmod>
 8007396:	9b03      	ldr	r3, [sp, #12]
 8007398:	3e01      	subs	r6, #1
 800739a:	5c5b      	ldrb	r3, [r3, r1]
 800739c:	7033      	strb	r3, [r6, #0]
 800739e:	002b      	movs	r3, r5
 80073a0:	0005      	movs	r5, r0
 80073a2:	429f      	cmp	r7, r3
 80073a4:	d9f3      	bls.n	800738e <_printf_i+0x11e>
 80073a6:	2f08      	cmp	r7, #8
 80073a8:	d109      	bne.n	80073be <_printf_i+0x14e>
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	07db      	lsls	r3, r3, #31
 80073ae:	d506      	bpl.n	80073be <_printf_i+0x14e>
 80073b0:	6863      	ldr	r3, [r4, #4]
 80073b2:	6922      	ldr	r2, [r4, #16]
 80073b4:	4293      	cmp	r3, r2
 80073b6:	dc02      	bgt.n	80073be <_printf_i+0x14e>
 80073b8:	2330      	movs	r3, #48	; 0x30
 80073ba:	3e01      	subs	r6, #1
 80073bc:	7033      	strb	r3, [r6, #0]
 80073be:	9b04      	ldr	r3, [sp, #16]
 80073c0:	1b9b      	subs	r3, r3, r6
 80073c2:	6123      	str	r3, [r4, #16]
 80073c4:	9b07      	ldr	r3, [sp, #28]
 80073c6:	0021      	movs	r1, r4
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	9805      	ldr	r0, [sp, #20]
 80073cc:	9b06      	ldr	r3, [sp, #24]
 80073ce:	aa09      	add	r2, sp, #36	; 0x24
 80073d0:	f7ff fede 	bl	8007190 <_printf_common>
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	d135      	bne.n	8007444 <_printf_i+0x1d4>
 80073d8:	2001      	movs	r0, #1
 80073da:	4240      	negs	r0, r0
 80073dc:	b00b      	add	sp, #44	; 0x2c
 80073de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073e0:	2220      	movs	r2, #32
 80073e2:	6809      	ldr	r1, [r1, #0]
 80073e4:	430a      	orrs	r2, r1
 80073e6:	6022      	str	r2, [r4, #0]
 80073e8:	0022      	movs	r2, r4
 80073ea:	2178      	movs	r1, #120	; 0x78
 80073ec:	3245      	adds	r2, #69	; 0x45
 80073ee:	7011      	strb	r1, [r2, #0]
 80073f0:	4a27      	ldr	r2, [pc, #156]	; (8007490 <_printf_i+0x220>)
 80073f2:	e7a7      	b.n	8007344 <_printf_i+0xd4>
 80073f4:	0648      	lsls	r0, r1, #25
 80073f6:	d5ac      	bpl.n	8007352 <_printf_i+0xe2>
 80073f8:	b2ad      	uxth	r5, r5
 80073fa:	e7aa      	b.n	8007352 <_printf_i+0xe2>
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	680d      	ldr	r5, [r1, #0]
 8007400:	1d10      	adds	r0, r2, #4
 8007402:	6949      	ldr	r1, [r1, #20]
 8007404:	6018      	str	r0, [r3, #0]
 8007406:	6813      	ldr	r3, [r2, #0]
 8007408:	062e      	lsls	r6, r5, #24
 800740a:	d501      	bpl.n	8007410 <_printf_i+0x1a0>
 800740c:	6019      	str	r1, [r3, #0]
 800740e:	e002      	b.n	8007416 <_printf_i+0x1a6>
 8007410:	066d      	lsls	r5, r5, #25
 8007412:	d5fb      	bpl.n	800740c <_printf_i+0x19c>
 8007414:	8019      	strh	r1, [r3, #0]
 8007416:	2300      	movs	r3, #0
 8007418:	9e04      	ldr	r6, [sp, #16]
 800741a:	6123      	str	r3, [r4, #16]
 800741c:	e7d2      	b.n	80073c4 <_printf_i+0x154>
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	1d11      	adds	r1, r2, #4
 8007422:	6019      	str	r1, [r3, #0]
 8007424:	6816      	ldr	r6, [r2, #0]
 8007426:	2100      	movs	r1, #0
 8007428:	0030      	movs	r0, r6
 800742a:	6862      	ldr	r2, [r4, #4]
 800742c:	f000 fb66 	bl	8007afc <memchr>
 8007430:	2800      	cmp	r0, #0
 8007432:	d001      	beq.n	8007438 <_printf_i+0x1c8>
 8007434:	1b80      	subs	r0, r0, r6
 8007436:	6060      	str	r0, [r4, #4]
 8007438:	6863      	ldr	r3, [r4, #4]
 800743a:	6123      	str	r3, [r4, #16]
 800743c:	2300      	movs	r3, #0
 800743e:	9a04      	ldr	r2, [sp, #16]
 8007440:	7013      	strb	r3, [r2, #0]
 8007442:	e7bf      	b.n	80073c4 <_printf_i+0x154>
 8007444:	6923      	ldr	r3, [r4, #16]
 8007446:	0032      	movs	r2, r6
 8007448:	9906      	ldr	r1, [sp, #24]
 800744a:	9805      	ldr	r0, [sp, #20]
 800744c:	9d07      	ldr	r5, [sp, #28]
 800744e:	47a8      	blx	r5
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	d0c1      	beq.n	80073d8 <_printf_i+0x168>
 8007454:	6823      	ldr	r3, [r4, #0]
 8007456:	079b      	lsls	r3, r3, #30
 8007458:	d415      	bmi.n	8007486 <_printf_i+0x216>
 800745a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800745c:	68e0      	ldr	r0, [r4, #12]
 800745e:	4298      	cmp	r0, r3
 8007460:	dabc      	bge.n	80073dc <_printf_i+0x16c>
 8007462:	0018      	movs	r0, r3
 8007464:	e7ba      	b.n	80073dc <_printf_i+0x16c>
 8007466:	0022      	movs	r2, r4
 8007468:	2301      	movs	r3, #1
 800746a:	9906      	ldr	r1, [sp, #24]
 800746c:	9805      	ldr	r0, [sp, #20]
 800746e:	9e07      	ldr	r6, [sp, #28]
 8007470:	3219      	adds	r2, #25
 8007472:	47b0      	blx	r6
 8007474:	1c43      	adds	r3, r0, #1
 8007476:	d0af      	beq.n	80073d8 <_printf_i+0x168>
 8007478:	3501      	adds	r5, #1
 800747a:	68e3      	ldr	r3, [r4, #12]
 800747c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800747e:	1a9b      	subs	r3, r3, r2
 8007480:	42ab      	cmp	r3, r5
 8007482:	dcf0      	bgt.n	8007466 <_printf_i+0x1f6>
 8007484:	e7e9      	b.n	800745a <_printf_i+0x1ea>
 8007486:	2500      	movs	r5, #0
 8007488:	e7f7      	b.n	800747a <_printf_i+0x20a>
 800748a:	46c0      	nop			; (mov r8, r8)
 800748c:	08008c0d 	.word	0x08008c0d
 8007490:	08008c1e 	.word	0x08008c1e

08007494 <siprintf>:
 8007494:	b40e      	push	{r1, r2, r3}
 8007496:	b500      	push	{lr}
 8007498:	490b      	ldr	r1, [pc, #44]	; (80074c8 <siprintf+0x34>)
 800749a:	b09c      	sub	sp, #112	; 0x70
 800749c:	ab1d      	add	r3, sp, #116	; 0x74
 800749e:	9002      	str	r0, [sp, #8]
 80074a0:	9006      	str	r0, [sp, #24]
 80074a2:	9107      	str	r1, [sp, #28]
 80074a4:	9104      	str	r1, [sp, #16]
 80074a6:	4809      	ldr	r0, [pc, #36]	; (80074cc <siprintf+0x38>)
 80074a8:	4909      	ldr	r1, [pc, #36]	; (80074d0 <siprintf+0x3c>)
 80074aa:	cb04      	ldmia	r3!, {r2}
 80074ac:	9105      	str	r1, [sp, #20]
 80074ae:	6800      	ldr	r0, [r0, #0]
 80074b0:	a902      	add	r1, sp, #8
 80074b2:	9301      	str	r3, [sp, #4]
 80074b4:	f000 fc70 	bl	8007d98 <_svfiprintf_r>
 80074b8:	2300      	movs	r3, #0
 80074ba:	9a02      	ldr	r2, [sp, #8]
 80074bc:	7013      	strb	r3, [r2, #0]
 80074be:	b01c      	add	sp, #112	; 0x70
 80074c0:	bc08      	pop	{r3}
 80074c2:	b003      	add	sp, #12
 80074c4:	4718      	bx	r3
 80074c6:	46c0      	nop			; (mov r8, r8)
 80074c8:	7fffffff 	.word	0x7fffffff
 80074cc:	200000dc 	.word	0x200000dc
 80074d0:	ffff0208 	.word	0xffff0208

080074d4 <__swbuf_r>:
 80074d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074d6:	0005      	movs	r5, r0
 80074d8:	000e      	movs	r6, r1
 80074da:	0014      	movs	r4, r2
 80074dc:	2800      	cmp	r0, #0
 80074de:	d004      	beq.n	80074ea <__swbuf_r+0x16>
 80074e0:	6983      	ldr	r3, [r0, #24]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d101      	bne.n	80074ea <__swbuf_r+0x16>
 80074e6:	f000 f9f9 	bl	80078dc <__sinit>
 80074ea:	4b22      	ldr	r3, [pc, #136]	; (8007574 <__swbuf_r+0xa0>)
 80074ec:	429c      	cmp	r4, r3
 80074ee:	d12e      	bne.n	800754e <__swbuf_r+0x7a>
 80074f0:	686c      	ldr	r4, [r5, #4]
 80074f2:	69a3      	ldr	r3, [r4, #24]
 80074f4:	60a3      	str	r3, [r4, #8]
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	071b      	lsls	r3, r3, #28
 80074fa:	d532      	bpl.n	8007562 <__swbuf_r+0x8e>
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d02f      	beq.n	8007562 <__swbuf_r+0x8e>
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	6922      	ldr	r2, [r4, #16]
 8007506:	b2f7      	uxtb	r7, r6
 8007508:	1a98      	subs	r0, r3, r2
 800750a:	6963      	ldr	r3, [r4, #20]
 800750c:	b2f6      	uxtb	r6, r6
 800750e:	4283      	cmp	r3, r0
 8007510:	dc05      	bgt.n	800751e <__swbuf_r+0x4a>
 8007512:	0021      	movs	r1, r4
 8007514:	0028      	movs	r0, r5
 8007516:	f000 f93f 	bl	8007798 <_fflush_r>
 800751a:	2800      	cmp	r0, #0
 800751c:	d127      	bne.n	800756e <__swbuf_r+0x9a>
 800751e:	68a3      	ldr	r3, [r4, #8]
 8007520:	3001      	adds	r0, #1
 8007522:	3b01      	subs	r3, #1
 8007524:	60a3      	str	r3, [r4, #8]
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	6022      	str	r2, [r4, #0]
 800752c:	701f      	strb	r7, [r3, #0]
 800752e:	6963      	ldr	r3, [r4, #20]
 8007530:	4283      	cmp	r3, r0
 8007532:	d004      	beq.n	800753e <__swbuf_r+0x6a>
 8007534:	89a3      	ldrh	r3, [r4, #12]
 8007536:	07db      	lsls	r3, r3, #31
 8007538:	d507      	bpl.n	800754a <__swbuf_r+0x76>
 800753a:	2e0a      	cmp	r6, #10
 800753c:	d105      	bne.n	800754a <__swbuf_r+0x76>
 800753e:	0021      	movs	r1, r4
 8007540:	0028      	movs	r0, r5
 8007542:	f000 f929 	bl	8007798 <_fflush_r>
 8007546:	2800      	cmp	r0, #0
 8007548:	d111      	bne.n	800756e <__swbuf_r+0x9a>
 800754a:	0030      	movs	r0, r6
 800754c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800754e:	4b0a      	ldr	r3, [pc, #40]	; (8007578 <__swbuf_r+0xa4>)
 8007550:	429c      	cmp	r4, r3
 8007552:	d101      	bne.n	8007558 <__swbuf_r+0x84>
 8007554:	68ac      	ldr	r4, [r5, #8]
 8007556:	e7cc      	b.n	80074f2 <__swbuf_r+0x1e>
 8007558:	4b08      	ldr	r3, [pc, #32]	; (800757c <__swbuf_r+0xa8>)
 800755a:	429c      	cmp	r4, r3
 800755c:	d1c9      	bne.n	80074f2 <__swbuf_r+0x1e>
 800755e:	68ec      	ldr	r4, [r5, #12]
 8007560:	e7c7      	b.n	80074f2 <__swbuf_r+0x1e>
 8007562:	0021      	movs	r1, r4
 8007564:	0028      	movs	r0, r5
 8007566:	f000 f80b 	bl	8007580 <__swsetup_r>
 800756a:	2800      	cmp	r0, #0
 800756c:	d0c9      	beq.n	8007502 <__swbuf_r+0x2e>
 800756e:	2601      	movs	r6, #1
 8007570:	4276      	negs	r6, r6
 8007572:	e7ea      	b.n	800754a <__swbuf_r+0x76>
 8007574:	08008c50 	.word	0x08008c50
 8007578:	08008c70 	.word	0x08008c70
 800757c:	08008c30 	.word	0x08008c30

08007580 <__swsetup_r>:
 8007580:	4b37      	ldr	r3, [pc, #220]	; (8007660 <__swsetup_r+0xe0>)
 8007582:	b570      	push	{r4, r5, r6, lr}
 8007584:	681d      	ldr	r5, [r3, #0]
 8007586:	0006      	movs	r6, r0
 8007588:	000c      	movs	r4, r1
 800758a:	2d00      	cmp	r5, #0
 800758c:	d005      	beq.n	800759a <__swsetup_r+0x1a>
 800758e:	69ab      	ldr	r3, [r5, #24]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d102      	bne.n	800759a <__swsetup_r+0x1a>
 8007594:	0028      	movs	r0, r5
 8007596:	f000 f9a1 	bl	80078dc <__sinit>
 800759a:	4b32      	ldr	r3, [pc, #200]	; (8007664 <__swsetup_r+0xe4>)
 800759c:	429c      	cmp	r4, r3
 800759e:	d10f      	bne.n	80075c0 <__swsetup_r+0x40>
 80075a0:	686c      	ldr	r4, [r5, #4]
 80075a2:	230c      	movs	r3, #12
 80075a4:	5ee2      	ldrsh	r2, [r4, r3]
 80075a6:	b293      	uxth	r3, r2
 80075a8:	0711      	lsls	r1, r2, #28
 80075aa:	d42d      	bmi.n	8007608 <__swsetup_r+0x88>
 80075ac:	06d9      	lsls	r1, r3, #27
 80075ae:	d411      	bmi.n	80075d4 <__swsetup_r+0x54>
 80075b0:	2309      	movs	r3, #9
 80075b2:	2001      	movs	r0, #1
 80075b4:	6033      	str	r3, [r6, #0]
 80075b6:	3337      	adds	r3, #55	; 0x37
 80075b8:	4313      	orrs	r3, r2
 80075ba:	81a3      	strh	r3, [r4, #12]
 80075bc:	4240      	negs	r0, r0
 80075be:	bd70      	pop	{r4, r5, r6, pc}
 80075c0:	4b29      	ldr	r3, [pc, #164]	; (8007668 <__swsetup_r+0xe8>)
 80075c2:	429c      	cmp	r4, r3
 80075c4:	d101      	bne.n	80075ca <__swsetup_r+0x4a>
 80075c6:	68ac      	ldr	r4, [r5, #8]
 80075c8:	e7eb      	b.n	80075a2 <__swsetup_r+0x22>
 80075ca:	4b28      	ldr	r3, [pc, #160]	; (800766c <__swsetup_r+0xec>)
 80075cc:	429c      	cmp	r4, r3
 80075ce:	d1e8      	bne.n	80075a2 <__swsetup_r+0x22>
 80075d0:	68ec      	ldr	r4, [r5, #12]
 80075d2:	e7e6      	b.n	80075a2 <__swsetup_r+0x22>
 80075d4:	075b      	lsls	r3, r3, #29
 80075d6:	d513      	bpl.n	8007600 <__swsetup_r+0x80>
 80075d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075da:	2900      	cmp	r1, #0
 80075dc:	d008      	beq.n	80075f0 <__swsetup_r+0x70>
 80075de:	0023      	movs	r3, r4
 80075e0:	3344      	adds	r3, #68	; 0x44
 80075e2:	4299      	cmp	r1, r3
 80075e4:	d002      	beq.n	80075ec <__swsetup_r+0x6c>
 80075e6:	0030      	movs	r0, r6
 80075e8:	f000 faa6 	bl	8007b38 <_free_r>
 80075ec:	2300      	movs	r3, #0
 80075ee:	6363      	str	r3, [r4, #52]	; 0x34
 80075f0:	2224      	movs	r2, #36	; 0x24
 80075f2:	89a3      	ldrh	r3, [r4, #12]
 80075f4:	4393      	bics	r3, r2
 80075f6:	81a3      	strh	r3, [r4, #12]
 80075f8:	2300      	movs	r3, #0
 80075fa:	6063      	str	r3, [r4, #4]
 80075fc:	6923      	ldr	r3, [r4, #16]
 80075fe:	6023      	str	r3, [r4, #0]
 8007600:	2308      	movs	r3, #8
 8007602:	89a2      	ldrh	r2, [r4, #12]
 8007604:	4313      	orrs	r3, r2
 8007606:	81a3      	strh	r3, [r4, #12]
 8007608:	6923      	ldr	r3, [r4, #16]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d10b      	bne.n	8007626 <__swsetup_r+0xa6>
 800760e:	21a0      	movs	r1, #160	; 0xa0
 8007610:	2280      	movs	r2, #128	; 0x80
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	0089      	lsls	r1, r1, #2
 8007616:	0092      	lsls	r2, r2, #2
 8007618:	400b      	ands	r3, r1
 800761a:	4293      	cmp	r3, r2
 800761c:	d003      	beq.n	8007626 <__swsetup_r+0xa6>
 800761e:	0021      	movs	r1, r4
 8007620:	0030      	movs	r0, r6
 8007622:	f000 fa27 	bl	8007a74 <__smakebuf_r>
 8007626:	220c      	movs	r2, #12
 8007628:	5ea3      	ldrsh	r3, [r4, r2]
 800762a:	2001      	movs	r0, #1
 800762c:	001a      	movs	r2, r3
 800762e:	b299      	uxth	r1, r3
 8007630:	4002      	ands	r2, r0
 8007632:	4203      	tst	r3, r0
 8007634:	d00f      	beq.n	8007656 <__swsetup_r+0xd6>
 8007636:	2200      	movs	r2, #0
 8007638:	60a2      	str	r2, [r4, #8]
 800763a:	6962      	ldr	r2, [r4, #20]
 800763c:	4252      	negs	r2, r2
 800763e:	61a2      	str	r2, [r4, #24]
 8007640:	2000      	movs	r0, #0
 8007642:	6922      	ldr	r2, [r4, #16]
 8007644:	4282      	cmp	r2, r0
 8007646:	d1ba      	bne.n	80075be <__swsetup_r+0x3e>
 8007648:	060a      	lsls	r2, r1, #24
 800764a:	d5b8      	bpl.n	80075be <__swsetup_r+0x3e>
 800764c:	2240      	movs	r2, #64	; 0x40
 800764e:	4313      	orrs	r3, r2
 8007650:	81a3      	strh	r3, [r4, #12]
 8007652:	3801      	subs	r0, #1
 8007654:	e7b3      	b.n	80075be <__swsetup_r+0x3e>
 8007656:	0788      	lsls	r0, r1, #30
 8007658:	d400      	bmi.n	800765c <__swsetup_r+0xdc>
 800765a:	6962      	ldr	r2, [r4, #20]
 800765c:	60a2      	str	r2, [r4, #8]
 800765e:	e7ef      	b.n	8007640 <__swsetup_r+0xc0>
 8007660:	200000dc 	.word	0x200000dc
 8007664:	08008c50 	.word	0x08008c50
 8007668:	08008c70 	.word	0x08008c70
 800766c:	08008c30 	.word	0x08008c30

08007670 <abort>:
 8007670:	2006      	movs	r0, #6
 8007672:	b510      	push	{r4, lr}
 8007674:	f000 fccc 	bl	8008010 <raise>
 8007678:	2001      	movs	r0, #1
 800767a:	f000 ff81 	bl	8008580 <_exit>
	...

08007680 <__sflush_r>:
 8007680:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007682:	898b      	ldrh	r3, [r1, #12]
 8007684:	0005      	movs	r5, r0
 8007686:	000c      	movs	r4, r1
 8007688:	071a      	lsls	r2, r3, #28
 800768a:	d45f      	bmi.n	800774c <__sflush_r+0xcc>
 800768c:	684a      	ldr	r2, [r1, #4]
 800768e:	2a00      	cmp	r2, #0
 8007690:	dc04      	bgt.n	800769c <__sflush_r+0x1c>
 8007692:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8007694:	2a00      	cmp	r2, #0
 8007696:	dc01      	bgt.n	800769c <__sflush_r+0x1c>
 8007698:	2000      	movs	r0, #0
 800769a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800769c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800769e:	2f00      	cmp	r7, #0
 80076a0:	d0fa      	beq.n	8007698 <__sflush_r+0x18>
 80076a2:	2200      	movs	r2, #0
 80076a4:	2180      	movs	r1, #128	; 0x80
 80076a6:	682e      	ldr	r6, [r5, #0]
 80076a8:	602a      	str	r2, [r5, #0]
 80076aa:	001a      	movs	r2, r3
 80076ac:	0149      	lsls	r1, r1, #5
 80076ae:	400a      	ands	r2, r1
 80076b0:	420b      	tst	r3, r1
 80076b2:	d034      	beq.n	800771e <__sflush_r+0x9e>
 80076b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	075b      	lsls	r3, r3, #29
 80076ba:	d506      	bpl.n	80076ca <__sflush_r+0x4a>
 80076bc:	6863      	ldr	r3, [r4, #4]
 80076be:	1ac0      	subs	r0, r0, r3
 80076c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <__sflush_r+0x4a>
 80076c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80076c8:	1ac0      	subs	r0, r0, r3
 80076ca:	0002      	movs	r2, r0
 80076cc:	6a21      	ldr	r1, [r4, #32]
 80076ce:	2300      	movs	r3, #0
 80076d0:	0028      	movs	r0, r5
 80076d2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80076d4:	47b8      	blx	r7
 80076d6:	89a1      	ldrh	r1, [r4, #12]
 80076d8:	1c43      	adds	r3, r0, #1
 80076da:	d106      	bne.n	80076ea <__sflush_r+0x6a>
 80076dc:	682b      	ldr	r3, [r5, #0]
 80076de:	2b1d      	cmp	r3, #29
 80076e0:	d831      	bhi.n	8007746 <__sflush_r+0xc6>
 80076e2:	4a2c      	ldr	r2, [pc, #176]	; (8007794 <__sflush_r+0x114>)
 80076e4:	40da      	lsrs	r2, r3
 80076e6:	07d3      	lsls	r3, r2, #31
 80076e8:	d52d      	bpl.n	8007746 <__sflush_r+0xc6>
 80076ea:	2300      	movs	r3, #0
 80076ec:	6063      	str	r3, [r4, #4]
 80076ee:	6923      	ldr	r3, [r4, #16]
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	04cb      	lsls	r3, r1, #19
 80076f4:	d505      	bpl.n	8007702 <__sflush_r+0x82>
 80076f6:	1c43      	adds	r3, r0, #1
 80076f8:	d102      	bne.n	8007700 <__sflush_r+0x80>
 80076fa:	682b      	ldr	r3, [r5, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d100      	bne.n	8007702 <__sflush_r+0x82>
 8007700:	6560      	str	r0, [r4, #84]	; 0x54
 8007702:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007704:	602e      	str	r6, [r5, #0]
 8007706:	2900      	cmp	r1, #0
 8007708:	d0c6      	beq.n	8007698 <__sflush_r+0x18>
 800770a:	0023      	movs	r3, r4
 800770c:	3344      	adds	r3, #68	; 0x44
 800770e:	4299      	cmp	r1, r3
 8007710:	d002      	beq.n	8007718 <__sflush_r+0x98>
 8007712:	0028      	movs	r0, r5
 8007714:	f000 fa10 	bl	8007b38 <_free_r>
 8007718:	2000      	movs	r0, #0
 800771a:	6360      	str	r0, [r4, #52]	; 0x34
 800771c:	e7bd      	b.n	800769a <__sflush_r+0x1a>
 800771e:	2301      	movs	r3, #1
 8007720:	0028      	movs	r0, r5
 8007722:	6a21      	ldr	r1, [r4, #32]
 8007724:	47b8      	blx	r7
 8007726:	1c43      	adds	r3, r0, #1
 8007728:	d1c5      	bne.n	80076b6 <__sflush_r+0x36>
 800772a:	682b      	ldr	r3, [r5, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d0c2      	beq.n	80076b6 <__sflush_r+0x36>
 8007730:	2b1d      	cmp	r3, #29
 8007732:	d001      	beq.n	8007738 <__sflush_r+0xb8>
 8007734:	2b16      	cmp	r3, #22
 8007736:	d101      	bne.n	800773c <__sflush_r+0xbc>
 8007738:	602e      	str	r6, [r5, #0]
 800773a:	e7ad      	b.n	8007698 <__sflush_r+0x18>
 800773c:	2340      	movs	r3, #64	; 0x40
 800773e:	89a2      	ldrh	r2, [r4, #12]
 8007740:	4313      	orrs	r3, r2
 8007742:	81a3      	strh	r3, [r4, #12]
 8007744:	e7a9      	b.n	800769a <__sflush_r+0x1a>
 8007746:	2340      	movs	r3, #64	; 0x40
 8007748:	430b      	orrs	r3, r1
 800774a:	e7fa      	b.n	8007742 <__sflush_r+0xc2>
 800774c:	690f      	ldr	r7, [r1, #16]
 800774e:	2f00      	cmp	r7, #0
 8007750:	d0a2      	beq.n	8007698 <__sflush_r+0x18>
 8007752:	680a      	ldr	r2, [r1, #0]
 8007754:	600f      	str	r7, [r1, #0]
 8007756:	1bd2      	subs	r2, r2, r7
 8007758:	9201      	str	r2, [sp, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	079b      	lsls	r3, r3, #30
 800775e:	d100      	bne.n	8007762 <__sflush_r+0xe2>
 8007760:	694a      	ldr	r2, [r1, #20]
 8007762:	60a2      	str	r2, [r4, #8]
 8007764:	9b01      	ldr	r3, [sp, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	dc00      	bgt.n	800776c <__sflush_r+0xec>
 800776a:	e795      	b.n	8007698 <__sflush_r+0x18>
 800776c:	003a      	movs	r2, r7
 800776e:	0028      	movs	r0, r5
 8007770:	9b01      	ldr	r3, [sp, #4]
 8007772:	6a21      	ldr	r1, [r4, #32]
 8007774:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007776:	47b0      	blx	r6
 8007778:	2800      	cmp	r0, #0
 800777a:	dc06      	bgt.n	800778a <__sflush_r+0x10a>
 800777c:	2340      	movs	r3, #64	; 0x40
 800777e:	2001      	movs	r0, #1
 8007780:	89a2      	ldrh	r2, [r4, #12]
 8007782:	4240      	negs	r0, r0
 8007784:	4313      	orrs	r3, r2
 8007786:	81a3      	strh	r3, [r4, #12]
 8007788:	e787      	b.n	800769a <__sflush_r+0x1a>
 800778a:	9b01      	ldr	r3, [sp, #4]
 800778c:	183f      	adds	r7, r7, r0
 800778e:	1a1b      	subs	r3, r3, r0
 8007790:	9301      	str	r3, [sp, #4]
 8007792:	e7e7      	b.n	8007764 <__sflush_r+0xe4>
 8007794:	20400001 	.word	0x20400001

08007798 <_fflush_r>:
 8007798:	690b      	ldr	r3, [r1, #16]
 800779a:	b570      	push	{r4, r5, r6, lr}
 800779c:	0005      	movs	r5, r0
 800779e:	000c      	movs	r4, r1
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d102      	bne.n	80077aa <_fflush_r+0x12>
 80077a4:	2500      	movs	r5, #0
 80077a6:	0028      	movs	r0, r5
 80077a8:	bd70      	pop	{r4, r5, r6, pc}
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d004      	beq.n	80077b8 <_fflush_r+0x20>
 80077ae:	6983      	ldr	r3, [r0, #24]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <_fflush_r+0x20>
 80077b4:	f000 f892 	bl	80078dc <__sinit>
 80077b8:	4b14      	ldr	r3, [pc, #80]	; (800780c <_fflush_r+0x74>)
 80077ba:	429c      	cmp	r4, r3
 80077bc:	d11b      	bne.n	80077f6 <_fflush_r+0x5e>
 80077be:	686c      	ldr	r4, [r5, #4]
 80077c0:	220c      	movs	r2, #12
 80077c2:	5ea3      	ldrsh	r3, [r4, r2]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d0ed      	beq.n	80077a4 <_fflush_r+0xc>
 80077c8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077ca:	07d2      	lsls	r2, r2, #31
 80077cc:	d404      	bmi.n	80077d8 <_fflush_r+0x40>
 80077ce:	059b      	lsls	r3, r3, #22
 80077d0:	d402      	bmi.n	80077d8 <_fflush_r+0x40>
 80077d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077d4:	f000 f923 	bl	8007a1e <__retarget_lock_acquire_recursive>
 80077d8:	0028      	movs	r0, r5
 80077da:	0021      	movs	r1, r4
 80077dc:	f7ff ff50 	bl	8007680 <__sflush_r>
 80077e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077e2:	0005      	movs	r5, r0
 80077e4:	07db      	lsls	r3, r3, #31
 80077e6:	d4de      	bmi.n	80077a6 <_fflush_r+0xe>
 80077e8:	89a3      	ldrh	r3, [r4, #12]
 80077ea:	059b      	lsls	r3, r3, #22
 80077ec:	d4db      	bmi.n	80077a6 <_fflush_r+0xe>
 80077ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077f0:	f000 f916 	bl	8007a20 <__retarget_lock_release_recursive>
 80077f4:	e7d7      	b.n	80077a6 <_fflush_r+0xe>
 80077f6:	4b06      	ldr	r3, [pc, #24]	; (8007810 <_fflush_r+0x78>)
 80077f8:	429c      	cmp	r4, r3
 80077fa:	d101      	bne.n	8007800 <_fflush_r+0x68>
 80077fc:	68ac      	ldr	r4, [r5, #8]
 80077fe:	e7df      	b.n	80077c0 <_fflush_r+0x28>
 8007800:	4b04      	ldr	r3, [pc, #16]	; (8007814 <_fflush_r+0x7c>)
 8007802:	429c      	cmp	r4, r3
 8007804:	d1dc      	bne.n	80077c0 <_fflush_r+0x28>
 8007806:	68ec      	ldr	r4, [r5, #12]
 8007808:	e7da      	b.n	80077c0 <_fflush_r+0x28>
 800780a:	46c0      	nop			; (mov r8, r8)
 800780c:	08008c50 	.word	0x08008c50
 8007810:	08008c70 	.word	0x08008c70
 8007814:	08008c30 	.word	0x08008c30

08007818 <std>:
 8007818:	2300      	movs	r3, #0
 800781a:	b510      	push	{r4, lr}
 800781c:	0004      	movs	r4, r0
 800781e:	6003      	str	r3, [r0, #0]
 8007820:	6043      	str	r3, [r0, #4]
 8007822:	6083      	str	r3, [r0, #8]
 8007824:	8181      	strh	r1, [r0, #12]
 8007826:	6643      	str	r3, [r0, #100]	; 0x64
 8007828:	0019      	movs	r1, r3
 800782a:	81c2      	strh	r2, [r0, #14]
 800782c:	6103      	str	r3, [r0, #16]
 800782e:	6143      	str	r3, [r0, #20]
 8007830:	6183      	str	r3, [r0, #24]
 8007832:	2208      	movs	r2, #8
 8007834:	305c      	adds	r0, #92	; 0x5c
 8007836:	f7ff fb42 	bl	8006ebe <memset>
 800783a:	4b05      	ldr	r3, [pc, #20]	; (8007850 <std+0x38>)
 800783c:	6263      	str	r3, [r4, #36]	; 0x24
 800783e:	4b05      	ldr	r3, [pc, #20]	; (8007854 <std+0x3c>)
 8007840:	6224      	str	r4, [r4, #32]
 8007842:	62a3      	str	r3, [r4, #40]	; 0x28
 8007844:	4b04      	ldr	r3, [pc, #16]	; (8007858 <std+0x40>)
 8007846:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007848:	4b04      	ldr	r3, [pc, #16]	; (800785c <std+0x44>)
 800784a:	6323      	str	r3, [r4, #48]	; 0x30
 800784c:	bd10      	pop	{r4, pc}
 800784e:	46c0      	nop			; (mov r8, r8)
 8007850:	08008051 	.word	0x08008051
 8007854:	08008079 	.word	0x08008079
 8007858:	080080b1 	.word	0x080080b1
 800785c:	080080dd 	.word	0x080080dd

08007860 <_cleanup_r>:
 8007860:	b510      	push	{r4, lr}
 8007862:	4902      	ldr	r1, [pc, #8]	; (800786c <_cleanup_r+0xc>)
 8007864:	f000 f8ba 	bl	80079dc <_fwalk_reent>
 8007868:	bd10      	pop	{r4, pc}
 800786a:	46c0      	nop			; (mov r8, r8)
 800786c:	08007799 	.word	0x08007799

08007870 <__sfmoreglue>:
 8007870:	b570      	push	{r4, r5, r6, lr}
 8007872:	2568      	movs	r5, #104	; 0x68
 8007874:	1e4a      	subs	r2, r1, #1
 8007876:	4355      	muls	r5, r2
 8007878:	000e      	movs	r6, r1
 800787a:	0029      	movs	r1, r5
 800787c:	3174      	adds	r1, #116	; 0x74
 800787e:	f000 f9a5 	bl	8007bcc <_malloc_r>
 8007882:	1e04      	subs	r4, r0, #0
 8007884:	d008      	beq.n	8007898 <__sfmoreglue+0x28>
 8007886:	2100      	movs	r1, #0
 8007888:	002a      	movs	r2, r5
 800788a:	6001      	str	r1, [r0, #0]
 800788c:	6046      	str	r6, [r0, #4]
 800788e:	300c      	adds	r0, #12
 8007890:	60a0      	str	r0, [r4, #8]
 8007892:	3268      	adds	r2, #104	; 0x68
 8007894:	f7ff fb13 	bl	8006ebe <memset>
 8007898:	0020      	movs	r0, r4
 800789a:	bd70      	pop	{r4, r5, r6, pc}

0800789c <__sfp_lock_acquire>:
 800789c:	b510      	push	{r4, lr}
 800789e:	4802      	ldr	r0, [pc, #8]	; (80078a8 <__sfp_lock_acquire+0xc>)
 80078a0:	f000 f8bd 	bl	8007a1e <__retarget_lock_acquire_recursive>
 80078a4:	bd10      	pop	{r4, pc}
 80078a6:	46c0      	nop			; (mov r8, r8)
 80078a8:	200005c4 	.word	0x200005c4

080078ac <__sfp_lock_release>:
 80078ac:	b510      	push	{r4, lr}
 80078ae:	4802      	ldr	r0, [pc, #8]	; (80078b8 <__sfp_lock_release+0xc>)
 80078b0:	f000 f8b6 	bl	8007a20 <__retarget_lock_release_recursive>
 80078b4:	bd10      	pop	{r4, pc}
 80078b6:	46c0      	nop			; (mov r8, r8)
 80078b8:	200005c4 	.word	0x200005c4

080078bc <__sinit_lock_acquire>:
 80078bc:	b510      	push	{r4, lr}
 80078be:	4802      	ldr	r0, [pc, #8]	; (80078c8 <__sinit_lock_acquire+0xc>)
 80078c0:	f000 f8ad 	bl	8007a1e <__retarget_lock_acquire_recursive>
 80078c4:	bd10      	pop	{r4, pc}
 80078c6:	46c0      	nop			; (mov r8, r8)
 80078c8:	200005bf 	.word	0x200005bf

080078cc <__sinit_lock_release>:
 80078cc:	b510      	push	{r4, lr}
 80078ce:	4802      	ldr	r0, [pc, #8]	; (80078d8 <__sinit_lock_release+0xc>)
 80078d0:	f000 f8a6 	bl	8007a20 <__retarget_lock_release_recursive>
 80078d4:	bd10      	pop	{r4, pc}
 80078d6:	46c0      	nop			; (mov r8, r8)
 80078d8:	200005bf 	.word	0x200005bf

080078dc <__sinit>:
 80078dc:	b513      	push	{r0, r1, r4, lr}
 80078de:	0004      	movs	r4, r0
 80078e0:	f7ff ffec 	bl	80078bc <__sinit_lock_acquire>
 80078e4:	69a3      	ldr	r3, [r4, #24]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d002      	beq.n	80078f0 <__sinit+0x14>
 80078ea:	f7ff ffef 	bl	80078cc <__sinit_lock_release>
 80078ee:	bd13      	pop	{r0, r1, r4, pc}
 80078f0:	64a3      	str	r3, [r4, #72]	; 0x48
 80078f2:	64e3      	str	r3, [r4, #76]	; 0x4c
 80078f4:	6523      	str	r3, [r4, #80]	; 0x50
 80078f6:	4b13      	ldr	r3, [pc, #76]	; (8007944 <__sinit+0x68>)
 80078f8:	4a13      	ldr	r2, [pc, #76]	; (8007948 <__sinit+0x6c>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80078fe:	9301      	str	r3, [sp, #4]
 8007900:	42a3      	cmp	r3, r4
 8007902:	d101      	bne.n	8007908 <__sinit+0x2c>
 8007904:	2301      	movs	r3, #1
 8007906:	61a3      	str	r3, [r4, #24]
 8007908:	0020      	movs	r0, r4
 800790a:	f000 f81f 	bl	800794c <__sfp>
 800790e:	6060      	str	r0, [r4, #4]
 8007910:	0020      	movs	r0, r4
 8007912:	f000 f81b 	bl	800794c <__sfp>
 8007916:	60a0      	str	r0, [r4, #8]
 8007918:	0020      	movs	r0, r4
 800791a:	f000 f817 	bl	800794c <__sfp>
 800791e:	2200      	movs	r2, #0
 8007920:	2104      	movs	r1, #4
 8007922:	60e0      	str	r0, [r4, #12]
 8007924:	6860      	ldr	r0, [r4, #4]
 8007926:	f7ff ff77 	bl	8007818 <std>
 800792a:	2201      	movs	r2, #1
 800792c:	2109      	movs	r1, #9
 800792e:	68a0      	ldr	r0, [r4, #8]
 8007930:	f7ff ff72 	bl	8007818 <std>
 8007934:	2202      	movs	r2, #2
 8007936:	2112      	movs	r1, #18
 8007938:	68e0      	ldr	r0, [r4, #12]
 800793a:	f7ff ff6d 	bl	8007818 <std>
 800793e:	2301      	movs	r3, #1
 8007940:	61a3      	str	r3, [r4, #24]
 8007942:	e7d2      	b.n	80078ea <__sinit+0xe>
 8007944:	08008bf8 	.word	0x08008bf8
 8007948:	08007861 	.word	0x08007861

0800794c <__sfp>:
 800794c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800794e:	0007      	movs	r7, r0
 8007950:	f7ff ffa4 	bl	800789c <__sfp_lock_acquire>
 8007954:	4b1f      	ldr	r3, [pc, #124]	; (80079d4 <__sfp+0x88>)
 8007956:	681e      	ldr	r6, [r3, #0]
 8007958:	69b3      	ldr	r3, [r6, #24]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d102      	bne.n	8007964 <__sfp+0x18>
 800795e:	0030      	movs	r0, r6
 8007960:	f7ff ffbc 	bl	80078dc <__sinit>
 8007964:	3648      	adds	r6, #72	; 0x48
 8007966:	68b4      	ldr	r4, [r6, #8]
 8007968:	6873      	ldr	r3, [r6, #4]
 800796a:	3b01      	subs	r3, #1
 800796c:	d504      	bpl.n	8007978 <__sfp+0x2c>
 800796e:	6833      	ldr	r3, [r6, #0]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d022      	beq.n	80079ba <__sfp+0x6e>
 8007974:	6836      	ldr	r6, [r6, #0]
 8007976:	e7f6      	b.n	8007966 <__sfp+0x1a>
 8007978:	220c      	movs	r2, #12
 800797a:	5ea5      	ldrsh	r5, [r4, r2]
 800797c:	2d00      	cmp	r5, #0
 800797e:	d11a      	bne.n	80079b6 <__sfp+0x6a>
 8007980:	0020      	movs	r0, r4
 8007982:	4b15      	ldr	r3, [pc, #84]	; (80079d8 <__sfp+0x8c>)
 8007984:	3058      	adds	r0, #88	; 0x58
 8007986:	60e3      	str	r3, [r4, #12]
 8007988:	6665      	str	r5, [r4, #100]	; 0x64
 800798a:	f000 f847 	bl	8007a1c <__retarget_lock_init_recursive>
 800798e:	f7ff ff8d 	bl	80078ac <__sfp_lock_release>
 8007992:	0020      	movs	r0, r4
 8007994:	2208      	movs	r2, #8
 8007996:	0029      	movs	r1, r5
 8007998:	6025      	str	r5, [r4, #0]
 800799a:	60a5      	str	r5, [r4, #8]
 800799c:	6065      	str	r5, [r4, #4]
 800799e:	6125      	str	r5, [r4, #16]
 80079a0:	6165      	str	r5, [r4, #20]
 80079a2:	61a5      	str	r5, [r4, #24]
 80079a4:	305c      	adds	r0, #92	; 0x5c
 80079a6:	f7ff fa8a 	bl	8006ebe <memset>
 80079aa:	6365      	str	r5, [r4, #52]	; 0x34
 80079ac:	63a5      	str	r5, [r4, #56]	; 0x38
 80079ae:	64a5      	str	r5, [r4, #72]	; 0x48
 80079b0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80079b2:	0020      	movs	r0, r4
 80079b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079b6:	3468      	adds	r4, #104	; 0x68
 80079b8:	e7d7      	b.n	800796a <__sfp+0x1e>
 80079ba:	2104      	movs	r1, #4
 80079bc:	0038      	movs	r0, r7
 80079be:	f7ff ff57 	bl	8007870 <__sfmoreglue>
 80079c2:	1e04      	subs	r4, r0, #0
 80079c4:	6030      	str	r0, [r6, #0]
 80079c6:	d1d5      	bne.n	8007974 <__sfp+0x28>
 80079c8:	f7ff ff70 	bl	80078ac <__sfp_lock_release>
 80079cc:	230c      	movs	r3, #12
 80079ce:	603b      	str	r3, [r7, #0]
 80079d0:	e7ef      	b.n	80079b2 <__sfp+0x66>
 80079d2:	46c0      	nop			; (mov r8, r8)
 80079d4:	08008bf8 	.word	0x08008bf8
 80079d8:	ffff0001 	.word	0xffff0001

080079dc <_fwalk_reent>:
 80079dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079de:	0004      	movs	r4, r0
 80079e0:	0006      	movs	r6, r0
 80079e2:	2700      	movs	r7, #0
 80079e4:	9101      	str	r1, [sp, #4]
 80079e6:	3448      	adds	r4, #72	; 0x48
 80079e8:	6863      	ldr	r3, [r4, #4]
 80079ea:	68a5      	ldr	r5, [r4, #8]
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	9b00      	ldr	r3, [sp, #0]
 80079f0:	3b01      	subs	r3, #1
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	d504      	bpl.n	8007a00 <_fwalk_reent+0x24>
 80079f6:	6824      	ldr	r4, [r4, #0]
 80079f8:	2c00      	cmp	r4, #0
 80079fa:	d1f5      	bne.n	80079e8 <_fwalk_reent+0xc>
 80079fc:	0038      	movs	r0, r7
 80079fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007a00:	89ab      	ldrh	r3, [r5, #12]
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d908      	bls.n	8007a18 <_fwalk_reent+0x3c>
 8007a06:	220e      	movs	r2, #14
 8007a08:	5eab      	ldrsh	r3, [r5, r2]
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	d004      	beq.n	8007a18 <_fwalk_reent+0x3c>
 8007a0e:	0029      	movs	r1, r5
 8007a10:	0030      	movs	r0, r6
 8007a12:	9b01      	ldr	r3, [sp, #4]
 8007a14:	4798      	blx	r3
 8007a16:	4307      	orrs	r7, r0
 8007a18:	3568      	adds	r5, #104	; 0x68
 8007a1a:	e7e8      	b.n	80079ee <_fwalk_reent+0x12>

08007a1c <__retarget_lock_init_recursive>:
 8007a1c:	4770      	bx	lr

08007a1e <__retarget_lock_acquire_recursive>:
 8007a1e:	4770      	bx	lr

08007a20 <__retarget_lock_release_recursive>:
 8007a20:	4770      	bx	lr
	...

08007a24 <__swhatbuf_r>:
 8007a24:	b570      	push	{r4, r5, r6, lr}
 8007a26:	000e      	movs	r6, r1
 8007a28:	001d      	movs	r5, r3
 8007a2a:	230e      	movs	r3, #14
 8007a2c:	5ec9      	ldrsh	r1, [r1, r3]
 8007a2e:	0014      	movs	r4, r2
 8007a30:	b096      	sub	sp, #88	; 0x58
 8007a32:	2900      	cmp	r1, #0
 8007a34:	da07      	bge.n	8007a46 <__swhatbuf_r+0x22>
 8007a36:	2300      	movs	r3, #0
 8007a38:	602b      	str	r3, [r5, #0]
 8007a3a:	89b3      	ldrh	r3, [r6, #12]
 8007a3c:	061b      	lsls	r3, r3, #24
 8007a3e:	d411      	bmi.n	8007a64 <__swhatbuf_r+0x40>
 8007a40:	2380      	movs	r3, #128	; 0x80
 8007a42:	00db      	lsls	r3, r3, #3
 8007a44:	e00f      	b.n	8007a66 <__swhatbuf_r+0x42>
 8007a46:	466a      	mov	r2, sp
 8007a48:	f000 fb74 	bl	8008134 <_fstat_r>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	dbf2      	blt.n	8007a36 <__swhatbuf_r+0x12>
 8007a50:	23f0      	movs	r3, #240	; 0xf0
 8007a52:	9901      	ldr	r1, [sp, #4]
 8007a54:	021b      	lsls	r3, r3, #8
 8007a56:	4019      	ands	r1, r3
 8007a58:	4b05      	ldr	r3, [pc, #20]	; (8007a70 <__swhatbuf_r+0x4c>)
 8007a5a:	18c9      	adds	r1, r1, r3
 8007a5c:	424b      	negs	r3, r1
 8007a5e:	4159      	adcs	r1, r3
 8007a60:	6029      	str	r1, [r5, #0]
 8007a62:	e7ed      	b.n	8007a40 <__swhatbuf_r+0x1c>
 8007a64:	2340      	movs	r3, #64	; 0x40
 8007a66:	2000      	movs	r0, #0
 8007a68:	6023      	str	r3, [r4, #0]
 8007a6a:	b016      	add	sp, #88	; 0x58
 8007a6c:	bd70      	pop	{r4, r5, r6, pc}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	ffffe000 	.word	0xffffe000

08007a74 <__smakebuf_r>:
 8007a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a76:	2602      	movs	r6, #2
 8007a78:	898b      	ldrh	r3, [r1, #12]
 8007a7a:	0005      	movs	r5, r0
 8007a7c:	000c      	movs	r4, r1
 8007a7e:	4233      	tst	r3, r6
 8007a80:	d006      	beq.n	8007a90 <__smakebuf_r+0x1c>
 8007a82:	0023      	movs	r3, r4
 8007a84:	3347      	adds	r3, #71	; 0x47
 8007a86:	6023      	str	r3, [r4, #0]
 8007a88:	6123      	str	r3, [r4, #16]
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	6163      	str	r3, [r4, #20]
 8007a8e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8007a90:	466a      	mov	r2, sp
 8007a92:	ab01      	add	r3, sp, #4
 8007a94:	f7ff ffc6 	bl	8007a24 <__swhatbuf_r>
 8007a98:	9900      	ldr	r1, [sp, #0]
 8007a9a:	0007      	movs	r7, r0
 8007a9c:	0028      	movs	r0, r5
 8007a9e:	f000 f895 	bl	8007bcc <_malloc_r>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d108      	bne.n	8007ab8 <__smakebuf_r+0x44>
 8007aa6:	220c      	movs	r2, #12
 8007aa8:	5ea3      	ldrsh	r3, [r4, r2]
 8007aaa:	059a      	lsls	r2, r3, #22
 8007aac:	d4ef      	bmi.n	8007a8e <__smakebuf_r+0x1a>
 8007aae:	2203      	movs	r2, #3
 8007ab0:	4393      	bics	r3, r2
 8007ab2:	431e      	orrs	r6, r3
 8007ab4:	81a6      	strh	r6, [r4, #12]
 8007ab6:	e7e4      	b.n	8007a82 <__smakebuf_r+0xe>
 8007ab8:	4b0f      	ldr	r3, [pc, #60]	; (8007af8 <__smakebuf_r+0x84>)
 8007aba:	62ab      	str	r3, [r5, #40]	; 0x28
 8007abc:	2380      	movs	r3, #128	; 0x80
 8007abe:	89a2      	ldrh	r2, [r4, #12]
 8007ac0:	6020      	str	r0, [r4, #0]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	81a3      	strh	r3, [r4, #12]
 8007ac6:	9b00      	ldr	r3, [sp, #0]
 8007ac8:	6120      	str	r0, [r4, #16]
 8007aca:	6163      	str	r3, [r4, #20]
 8007acc:	9b01      	ldr	r3, [sp, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d00d      	beq.n	8007aee <__smakebuf_r+0x7a>
 8007ad2:	0028      	movs	r0, r5
 8007ad4:	230e      	movs	r3, #14
 8007ad6:	5ee1      	ldrsh	r1, [r4, r3]
 8007ad8:	f000 fb3e 	bl	8008158 <_isatty_r>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	d006      	beq.n	8007aee <__smakebuf_r+0x7a>
 8007ae0:	2203      	movs	r2, #3
 8007ae2:	89a3      	ldrh	r3, [r4, #12]
 8007ae4:	4393      	bics	r3, r2
 8007ae6:	001a      	movs	r2, r3
 8007ae8:	2301      	movs	r3, #1
 8007aea:	4313      	orrs	r3, r2
 8007aec:	81a3      	strh	r3, [r4, #12]
 8007aee:	89a0      	ldrh	r0, [r4, #12]
 8007af0:	4307      	orrs	r7, r0
 8007af2:	81a7      	strh	r7, [r4, #12]
 8007af4:	e7cb      	b.n	8007a8e <__smakebuf_r+0x1a>
 8007af6:	46c0      	nop			; (mov r8, r8)
 8007af8:	08007861 	.word	0x08007861

08007afc <memchr>:
 8007afc:	b2c9      	uxtb	r1, r1
 8007afe:	1882      	adds	r2, r0, r2
 8007b00:	4290      	cmp	r0, r2
 8007b02:	d101      	bne.n	8007b08 <memchr+0xc>
 8007b04:	2000      	movs	r0, #0
 8007b06:	4770      	bx	lr
 8007b08:	7803      	ldrb	r3, [r0, #0]
 8007b0a:	428b      	cmp	r3, r1
 8007b0c:	d0fb      	beq.n	8007b06 <memchr+0xa>
 8007b0e:	3001      	adds	r0, #1
 8007b10:	e7f6      	b.n	8007b00 <memchr+0x4>

08007b12 <memmove>:
 8007b12:	b510      	push	{r4, lr}
 8007b14:	4288      	cmp	r0, r1
 8007b16:	d902      	bls.n	8007b1e <memmove+0xc>
 8007b18:	188b      	adds	r3, r1, r2
 8007b1a:	4298      	cmp	r0, r3
 8007b1c:	d303      	bcc.n	8007b26 <memmove+0x14>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	e007      	b.n	8007b32 <memmove+0x20>
 8007b22:	5c8b      	ldrb	r3, [r1, r2]
 8007b24:	5483      	strb	r3, [r0, r2]
 8007b26:	3a01      	subs	r2, #1
 8007b28:	d2fb      	bcs.n	8007b22 <memmove+0x10>
 8007b2a:	bd10      	pop	{r4, pc}
 8007b2c:	5ccc      	ldrb	r4, [r1, r3]
 8007b2e:	54c4      	strb	r4, [r0, r3]
 8007b30:	3301      	adds	r3, #1
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d1fa      	bne.n	8007b2c <memmove+0x1a>
 8007b36:	e7f8      	b.n	8007b2a <memmove+0x18>

08007b38 <_free_r>:
 8007b38:	b570      	push	{r4, r5, r6, lr}
 8007b3a:	0005      	movs	r5, r0
 8007b3c:	2900      	cmp	r1, #0
 8007b3e:	d010      	beq.n	8007b62 <_free_r+0x2a>
 8007b40:	1f0c      	subs	r4, r1, #4
 8007b42:	6823      	ldr	r3, [r4, #0]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	da00      	bge.n	8007b4a <_free_r+0x12>
 8007b48:	18e4      	adds	r4, r4, r3
 8007b4a:	0028      	movs	r0, r5
 8007b4c:	f000 fb2a 	bl	80081a4 <__malloc_lock>
 8007b50:	4a1d      	ldr	r2, [pc, #116]	; (8007bc8 <_free_r+0x90>)
 8007b52:	6813      	ldr	r3, [r2, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d105      	bne.n	8007b64 <_free_r+0x2c>
 8007b58:	6063      	str	r3, [r4, #4]
 8007b5a:	6014      	str	r4, [r2, #0]
 8007b5c:	0028      	movs	r0, r5
 8007b5e:	f000 fb29 	bl	80081b4 <__malloc_unlock>
 8007b62:	bd70      	pop	{r4, r5, r6, pc}
 8007b64:	42a3      	cmp	r3, r4
 8007b66:	d908      	bls.n	8007b7a <_free_r+0x42>
 8007b68:	6821      	ldr	r1, [r4, #0]
 8007b6a:	1860      	adds	r0, r4, r1
 8007b6c:	4283      	cmp	r3, r0
 8007b6e:	d1f3      	bne.n	8007b58 <_free_r+0x20>
 8007b70:	6818      	ldr	r0, [r3, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	1841      	adds	r1, r0, r1
 8007b76:	6021      	str	r1, [r4, #0]
 8007b78:	e7ee      	b.n	8007b58 <_free_r+0x20>
 8007b7a:	001a      	movs	r2, r3
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <_free_r+0x4e>
 8007b82:	42a3      	cmp	r3, r4
 8007b84:	d9f9      	bls.n	8007b7a <_free_r+0x42>
 8007b86:	6811      	ldr	r1, [r2, #0]
 8007b88:	1850      	adds	r0, r2, r1
 8007b8a:	42a0      	cmp	r0, r4
 8007b8c:	d10b      	bne.n	8007ba6 <_free_r+0x6e>
 8007b8e:	6820      	ldr	r0, [r4, #0]
 8007b90:	1809      	adds	r1, r1, r0
 8007b92:	1850      	adds	r0, r2, r1
 8007b94:	6011      	str	r1, [r2, #0]
 8007b96:	4283      	cmp	r3, r0
 8007b98:	d1e0      	bne.n	8007b5c <_free_r+0x24>
 8007b9a:	6818      	ldr	r0, [r3, #0]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	1841      	adds	r1, r0, r1
 8007ba0:	6011      	str	r1, [r2, #0]
 8007ba2:	6053      	str	r3, [r2, #4]
 8007ba4:	e7da      	b.n	8007b5c <_free_r+0x24>
 8007ba6:	42a0      	cmp	r0, r4
 8007ba8:	d902      	bls.n	8007bb0 <_free_r+0x78>
 8007baa:	230c      	movs	r3, #12
 8007bac:	602b      	str	r3, [r5, #0]
 8007bae:	e7d5      	b.n	8007b5c <_free_r+0x24>
 8007bb0:	6821      	ldr	r1, [r4, #0]
 8007bb2:	1860      	adds	r0, r4, r1
 8007bb4:	4283      	cmp	r3, r0
 8007bb6:	d103      	bne.n	8007bc0 <_free_r+0x88>
 8007bb8:	6818      	ldr	r0, [r3, #0]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	1841      	adds	r1, r0, r1
 8007bbe:	6021      	str	r1, [r4, #0]
 8007bc0:	6063      	str	r3, [r4, #4]
 8007bc2:	6054      	str	r4, [r2, #4]
 8007bc4:	e7ca      	b.n	8007b5c <_free_r+0x24>
 8007bc6:	46c0      	nop			; (mov r8, r8)
 8007bc8:	20000208 	.word	0x20000208

08007bcc <_malloc_r>:
 8007bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bce:	2303      	movs	r3, #3
 8007bd0:	1ccd      	adds	r5, r1, #3
 8007bd2:	439d      	bics	r5, r3
 8007bd4:	3508      	adds	r5, #8
 8007bd6:	0006      	movs	r6, r0
 8007bd8:	2d0c      	cmp	r5, #12
 8007bda:	d21f      	bcs.n	8007c1c <_malloc_r+0x50>
 8007bdc:	250c      	movs	r5, #12
 8007bde:	42a9      	cmp	r1, r5
 8007be0:	d81e      	bhi.n	8007c20 <_malloc_r+0x54>
 8007be2:	0030      	movs	r0, r6
 8007be4:	f000 fade 	bl	80081a4 <__malloc_lock>
 8007be8:	4925      	ldr	r1, [pc, #148]	; (8007c80 <_malloc_r+0xb4>)
 8007bea:	680a      	ldr	r2, [r1, #0]
 8007bec:	0014      	movs	r4, r2
 8007bee:	2c00      	cmp	r4, #0
 8007bf0:	d11a      	bne.n	8007c28 <_malloc_r+0x5c>
 8007bf2:	4f24      	ldr	r7, [pc, #144]	; (8007c84 <_malloc_r+0xb8>)
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d104      	bne.n	8007c04 <_malloc_r+0x38>
 8007bfa:	0021      	movs	r1, r4
 8007bfc:	0030      	movs	r0, r6
 8007bfe:	f000 f9cb 	bl	8007f98 <_sbrk_r>
 8007c02:	6038      	str	r0, [r7, #0]
 8007c04:	0029      	movs	r1, r5
 8007c06:	0030      	movs	r0, r6
 8007c08:	f000 f9c6 	bl	8007f98 <_sbrk_r>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d12b      	bne.n	8007c68 <_malloc_r+0x9c>
 8007c10:	230c      	movs	r3, #12
 8007c12:	0030      	movs	r0, r6
 8007c14:	6033      	str	r3, [r6, #0]
 8007c16:	f000 facd 	bl	80081b4 <__malloc_unlock>
 8007c1a:	e003      	b.n	8007c24 <_malloc_r+0x58>
 8007c1c:	2d00      	cmp	r5, #0
 8007c1e:	dade      	bge.n	8007bde <_malloc_r+0x12>
 8007c20:	230c      	movs	r3, #12
 8007c22:	6033      	str	r3, [r6, #0]
 8007c24:	2000      	movs	r0, #0
 8007c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	1b5b      	subs	r3, r3, r5
 8007c2c:	d419      	bmi.n	8007c62 <_malloc_r+0x96>
 8007c2e:	2b0b      	cmp	r3, #11
 8007c30:	d903      	bls.n	8007c3a <_malloc_r+0x6e>
 8007c32:	6023      	str	r3, [r4, #0]
 8007c34:	18e4      	adds	r4, r4, r3
 8007c36:	6025      	str	r5, [r4, #0]
 8007c38:	e003      	b.n	8007c42 <_malloc_r+0x76>
 8007c3a:	6863      	ldr	r3, [r4, #4]
 8007c3c:	42a2      	cmp	r2, r4
 8007c3e:	d10e      	bne.n	8007c5e <_malloc_r+0x92>
 8007c40:	600b      	str	r3, [r1, #0]
 8007c42:	0030      	movs	r0, r6
 8007c44:	f000 fab6 	bl	80081b4 <__malloc_unlock>
 8007c48:	0020      	movs	r0, r4
 8007c4a:	2207      	movs	r2, #7
 8007c4c:	300b      	adds	r0, #11
 8007c4e:	1d23      	adds	r3, r4, #4
 8007c50:	4390      	bics	r0, r2
 8007c52:	1ac2      	subs	r2, r0, r3
 8007c54:	4298      	cmp	r0, r3
 8007c56:	d0e6      	beq.n	8007c26 <_malloc_r+0x5a>
 8007c58:	1a1b      	subs	r3, r3, r0
 8007c5a:	50a3      	str	r3, [r4, r2]
 8007c5c:	e7e3      	b.n	8007c26 <_malloc_r+0x5a>
 8007c5e:	6053      	str	r3, [r2, #4]
 8007c60:	e7ef      	b.n	8007c42 <_malloc_r+0x76>
 8007c62:	0022      	movs	r2, r4
 8007c64:	6864      	ldr	r4, [r4, #4]
 8007c66:	e7c2      	b.n	8007bee <_malloc_r+0x22>
 8007c68:	2303      	movs	r3, #3
 8007c6a:	1cc4      	adds	r4, r0, #3
 8007c6c:	439c      	bics	r4, r3
 8007c6e:	42a0      	cmp	r0, r4
 8007c70:	d0e1      	beq.n	8007c36 <_malloc_r+0x6a>
 8007c72:	1a21      	subs	r1, r4, r0
 8007c74:	0030      	movs	r0, r6
 8007c76:	f000 f98f 	bl	8007f98 <_sbrk_r>
 8007c7a:	1c43      	adds	r3, r0, #1
 8007c7c:	d1db      	bne.n	8007c36 <_malloc_r+0x6a>
 8007c7e:	e7c7      	b.n	8007c10 <_malloc_r+0x44>
 8007c80:	20000208 	.word	0x20000208
 8007c84:	2000020c 	.word	0x2000020c

08007c88 <_realloc_r>:
 8007c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c8a:	0007      	movs	r7, r0
 8007c8c:	000d      	movs	r5, r1
 8007c8e:	0016      	movs	r6, r2
 8007c90:	2900      	cmp	r1, #0
 8007c92:	d105      	bne.n	8007ca0 <_realloc_r+0x18>
 8007c94:	0011      	movs	r1, r2
 8007c96:	f7ff ff99 	bl	8007bcc <_malloc_r>
 8007c9a:	0004      	movs	r4, r0
 8007c9c:	0020      	movs	r0, r4
 8007c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ca0:	2a00      	cmp	r2, #0
 8007ca2:	d103      	bne.n	8007cac <_realloc_r+0x24>
 8007ca4:	f7ff ff48 	bl	8007b38 <_free_r>
 8007ca8:	0034      	movs	r4, r6
 8007caa:	e7f7      	b.n	8007c9c <_realloc_r+0x14>
 8007cac:	f000 fa8a 	bl	80081c4 <_malloc_usable_size_r>
 8007cb0:	002c      	movs	r4, r5
 8007cb2:	42b0      	cmp	r0, r6
 8007cb4:	d2f2      	bcs.n	8007c9c <_realloc_r+0x14>
 8007cb6:	0031      	movs	r1, r6
 8007cb8:	0038      	movs	r0, r7
 8007cba:	f7ff ff87 	bl	8007bcc <_malloc_r>
 8007cbe:	1e04      	subs	r4, r0, #0
 8007cc0:	d0ec      	beq.n	8007c9c <_realloc_r+0x14>
 8007cc2:	0029      	movs	r1, r5
 8007cc4:	0032      	movs	r2, r6
 8007cc6:	f7ff f8f1 	bl	8006eac <memcpy>
 8007cca:	0029      	movs	r1, r5
 8007ccc:	0038      	movs	r0, r7
 8007cce:	f7ff ff33 	bl	8007b38 <_free_r>
 8007cd2:	e7e3      	b.n	8007c9c <_realloc_r+0x14>

08007cd4 <__ssputs_r>:
 8007cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cd6:	688e      	ldr	r6, [r1, #8]
 8007cd8:	b085      	sub	sp, #20
 8007cda:	0007      	movs	r7, r0
 8007cdc:	000c      	movs	r4, r1
 8007cde:	9203      	str	r2, [sp, #12]
 8007ce0:	9301      	str	r3, [sp, #4]
 8007ce2:	429e      	cmp	r6, r3
 8007ce4:	d83c      	bhi.n	8007d60 <__ssputs_r+0x8c>
 8007ce6:	2390      	movs	r3, #144	; 0x90
 8007ce8:	898a      	ldrh	r2, [r1, #12]
 8007cea:	00db      	lsls	r3, r3, #3
 8007cec:	421a      	tst	r2, r3
 8007cee:	d034      	beq.n	8007d5a <__ssputs_r+0x86>
 8007cf0:	2503      	movs	r5, #3
 8007cf2:	6909      	ldr	r1, [r1, #16]
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	1a5b      	subs	r3, r3, r1
 8007cf8:	9302      	str	r3, [sp, #8]
 8007cfa:	6963      	ldr	r3, [r4, #20]
 8007cfc:	9802      	ldr	r0, [sp, #8]
 8007cfe:	435d      	muls	r5, r3
 8007d00:	0feb      	lsrs	r3, r5, #31
 8007d02:	195d      	adds	r5, r3, r5
 8007d04:	9b01      	ldr	r3, [sp, #4]
 8007d06:	106d      	asrs	r5, r5, #1
 8007d08:	3301      	adds	r3, #1
 8007d0a:	181b      	adds	r3, r3, r0
 8007d0c:	42ab      	cmp	r3, r5
 8007d0e:	d900      	bls.n	8007d12 <__ssputs_r+0x3e>
 8007d10:	001d      	movs	r5, r3
 8007d12:	0553      	lsls	r3, r2, #21
 8007d14:	d532      	bpl.n	8007d7c <__ssputs_r+0xa8>
 8007d16:	0029      	movs	r1, r5
 8007d18:	0038      	movs	r0, r7
 8007d1a:	f7ff ff57 	bl	8007bcc <_malloc_r>
 8007d1e:	1e06      	subs	r6, r0, #0
 8007d20:	d109      	bne.n	8007d36 <__ssputs_r+0x62>
 8007d22:	230c      	movs	r3, #12
 8007d24:	603b      	str	r3, [r7, #0]
 8007d26:	2340      	movs	r3, #64	; 0x40
 8007d28:	2001      	movs	r0, #1
 8007d2a:	89a2      	ldrh	r2, [r4, #12]
 8007d2c:	4240      	negs	r0, r0
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	81a3      	strh	r3, [r4, #12]
 8007d32:	b005      	add	sp, #20
 8007d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d36:	9a02      	ldr	r2, [sp, #8]
 8007d38:	6921      	ldr	r1, [r4, #16]
 8007d3a:	f7ff f8b7 	bl	8006eac <memcpy>
 8007d3e:	89a3      	ldrh	r3, [r4, #12]
 8007d40:	4a14      	ldr	r2, [pc, #80]	; (8007d94 <__ssputs_r+0xc0>)
 8007d42:	401a      	ands	r2, r3
 8007d44:	2380      	movs	r3, #128	; 0x80
 8007d46:	4313      	orrs	r3, r2
 8007d48:	81a3      	strh	r3, [r4, #12]
 8007d4a:	9b02      	ldr	r3, [sp, #8]
 8007d4c:	6126      	str	r6, [r4, #16]
 8007d4e:	18f6      	adds	r6, r6, r3
 8007d50:	6026      	str	r6, [r4, #0]
 8007d52:	6165      	str	r5, [r4, #20]
 8007d54:	9e01      	ldr	r6, [sp, #4]
 8007d56:	1aed      	subs	r5, r5, r3
 8007d58:	60a5      	str	r5, [r4, #8]
 8007d5a:	9b01      	ldr	r3, [sp, #4]
 8007d5c:	429e      	cmp	r6, r3
 8007d5e:	d900      	bls.n	8007d62 <__ssputs_r+0x8e>
 8007d60:	9e01      	ldr	r6, [sp, #4]
 8007d62:	0032      	movs	r2, r6
 8007d64:	9903      	ldr	r1, [sp, #12]
 8007d66:	6820      	ldr	r0, [r4, #0]
 8007d68:	f7ff fed3 	bl	8007b12 <memmove>
 8007d6c:	68a3      	ldr	r3, [r4, #8]
 8007d6e:	2000      	movs	r0, #0
 8007d70:	1b9b      	subs	r3, r3, r6
 8007d72:	60a3      	str	r3, [r4, #8]
 8007d74:	6823      	ldr	r3, [r4, #0]
 8007d76:	199e      	adds	r6, r3, r6
 8007d78:	6026      	str	r6, [r4, #0]
 8007d7a:	e7da      	b.n	8007d32 <__ssputs_r+0x5e>
 8007d7c:	002a      	movs	r2, r5
 8007d7e:	0038      	movs	r0, r7
 8007d80:	f7ff ff82 	bl	8007c88 <_realloc_r>
 8007d84:	1e06      	subs	r6, r0, #0
 8007d86:	d1e0      	bne.n	8007d4a <__ssputs_r+0x76>
 8007d88:	0038      	movs	r0, r7
 8007d8a:	6921      	ldr	r1, [r4, #16]
 8007d8c:	f7ff fed4 	bl	8007b38 <_free_r>
 8007d90:	e7c7      	b.n	8007d22 <__ssputs_r+0x4e>
 8007d92:	46c0      	nop			; (mov r8, r8)
 8007d94:	fffffb7f 	.word	0xfffffb7f

08007d98 <_svfiprintf_r>:
 8007d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d9a:	b0a1      	sub	sp, #132	; 0x84
 8007d9c:	9003      	str	r0, [sp, #12]
 8007d9e:	001d      	movs	r5, r3
 8007da0:	898b      	ldrh	r3, [r1, #12]
 8007da2:	000f      	movs	r7, r1
 8007da4:	0016      	movs	r6, r2
 8007da6:	061b      	lsls	r3, r3, #24
 8007da8:	d511      	bpl.n	8007dce <_svfiprintf_r+0x36>
 8007daa:	690b      	ldr	r3, [r1, #16]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10e      	bne.n	8007dce <_svfiprintf_r+0x36>
 8007db0:	2140      	movs	r1, #64	; 0x40
 8007db2:	f7ff ff0b 	bl	8007bcc <_malloc_r>
 8007db6:	6038      	str	r0, [r7, #0]
 8007db8:	6138      	str	r0, [r7, #16]
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	d105      	bne.n	8007dca <_svfiprintf_r+0x32>
 8007dbe:	230c      	movs	r3, #12
 8007dc0:	9a03      	ldr	r2, [sp, #12]
 8007dc2:	3801      	subs	r0, #1
 8007dc4:	6013      	str	r3, [r2, #0]
 8007dc6:	b021      	add	sp, #132	; 0x84
 8007dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dca:	2340      	movs	r3, #64	; 0x40
 8007dcc:	617b      	str	r3, [r7, #20]
 8007dce:	2300      	movs	r3, #0
 8007dd0:	ac08      	add	r4, sp, #32
 8007dd2:	6163      	str	r3, [r4, #20]
 8007dd4:	3320      	adds	r3, #32
 8007dd6:	7663      	strb	r3, [r4, #25]
 8007dd8:	3310      	adds	r3, #16
 8007dda:	76a3      	strb	r3, [r4, #26]
 8007ddc:	9507      	str	r5, [sp, #28]
 8007dde:	0035      	movs	r5, r6
 8007de0:	782b      	ldrb	r3, [r5, #0]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d001      	beq.n	8007dea <_svfiprintf_r+0x52>
 8007de6:	2b25      	cmp	r3, #37	; 0x25
 8007de8:	d147      	bne.n	8007e7a <_svfiprintf_r+0xe2>
 8007dea:	1bab      	subs	r3, r5, r6
 8007dec:	9305      	str	r3, [sp, #20]
 8007dee:	42b5      	cmp	r5, r6
 8007df0:	d00c      	beq.n	8007e0c <_svfiprintf_r+0x74>
 8007df2:	0032      	movs	r2, r6
 8007df4:	0039      	movs	r1, r7
 8007df6:	9803      	ldr	r0, [sp, #12]
 8007df8:	f7ff ff6c 	bl	8007cd4 <__ssputs_r>
 8007dfc:	1c43      	adds	r3, r0, #1
 8007dfe:	d100      	bne.n	8007e02 <_svfiprintf_r+0x6a>
 8007e00:	e0ae      	b.n	8007f60 <_svfiprintf_r+0x1c8>
 8007e02:	6962      	ldr	r2, [r4, #20]
 8007e04:	9b05      	ldr	r3, [sp, #20]
 8007e06:	4694      	mov	ip, r2
 8007e08:	4463      	add	r3, ip
 8007e0a:	6163      	str	r3, [r4, #20]
 8007e0c:	782b      	ldrb	r3, [r5, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d100      	bne.n	8007e14 <_svfiprintf_r+0x7c>
 8007e12:	e0a5      	b.n	8007f60 <_svfiprintf_r+0x1c8>
 8007e14:	2201      	movs	r2, #1
 8007e16:	2300      	movs	r3, #0
 8007e18:	4252      	negs	r2, r2
 8007e1a:	6062      	str	r2, [r4, #4]
 8007e1c:	a904      	add	r1, sp, #16
 8007e1e:	3254      	adds	r2, #84	; 0x54
 8007e20:	1852      	adds	r2, r2, r1
 8007e22:	1c6e      	adds	r6, r5, #1
 8007e24:	6023      	str	r3, [r4, #0]
 8007e26:	60e3      	str	r3, [r4, #12]
 8007e28:	60a3      	str	r3, [r4, #8]
 8007e2a:	7013      	strb	r3, [r2, #0]
 8007e2c:	65a3      	str	r3, [r4, #88]	; 0x58
 8007e2e:	2205      	movs	r2, #5
 8007e30:	7831      	ldrb	r1, [r6, #0]
 8007e32:	4854      	ldr	r0, [pc, #336]	; (8007f84 <_svfiprintf_r+0x1ec>)
 8007e34:	f7ff fe62 	bl	8007afc <memchr>
 8007e38:	1c75      	adds	r5, r6, #1
 8007e3a:	2800      	cmp	r0, #0
 8007e3c:	d11f      	bne.n	8007e7e <_svfiprintf_r+0xe6>
 8007e3e:	6822      	ldr	r2, [r4, #0]
 8007e40:	06d3      	lsls	r3, r2, #27
 8007e42:	d504      	bpl.n	8007e4e <_svfiprintf_r+0xb6>
 8007e44:	2353      	movs	r3, #83	; 0x53
 8007e46:	a904      	add	r1, sp, #16
 8007e48:	185b      	adds	r3, r3, r1
 8007e4a:	2120      	movs	r1, #32
 8007e4c:	7019      	strb	r1, [r3, #0]
 8007e4e:	0713      	lsls	r3, r2, #28
 8007e50:	d504      	bpl.n	8007e5c <_svfiprintf_r+0xc4>
 8007e52:	2353      	movs	r3, #83	; 0x53
 8007e54:	a904      	add	r1, sp, #16
 8007e56:	185b      	adds	r3, r3, r1
 8007e58:	212b      	movs	r1, #43	; 0x2b
 8007e5a:	7019      	strb	r1, [r3, #0]
 8007e5c:	7833      	ldrb	r3, [r6, #0]
 8007e5e:	2b2a      	cmp	r3, #42	; 0x2a
 8007e60:	d016      	beq.n	8007e90 <_svfiprintf_r+0xf8>
 8007e62:	0035      	movs	r5, r6
 8007e64:	2100      	movs	r1, #0
 8007e66:	200a      	movs	r0, #10
 8007e68:	68e3      	ldr	r3, [r4, #12]
 8007e6a:	782a      	ldrb	r2, [r5, #0]
 8007e6c:	1c6e      	adds	r6, r5, #1
 8007e6e:	3a30      	subs	r2, #48	; 0x30
 8007e70:	2a09      	cmp	r2, #9
 8007e72:	d94e      	bls.n	8007f12 <_svfiprintf_r+0x17a>
 8007e74:	2900      	cmp	r1, #0
 8007e76:	d111      	bne.n	8007e9c <_svfiprintf_r+0x104>
 8007e78:	e017      	b.n	8007eaa <_svfiprintf_r+0x112>
 8007e7a:	3501      	adds	r5, #1
 8007e7c:	e7b0      	b.n	8007de0 <_svfiprintf_r+0x48>
 8007e7e:	4b41      	ldr	r3, [pc, #260]	; (8007f84 <_svfiprintf_r+0x1ec>)
 8007e80:	6822      	ldr	r2, [r4, #0]
 8007e82:	1ac0      	subs	r0, r0, r3
 8007e84:	2301      	movs	r3, #1
 8007e86:	4083      	lsls	r3, r0
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	002e      	movs	r6, r5
 8007e8c:	6023      	str	r3, [r4, #0]
 8007e8e:	e7ce      	b.n	8007e2e <_svfiprintf_r+0x96>
 8007e90:	9b07      	ldr	r3, [sp, #28]
 8007e92:	1d19      	adds	r1, r3, #4
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	9107      	str	r1, [sp, #28]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	db01      	blt.n	8007ea0 <_svfiprintf_r+0x108>
 8007e9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e9e:	e004      	b.n	8007eaa <_svfiprintf_r+0x112>
 8007ea0:	425b      	negs	r3, r3
 8007ea2:	60e3      	str	r3, [r4, #12]
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	6023      	str	r3, [r4, #0]
 8007eaa:	782b      	ldrb	r3, [r5, #0]
 8007eac:	2b2e      	cmp	r3, #46	; 0x2e
 8007eae:	d10a      	bne.n	8007ec6 <_svfiprintf_r+0x12e>
 8007eb0:	786b      	ldrb	r3, [r5, #1]
 8007eb2:	2b2a      	cmp	r3, #42	; 0x2a
 8007eb4:	d135      	bne.n	8007f22 <_svfiprintf_r+0x18a>
 8007eb6:	9b07      	ldr	r3, [sp, #28]
 8007eb8:	3502      	adds	r5, #2
 8007eba:	1d1a      	adds	r2, r3, #4
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	9207      	str	r2, [sp, #28]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	db2b      	blt.n	8007f1c <_svfiprintf_r+0x184>
 8007ec4:	9309      	str	r3, [sp, #36]	; 0x24
 8007ec6:	4e30      	ldr	r6, [pc, #192]	; (8007f88 <_svfiprintf_r+0x1f0>)
 8007ec8:	2203      	movs	r2, #3
 8007eca:	0030      	movs	r0, r6
 8007ecc:	7829      	ldrb	r1, [r5, #0]
 8007ece:	f7ff fe15 	bl	8007afc <memchr>
 8007ed2:	2800      	cmp	r0, #0
 8007ed4:	d006      	beq.n	8007ee4 <_svfiprintf_r+0x14c>
 8007ed6:	2340      	movs	r3, #64	; 0x40
 8007ed8:	1b80      	subs	r0, r0, r6
 8007eda:	4083      	lsls	r3, r0
 8007edc:	6822      	ldr	r2, [r4, #0]
 8007ede:	3501      	adds	r5, #1
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	6023      	str	r3, [r4, #0]
 8007ee4:	7829      	ldrb	r1, [r5, #0]
 8007ee6:	2206      	movs	r2, #6
 8007ee8:	4828      	ldr	r0, [pc, #160]	; (8007f8c <_svfiprintf_r+0x1f4>)
 8007eea:	1c6e      	adds	r6, r5, #1
 8007eec:	7621      	strb	r1, [r4, #24]
 8007eee:	f7ff fe05 	bl	8007afc <memchr>
 8007ef2:	2800      	cmp	r0, #0
 8007ef4:	d03c      	beq.n	8007f70 <_svfiprintf_r+0x1d8>
 8007ef6:	4b26      	ldr	r3, [pc, #152]	; (8007f90 <_svfiprintf_r+0x1f8>)
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d125      	bne.n	8007f48 <_svfiprintf_r+0x1b0>
 8007efc:	2207      	movs	r2, #7
 8007efe:	9b07      	ldr	r3, [sp, #28]
 8007f00:	3307      	adds	r3, #7
 8007f02:	4393      	bics	r3, r2
 8007f04:	3308      	adds	r3, #8
 8007f06:	9307      	str	r3, [sp, #28]
 8007f08:	6963      	ldr	r3, [r4, #20]
 8007f0a:	9a04      	ldr	r2, [sp, #16]
 8007f0c:	189b      	adds	r3, r3, r2
 8007f0e:	6163      	str	r3, [r4, #20]
 8007f10:	e765      	b.n	8007dde <_svfiprintf_r+0x46>
 8007f12:	4343      	muls	r3, r0
 8007f14:	0035      	movs	r5, r6
 8007f16:	2101      	movs	r1, #1
 8007f18:	189b      	adds	r3, r3, r2
 8007f1a:	e7a6      	b.n	8007e6a <_svfiprintf_r+0xd2>
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	425b      	negs	r3, r3
 8007f20:	e7d0      	b.n	8007ec4 <_svfiprintf_r+0x12c>
 8007f22:	2300      	movs	r3, #0
 8007f24:	200a      	movs	r0, #10
 8007f26:	001a      	movs	r2, r3
 8007f28:	3501      	adds	r5, #1
 8007f2a:	6063      	str	r3, [r4, #4]
 8007f2c:	7829      	ldrb	r1, [r5, #0]
 8007f2e:	1c6e      	adds	r6, r5, #1
 8007f30:	3930      	subs	r1, #48	; 0x30
 8007f32:	2909      	cmp	r1, #9
 8007f34:	d903      	bls.n	8007f3e <_svfiprintf_r+0x1a6>
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d0c5      	beq.n	8007ec6 <_svfiprintf_r+0x12e>
 8007f3a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f3c:	e7c3      	b.n	8007ec6 <_svfiprintf_r+0x12e>
 8007f3e:	4342      	muls	r2, r0
 8007f40:	0035      	movs	r5, r6
 8007f42:	2301      	movs	r3, #1
 8007f44:	1852      	adds	r2, r2, r1
 8007f46:	e7f1      	b.n	8007f2c <_svfiprintf_r+0x194>
 8007f48:	ab07      	add	r3, sp, #28
 8007f4a:	9300      	str	r3, [sp, #0]
 8007f4c:	003a      	movs	r2, r7
 8007f4e:	0021      	movs	r1, r4
 8007f50:	4b10      	ldr	r3, [pc, #64]	; (8007f94 <_svfiprintf_r+0x1fc>)
 8007f52:	9803      	ldr	r0, [sp, #12]
 8007f54:	e000      	b.n	8007f58 <_svfiprintf_r+0x1c0>
 8007f56:	bf00      	nop
 8007f58:	9004      	str	r0, [sp, #16]
 8007f5a:	9b04      	ldr	r3, [sp, #16]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	d1d3      	bne.n	8007f08 <_svfiprintf_r+0x170>
 8007f60:	89bb      	ldrh	r3, [r7, #12]
 8007f62:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007f64:	065b      	lsls	r3, r3, #25
 8007f66:	d400      	bmi.n	8007f6a <_svfiprintf_r+0x1d2>
 8007f68:	e72d      	b.n	8007dc6 <_svfiprintf_r+0x2e>
 8007f6a:	2001      	movs	r0, #1
 8007f6c:	4240      	negs	r0, r0
 8007f6e:	e72a      	b.n	8007dc6 <_svfiprintf_r+0x2e>
 8007f70:	ab07      	add	r3, sp, #28
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	003a      	movs	r2, r7
 8007f76:	0021      	movs	r1, r4
 8007f78:	4b06      	ldr	r3, [pc, #24]	; (8007f94 <_svfiprintf_r+0x1fc>)
 8007f7a:	9803      	ldr	r0, [sp, #12]
 8007f7c:	f7ff f978 	bl	8007270 <_printf_i>
 8007f80:	e7ea      	b.n	8007f58 <_svfiprintf_r+0x1c0>
 8007f82:	46c0      	nop			; (mov r8, r8)
 8007f84:	08008bfc 	.word	0x08008bfc
 8007f88:	08008c02 	.word	0x08008c02
 8007f8c:	08008c06 	.word	0x08008c06
 8007f90:	00000000 	.word	0x00000000
 8007f94:	08007cd5 	.word	0x08007cd5

08007f98 <_sbrk_r>:
 8007f98:	2300      	movs	r3, #0
 8007f9a:	b570      	push	{r4, r5, r6, lr}
 8007f9c:	4d06      	ldr	r5, [pc, #24]	; (8007fb8 <_sbrk_r+0x20>)
 8007f9e:	0004      	movs	r4, r0
 8007fa0:	0008      	movs	r0, r1
 8007fa2:	602b      	str	r3, [r5, #0]
 8007fa4:	f000 fad4 	bl	8008550 <_sbrk>
 8007fa8:	1c43      	adds	r3, r0, #1
 8007faa:	d103      	bne.n	8007fb4 <_sbrk_r+0x1c>
 8007fac:	682b      	ldr	r3, [r5, #0]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d000      	beq.n	8007fb4 <_sbrk_r+0x1c>
 8007fb2:	6023      	str	r3, [r4, #0]
 8007fb4:	bd70      	pop	{r4, r5, r6, pc}
 8007fb6:	46c0      	nop			; (mov r8, r8)
 8007fb8:	200005c8 	.word	0x200005c8

08007fbc <_raise_r>:
 8007fbc:	b570      	push	{r4, r5, r6, lr}
 8007fbe:	0004      	movs	r4, r0
 8007fc0:	000d      	movs	r5, r1
 8007fc2:	291f      	cmp	r1, #31
 8007fc4:	d904      	bls.n	8007fd0 <_raise_r+0x14>
 8007fc6:	2316      	movs	r3, #22
 8007fc8:	6003      	str	r3, [r0, #0]
 8007fca:	2001      	movs	r0, #1
 8007fcc:	4240      	negs	r0, r0
 8007fce:	bd70      	pop	{r4, r5, r6, pc}
 8007fd0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d004      	beq.n	8007fe0 <_raise_r+0x24>
 8007fd6:	008a      	lsls	r2, r1, #2
 8007fd8:	189b      	adds	r3, r3, r2
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	2a00      	cmp	r2, #0
 8007fde:	d108      	bne.n	8007ff2 <_raise_r+0x36>
 8007fe0:	0020      	movs	r0, r4
 8007fe2:	f000 f831 	bl	8008048 <_getpid_r>
 8007fe6:	002a      	movs	r2, r5
 8007fe8:	0001      	movs	r1, r0
 8007fea:	0020      	movs	r0, r4
 8007fec:	f000 f81a 	bl	8008024 <_kill_r>
 8007ff0:	e7ed      	b.n	8007fce <_raise_r+0x12>
 8007ff2:	2000      	movs	r0, #0
 8007ff4:	2a01      	cmp	r2, #1
 8007ff6:	d0ea      	beq.n	8007fce <_raise_r+0x12>
 8007ff8:	1c51      	adds	r1, r2, #1
 8007ffa:	d103      	bne.n	8008004 <_raise_r+0x48>
 8007ffc:	2316      	movs	r3, #22
 8007ffe:	3001      	adds	r0, #1
 8008000:	6023      	str	r3, [r4, #0]
 8008002:	e7e4      	b.n	8007fce <_raise_r+0x12>
 8008004:	2400      	movs	r4, #0
 8008006:	0028      	movs	r0, r5
 8008008:	601c      	str	r4, [r3, #0]
 800800a:	4790      	blx	r2
 800800c:	0020      	movs	r0, r4
 800800e:	e7de      	b.n	8007fce <_raise_r+0x12>

08008010 <raise>:
 8008010:	b510      	push	{r4, lr}
 8008012:	4b03      	ldr	r3, [pc, #12]	; (8008020 <raise+0x10>)
 8008014:	0001      	movs	r1, r0
 8008016:	6818      	ldr	r0, [r3, #0]
 8008018:	f7ff ffd0 	bl	8007fbc <_raise_r>
 800801c:	bd10      	pop	{r4, pc}
 800801e:	46c0      	nop			; (mov r8, r8)
 8008020:	200000dc 	.word	0x200000dc

08008024 <_kill_r>:
 8008024:	2300      	movs	r3, #0
 8008026:	b570      	push	{r4, r5, r6, lr}
 8008028:	4d06      	ldr	r5, [pc, #24]	; (8008044 <_kill_r+0x20>)
 800802a:	0004      	movs	r4, r0
 800802c:	0008      	movs	r0, r1
 800802e:	0011      	movs	r1, r2
 8008030:	602b      	str	r3, [r5, #0]
 8008032:	f000 fa75 	bl	8008520 <_kill>
 8008036:	1c43      	adds	r3, r0, #1
 8008038:	d103      	bne.n	8008042 <_kill_r+0x1e>
 800803a:	682b      	ldr	r3, [r5, #0]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d000      	beq.n	8008042 <_kill_r+0x1e>
 8008040:	6023      	str	r3, [r4, #0]
 8008042:	bd70      	pop	{r4, r5, r6, pc}
 8008044:	200005c8 	.word	0x200005c8

08008048 <_getpid_r>:
 8008048:	b510      	push	{r4, lr}
 800804a:	f000 fa59 	bl	8008500 <_getpid>
 800804e:	bd10      	pop	{r4, pc}

08008050 <__sread>:
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	000c      	movs	r4, r1
 8008054:	250e      	movs	r5, #14
 8008056:	5f49      	ldrsh	r1, [r1, r5]
 8008058:	f000 f8bc 	bl	80081d4 <_read_r>
 800805c:	2800      	cmp	r0, #0
 800805e:	db03      	blt.n	8008068 <__sread+0x18>
 8008060:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008062:	181b      	adds	r3, r3, r0
 8008064:	6563      	str	r3, [r4, #84]	; 0x54
 8008066:	bd70      	pop	{r4, r5, r6, pc}
 8008068:	89a3      	ldrh	r3, [r4, #12]
 800806a:	4a02      	ldr	r2, [pc, #8]	; (8008074 <__sread+0x24>)
 800806c:	4013      	ands	r3, r2
 800806e:	81a3      	strh	r3, [r4, #12]
 8008070:	e7f9      	b.n	8008066 <__sread+0x16>
 8008072:	46c0      	nop			; (mov r8, r8)
 8008074:	ffffefff 	.word	0xffffefff

08008078 <__swrite>:
 8008078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800807a:	001f      	movs	r7, r3
 800807c:	898b      	ldrh	r3, [r1, #12]
 800807e:	0005      	movs	r5, r0
 8008080:	000c      	movs	r4, r1
 8008082:	0016      	movs	r6, r2
 8008084:	05db      	lsls	r3, r3, #23
 8008086:	d505      	bpl.n	8008094 <__swrite+0x1c>
 8008088:	230e      	movs	r3, #14
 800808a:	5ec9      	ldrsh	r1, [r1, r3]
 800808c:	2200      	movs	r2, #0
 800808e:	2302      	movs	r3, #2
 8008090:	f000 f874 	bl	800817c <_lseek_r>
 8008094:	89a3      	ldrh	r3, [r4, #12]
 8008096:	4a05      	ldr	r2, [pc, #20]	; (80080ac <__swrite+0x34>)
 8008098:	0028      	movs	r0, r5
 800809a:	4013      	ands	r3, r2
 800809c:	81a3      	strh	r3, [r4, #12]
 800809e:	0032      	movs	r2, r6
 80080a0:	230e      	movs	r3, #14
 80080a2:	5ee1      	ldrsh	r1, [r4, r3]
 80080a4:	003b      	movs	r3, r7
 80080a6:	f000 f81f 	bl	80080e8 <_write_r>
 80080aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ac:	ffffefff 	.word	0xffffefff

080080b0 <__sseek>:
 80080b0:	b570      	push	{r4, r5, r6, lr}
 80080b2:	000c      	movs	r4, r1
 80080b4:	250e      	movs	r5, #14
 80080b6:	5f49      	ldrsh	r1, [r1, r5]
 80080b8:	f000 f860 	bl	800817c <_lseek_r>
 80080bc:	89a3      	ldrh	r3, [r4, #12]
 80080be:	1c42      	adds	r2, r0, #1
 80080c0:	d103      	bne.n	80080ca <__sseek+0x1a>
 80080c2:	4a05      	ldr	r2, [pc, #20]	; (80080d8 <__sseek+0x28>)
 80080c4:	4013      	ands	r3, r2
 80080c6:	81a3      	strh	r3, [r4, #12]
 80080c8:	bd70      	pop	{r4, r5, r6, pc}
 80080ca:	2280      	movs	r2, #128	; 0x80
 80080cc:	0152      	lsls	r2, r2, #5
 80080ce:	4313      	orrs	r3, r2
 80080d0:	81a3      	strh	r3, [r4, #12]
 80080d2:	6560      	str	r0, [r4, #84]	; 0x54
 80080d4:	e7f8      	b.n	80080c8 <__sseek+0x18>
 80080d6:	46c0      	nop			; (mov r8, r8)
 80080d8:	ffffefff 	.word	0xffffefff

080080dc <__sclose>:
 80080dc:	b510      	push	{r4, lr}
 80080de:	230e      	movs	r3, #14
 80080e0:	5ec9      	ldrsh	r1, [r1, r3]
 80080e2:	f000 f815 	bl	8008110 <_close_r>
 80080e6:	bd10      	pop	{r4, pc}

080080e8 <_write_r>:
 80080e8:	b570      	push	{r4, r5, r6, lr}
 80080ea:	0004      	movs	r4, r0
 80080ec:	0008      	movs	r0, r1
 80080ee:	0011      	movs	r1, r2
 80080f0:	001a      	movs	r2, r3
 80080f2:	2300      	movs	r3, #0
 80080f4:	4d05      	ldr	r5, [pc, #20]	; (800810c <_write_r+0x24>)
 80080f6:	602b      	str	r3, [r5, #0]
 80080f8:	f000 fa3a 	bl	8008570 <_write>
 80080fc:	1c43      	adds	r3, r0, #1
 80080fe:	d103      	bne.n	8008108 <_write_r+0x20>
 8008100:	682b      	ldr	r3, [r5, #0]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d000      	beq.n	8008108 <_write_r+0x20>
 8008106:	6023      	str	r3, [r4, #0]
 8008108:	bd70      	pop	{r4, r5, r6, pc}
 800810a:	46c0      	nop			; (mov r8, r8)
 800810c:	200005c8 	.word	0x200005c8

08008110 <_close_r>:
 8008110:	2300      	movs	r3, #0
 8008112:	b570      	push	{r4, r5, r6, lr}
 8008114:	4d06      	ldr	r5, [pc, #24]	; (8008130 <_close_r+0x20>)
 8008116:	0004      	movs	r4, r0
 8008118:	0008      	movs	r0, r1
 800811a:	602b      	str	r3, [r5, #0]
 800811c:	f000 f9e0 	bl	80084e0 <_close>
 8008120:	1c43      	adds	r3, r0, #1
 8008122:	d103      	bne.n	800812c <_close_r+0x1c>
 8008124:	682b      	ldr	r3, [r5, #0]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d000      	beq.n	800812c <_close_r+0x1c>
 800812a:	6023      	str	r3, [r4, #0]
 800812c:	bd70      	pop	{r4, r5, r6, pc}
 800812e:	46c0      	nop			; (mov r8, r8)
 8008130:	200005c8 	.word	0x200005c8

08008134 <_fstat_r>:
 8008134:	2300      	movs	r3, #0
 8008136:	b570      	push	{r4, r5, r6, lr}
 8008138:	4d06      	ldr	r5, [pc, #24]	; (8008154 <_fstat_r+0x20>)
 800813a:	0004      	movs	r4, r0
 800813c:	0008      	movs	r0, r1
 800813e:	0011      	movs	r1, r2
 8008140:	602b      	str	r3, [r5, #0]
 8008142:	f000 f9d5 	bl	80084f0 <_fstat>
 8008146:	1c43      	adds	r3, r0, #1
 8008148:	d103      	bne.n	8008152 <_fstat_r+0x1e>
 800814a:	682b      	ldr	r3, [r5, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d000      	beq.n	8008152 <_fstat_r+0x1e>
 8008150:	6023      	str	r3, [r4, #0]
 8008152:	bd70      	pop	{r4, r5, r6, pc}
 8008154:	200005c8 	.word	0x200005c8

08008158 <_isatty_r>:
 8008158:	2300      	movs	r3, #0
 800815a:	b570      	push	{r4, r5, r6, lr}
 800815c:	4d06      	ldr	r5, [pc, #24]	; (8008178 <_isatty_r+0x20>)
 800815e:	0004      	movs	r4, r0
 8008160:	0008      	movs	r0, r1
 8008162:	602b      	str	r3, [r5, #0]
 8008164:	f000 f9d4 	bl	8008510 <_isatty>
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	d103      	bne.n	8008174 <_isatty_r+0x1c>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d000      	beq.n	8008174 <_isatty_r+0x1c>
 8008172:	6023      	str	r3, [r4, #0]
 8008174:	bd70      	pop	{r4, r5, r6, pc}
 8008176:	46c0      	nop			; (mov r8, r8)
 8008178:	200005c8 	.word	0x200005c8

0800817c <_lseek_r>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	0004      	movs	r4, r0
 8008180:	0008      	movs	r0, r1
 8008182:	0011      	movs	r1, r2
 8008184:	001a      	movs	r2, r3
 8008186:	2300      	movs	r3, #0
 8008188:	4d05      	ldr	r5, [pc, #20]	; (80081a0 <_lseek_r+0x24>)
 800818a:	602b      	str	r3, [r5, #0]
 800818c:	f000 f9d0 	bl	8008530 <_lseek>
 8008190:	1c43      	adds	r3, r0, #1
 8008192:	d103      	bne.n	800819c <_lseek_r+0x20>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d000      	beq.n	800819c <_lseek_r+0x20>
 800819a:	6023      	str	r3, [r4, #0]
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	46c0      	nop			; (mov r8, r8)
 80081a0:	200005c8 	.word	0x200005c8

080081a4 <__malloc_lock>:
 80081a4:	b510      	push	{r4, lr}
 80081a6:	4802      	ldr	r0, [pc, #8]	; (80081b0 <__malloc_lock+0xc>)
 80081a8:	f7ff fc39 	bl	8007a1e <__retarget_lock_acquire_recursive>
 80081ac:	bd10      	pop	{r4, pc}
 80081ae:	46c0      	nop			; (mov r8, r8)
 80081b0:	200005c0 	.word	0x200005c0

080081b4 <__malloc_unlock>:
 80081b4:	b510      	push	{r4, lr}
 80081b6:	4802      	ldr	r0, [pc, #8]	; (80081c0 <__malloc_unlock+0xc>)
 80081b8:	f7ff fc32 	bl	8007a20 <__retarget_lock_release_recursive>
 80081bc:	bd10      	pop	{r4, pc}
 80081be:	46c0      	nop			; (mov r8, r8)
 80081c0:	200005c0 	.word	0x200005c0

080081c4 <_malloc_usable_size_r>:
 80081c4:	1f0b      	subs	r3, r1, #4
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	1f18      	subs	r0, r3, #4
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	da01      	bge.n	80081d2 <_malloc_usable_size_r+0xe>
 80081ce:	580b      	ldr	r3, [r1, r0]
 80081d0:	18c0      	adds	r0, r0, r3
 80081d2:	4770      	bx	lr

080081d4 <_read_r>:
 80081d4:	b570      	push	{r4, r5, r6, lr}
 80081d6:	0004      	movs	r4, r0
 80081d8:	0008      	movs	r0, r1
 80081da:	0011      	movs	r1, r2
 80081dc:	001a      	movs	r2, r3
 80081de:	2300      	movs	r3, #0
 80081e0:	4d05      	ldr	r5, [pc, #20]	; (80081f8 <_read_r+0x24>)
 80081e2:	602b      	str	r3, [r5, #0]
 80081e4:	f000 f9ac 	bl	8008540 <_read>
 80081e8:	1c43      	adds	r3, r0, #1
 80081ea:	d103      	bne.n	80081f4 <_read_r+0x20>
 80081ec:	682b      	ldr	r3, [r5, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d000      	beq.n	80081f4 <_read_r+0x20>
 80081f2:	6023      	str	r3, [r4, #0]
 80081f4:	bd70      	pop	{r4, r5, r6, pc}
 80081f6:	46c0      	nop			; (mov r8, r8)
 80081f8:	200005c8 	.word	0x200005c8

080081fc <logf>:
 80081fc:	b570      	push	{r4, r5, r6, lr}
 80081fe:	1c05      	adds	r5, r0, #0
 8008200:	f000 f82e 	bl	8008260 <__ieee754_logf>
 8008204:	4b13      	ldr	r3, [pc, #76]	; (8008254 <logf+0x58>)
 8008206:	1c04      	adds	r4, r0, #0
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	b25b      	sxtb	r3, r3
 800820c:	3301      	adds	r3, #1
 800820e:	d016      	beq.n	800823e <logf+0x42>
 8008210:	1c29      	adds	r1, r5, #0
 8008212:	1c28      	adds	r0, r5, #0
 8008214:	f7f8 fee6 	bl	8000fe4 <__aeabi_fcmpun>
 8008218:	2800      	cmp	r0, #0
 800821a:	d110      	bne.n	800823e <logf+0x42>
 800821c:	2100      	movs	r1, #0
 800821e:	1c28      	adds	r0, r5, #0
 8008220:	f7f8 f86c 	bl	80002fc <__aeabi_fcmpgt>
 8008224:	2800      	cmp	r0, #0
 8008226:	d10a      	bne.n	800823e <logf+0x42>
 8008228:	2100      	movs	r1, #0
 800822a:	1c28      	adds	r0, r5, #0
 800822c:	f7f8 f84c 	bl	80002c8 <__aeabi_fcmpeq>
 8008230:	2800      	cmp	r0, #0
 8008232:	d006      	beq.n	8008242 <logf+0x46>
 8008234:	f000 f94e 	bl	80084d4 <__errno>
 8008238:	2322      	movs	r3, #34	; 0x22
 800823a:	4c07      	ldr	r4, [pc, #28]	; (8008258 <logf+0x5c>)
 800823c:	6003      	str	r3, [r0, #0]
 800823e:	1c20      	adds	r0, r4, #0
 8008240:	bd70      	pop	{r4, r5, r6, pc}
 8008242:	f000 f947 	bl	80084d4 <__errno>
 8008246:	2321      	movs	r3, #33	; 0x21
 8008248:	6003      	str	r3, [r0, #0]
 800824a:	4804      	ldr	r0, [pc, #16]	; (800825c <logf+0x60>)
 800824c:	f000 f93e 	bl	80084cc <nanf>
 8008250:	1c04      	adds	r4, r0, #0
 8008252:	e7f4      	b.n	800823e <logf+0x42>
 8008254:	20000140 	.word	0x20000140
 8008258:	ff800000 	.word	0xff800000
 800825c:	08008bf6 	.word	0x08008bf6

08008260 <__ieee754_logf>:
 8008260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008262:	0003      	movs	r3, r0
 8008264:	b085      	sub	sp, #20
 8008266:	0042      	lsls	r2, r0, #1
 8008268:	d106      	bne.n	8008278 <__ieee754_logf+0x18>
 800826a:	20cc      	movs	r0, #204	; 0xcc
 800826c:	2100      	movs	r1, #0
 800826e:	0600      	lsls	r0, r0, #24
 8008270:	f7f8 fa0c 	bl	800068c <__aeabi_fdiv>
 8008274:	b005      	add	sp, #20
 8008276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008278:	2800      	cmp	r0, #0
 800827a:	da04      	bge.n	8008286 <__ieee754_logf+0x26>
 800827c:	1c01      	adds	r1, r0, #0
 800827e:	f7f8 fce9 	bl	8000c54 <__aeabi_fsub>
 8008282:	2100      	movs	r1, #0
 8008284:	e7f4      	b.n	8008270 <__ieee754_logf+0x10>
 8008286:	22ff      	movs	r2, #255	; 0xff
 8008288:	1c01      	adds	r1, r0, #0
 800828a:	05d2      	lsls	r2, r2, #23
 800828c:	4290      	cmp	r0, r2
 800828e:	da3d      	bge.n	800830c <__ieee754_logf+0xac>
 8008290:	2180      	movs	r1, #128	; 0x80
 8008292:	2200      	movs	r2, #0
 8008294:	0409      	lsls	r1, r1, #16
 8008296:	4288      	cmp	r0, r1
 8008298:	da06      	bge.n	80082a8 <__ieee754_logf+0x48>
 800829a:	2198      	movs	r1, #152	; 0x98
 800829c:	05c9      	lsls	r1, r1, #23
 800829e:	f7f8 fbbf 	bl	8000a20 <__aeabi_fmul>
 80082a2:	2219      	movs	r2, #25
 80082a4:	0003      	movs	r3, r0
 80082a6:	4252      	negs	r2, r2
 80082a8:	15dd      	asrs	r5, r3, #23
 80082aa:	3d7f      	subs	r5, #127	; 0x7f
 80082ac:	18ad      	adds	r5, r5, r2
 80082ae:	025b      	lsls	r3, r3, #9
 80082b0:	4a78      	ldr	r2, [pc, #480]	; (8008494 <__ieee754_logf+0x234>)
 80082b2:	0a5b      	lsrs	r3, r3, #9
 80082b4:	1898      	adds	r0, r3, r2
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	2380      	movs	r3, #128	; 0x80
 80082ba:	041b      	lsls	r3, r3, #16
 80082bc:	4003      	ands	r3, r0
 80082be:	20fe      	movs	r0, #254	; 0xfe
 80082c0:	21fe      	movs	r1, #254	; 0xfe
 80082c2:	0580      	lsls	r0, r0, #22
 80082c4:	15da      	asrs	r2, r3, #23
 80082c6:	4058      	eors	r0, r3
 80082c8:	9b00      	ldr	r3, [sp, #0]
 80082ca:	0589      	lsls	r1, r1, #22
 80082cc:	4318      	orrs	r0, r3
 80082ce:	1955      	adds	r5, r2, r5
 80082d0:	f7f8 fcc0 	bl	8000c54 <__aeabi_fsub>
 80082d4:	9a00      	ldr	r2, [sp, #0]
 80082d6:	4b70      	ldr	r3, [pc, #448]	; (8008498 <__ieee754_logf+0x238>)
 80082d8:	320f      	adds	r2, #15
 80082da:	1c04      	adds	r4, r0, #0
 80082dc:	421a      	tst	r2, r3
 80082de:	d147      	bne.n	8008370 <__ieee754_logf+0x110>
 80082e0:	2100      	movs	r1, #0
 80082e2:	f7f7 fff1 	bl	80002c8 <__aeabi_fcmpeq>
 80082e6:	2800      	cmp	r0, #0
 80082e8:	d013      	beq.n	8008312 <__ieee754_logf+0xb2>
 80082ea:	2000      	movs	r0, #0
 80082ec:	2d00      	cmp	r5, #0
 80082ee:	d0c1      	beq.n	8008274 <__ieee754_logf+0x14>
 80082f0:	0028      	movs	r0, r5
 80082f2:	f7f8 fead 	bl	8001050 <__aeabi_i2f>
 80082f6:	4969      	ldr	r1, [pc, #420]	; (800849c <__ieee754_logf+0x23c>)
 80082f8:	1c04      	adds	r4, r0, #0
 80082fa:	f7f8 fb91 	bl	8000a20 <__aeabi_fmul>
 80082fe:	4968      	ldr	r1, [pc, #416]	; (80084a0 <__ieee754_logf+0x240>)
 8008300:	1c05      	adds	r5, r0, #0
 8008302:	1c20      	adds	r0, r4, #0
 8008304:	f7f8 fb8c 	bl	8000a20 <__aeabi_fmul>
 8008308:	1c01      	adds	r1, r0, #0
 800830a:	1c28      	adds	r0, r5, #0
 800830c:	f7f8 f822 	bl	8000354 <__aeabi_fadd>
 8008310:	e7b0      	b.n	8008274 <__ieee754_logf+0x14>
 8008312:	4964      	ldr	r1, [pc, #400]	; (80084a4 <__ieee754_logf+0x244>)
 8008314:	1c20      	adds	r0, r4, #0
 8008316:	f7f8 fb83 	bl	8000a20 <__aeabi_fmul>
 800831a:	1c01      	adds	r1, r0, #0
 800831c:	20fc      	movs	r0, #252	; 0xfc
 800831e:	0580      	lsls	r0, r0, #22
 8008320:	f7f8 fc98 	bl	8000c54 <__aeabi_fsub>
 8008324:	1c21      	adds	r1, r4, #0
 8008326:	1c06      	adds	r6, r0, #0
 8008328:	1c20      	adds	r0, r4, #0
 800832a:	f7f8 fb79 	bl	8000a20 <__aeabi_fmul>
 800832e:	1c01      	adds	r1, r0, #0
 8008330:	1c30      	adds	r0, r6, #0
 8008332:	f7f8 fb75 	bl	8000a20 <__aeabi_fmul>
 8008336:	1c06      	adds	r6, r0, #0
 8008338:	2d00      	cmp	r5, #0
 800833a:	d101      	bne.n	8008340 <__ieee754_logf+0xe0>
 800833c:	1c31      	adds	r1, r6, #0
 800833e:	e07c      	b.n	800843a <__ieee754_logf+0x1da>
 8008340:	0028      	movs	r0, r5
 8008342:	f7f8 fe85 	bl	8001050 <__aeabi_i2f>
 8008346:	4955      	ldr	r1, [pc, #340]	; (800849c <__ieee754_logf+0x23c>)
 8008348:	1c05      	adds	r5, r0, #0
 800834a:	f7f8 fb69 	bl	8000a20 <__aeabi_fmul>
 800834e:	4954      	ldr	r1, [pc, #336]	; (80084a0 <__ieee754_logf+0x240>)
 8008350:	1c07      	adds	r7, r0, #0
 8008352:	1c28      	adds	r0, r5, #0
 8008354:	f7f8 fb64 	bl	8000a20 <__aeabi_fmul>
 8008358:	1c01      	adds	r1, r0, #0
 800835a:	1c30      	adds	r0, r6, #0
 800835c:	f7f8 fc7a 	bl	8000c54 <__aeabi_fsub>
 8008360:	1c21      	adds	r1, r4, #0
 8008362:	f7f8 fc77 	bl	8000c54 <__aeabi_fsub>
 8008366:	1c01      	adds	r1, r0, #0
 8008368:	1c38      	adds	r0, r7, #0
 800836a:	f7f8 fc73 	bl	8000c54 <__aeabi_fsub>
 800836e:	e781      	b.n	8008274 <__ieee754_logf+0x14>
 8008370:	2180      	movs	r1, #128	; 0x80
 8008372:	05c9      	lsls	r1, r1, #23
 8008374:	f7f7 ffee 	bl	8000354 <__aeabi_fadd>
 8008378:	1c01      	adds	r1, r0, #0
 800837a:	1c20      	adds	r0, r4, #0
 800837c:	f7f8 f986 	bl	800068c <__aeabi_fdiv>
 8008380:	9001      	str	r0, [sp, #4]
 8008382:	0028      	movs	r0, r5
 8008384:	f7f8 fe64 	bl	8001050 <__aeabi_i2f>
 8008388:	9901      	ldr	r1, [sp, #4]
 800838a:	9002      	str	r0, [sp, #8]
 800838c:	1c08      	adds	r0, r1, #0
 800838e:	f7f8 fb47 	bl	8000a20 <__aeabi_fmul>
 8008392:	4a45      	ldr	r2, [pc, #276]	; (80084a8 <__ieee754_logf+0x248>)
 8008394:	9b00      	ldr	r3, [sp, #0]
 8008396:	4694      	mov	ip, r2
 8008398:	1c01      	adds	r1, r0, #0
 800839a:	4463      	add	r3, ip
 800839c:	9303      	str	r3, [sp, #12]
 800839e:	1c07      	adds	r7, r0, #0
 80083a0:	f7f8 fb3e 	bl	8000a20 <__aeabi_fmul>
 80083a4:	4941      	ldr	r1, [pc, #260]	; (80084ac <__ieee754_logf+0x24c>)
 80083a6:	1c06      	adds	r6, r0, #0
 80083a8:	f7f8 fb3a 	bl	8000a20 <__aeabi_fmul>
 80083ac:	4940      	ldr	r1, [pc, #256]	; (80084b0 <__ieee754_logf+0x250>)
 80083ae:	f7f7 ffd1 	bl	8000354 <__aeabi_fadd>
 80083b2:	1c31      	adds	r1, r6, #0
 80083b4:	f7f8 fb34 	bl	8000a20 <__aeabi_fmul>
 80083b8:	493e      	ldr	r1, [pc, #248]	; (80084b4 <__ieee754_logf+0x254>)
 80083ba:	f7f7 ffcb 	bl	8000354 <__aeabi_fadd>
 80083be:	1c31      	adds	r1, r6, #0
 80083c0:	f7f8 fb2e 	bl	8000a20 <__aeabi_fmul>
 80083c4:	493c      	ldr	r1, [pc, #240]	; (80084b8 <__ieee754_logf+0x258>)
 80083c6:	f7f7 ffc5 	bl	8000354 <__aeabi_fadd>
 80083ca:	1c39      	adds	r1, r7, #0
 80083cc:	f7f8 fb28 	bl	8000a20 <__aeabi_fmul>
 80083d0:	493a      	ldr	r1, [pc, #232]	; (80084bc <__ieee754_logf+0x25c>)
 80083d2:	1c07      	adds	r7, r0, #0
 80083d4:	1c30      	adds	r0, r6, #0
 80083d6:	f7f8 fb23 	bl	8000a20 <__aeabi_fmul>
 80083da:	4939      	ldr	r1, [pc, #228]	; (80084c0 <__ieee754_logf+0x260>)
 80083dc:	f7f7 ffba 	bl	8000354 <__aeabi_fadd>
 80083e0:	1c31      	adds	r1, r6, #0
 80083e2:	f7f8 fb1d 	bl	8000a20 <__aeabi_fmul>
 80083e6:	4937      	ldr	r1, [pc, #220]	; (80084c4 <__ieee754_logf+0x264>)
 80083e8:	f7f7 ffb4 	bl	8000354 <__aeabi_fadd>
 80083ec:	1c31      	adds	r1, r6, #0
 80083ee:	f7f8 fb17 	bl	8000a20 <__aeabi_fmul>
 80083f2:	1c01      	adds	r1, r0, #0
 80083f4:	1c38      	adds	r0, r7, #0
 80083f6:	f7f7 ffad 	bl	8000354 <__aeabi_fadd>
 80083fa:	9b00      	ldr	r3, [sp, #0]
 80083fc:	1c07      	adds	r7, r0, #0
 80083fe:	4832      	ldr	r0, [pc, #200]	; (80084c8 <__ieee754_logf+0x268>)
 8008400:	1ac0      	subs	r0, r0, r3
 8008402:	9b03      	ldr	r3, [sp, #12]
 8008404:	4318      	orrs	r0, r3
 8008406:	2800      	cmp	r0, #0
 8008408:	dd2f      	ble.n	800846a <__ieee754_logf+0x20a>
 800840a:	21fc      	movs	r1, #252	; 0xfc
 800840c:	1c20      	adds	r0, r4, #0
 800840e:	0589      	lsls	r1, r1, #22
 8008410:	f7f8 fb06 	bl	8000a20 <__aeabi_fmul>
 8008414:	1c21      	adds	r1, r4, #0
 8008416:	f7f8 fb03 	bl	8000a20 <__aeabi_fmul>
 800841a:	1c01      	adds	r1, r0, #0
 800841c:	1c06      	adds	r6, r0, #0
 800841e:	1c38      	adds	r0, r7, #0
 8008420:	f7f7 ff98 	bl	8000354 <__aeabi_fadd>
 8008424:	9901      	ldr	r1, [sp, #4]
 8008426:	f7f8 fafb 	bl	8000a20 <__aeabi_fmul>
 800842a:	1c07      	adds	r7, r0, #0
 800842c:	2d00      	cmp	r5, #0
 800842e:	d106      	bne.n	800843e <__ieee754_logf+0x1de>
 8008430:	1c01      	adds	r1, r0, #0
 8008432:	1c30      	adds	r0, r6, #0
 8008434:	f7f8 fc0e 	bl	8000c54 <__aeabi_fsub>
 8008438:	1c01      	adds	r1, r0, #0
 800843a:	1c20      	adds	r0, r4, #0
 800843c:	e795      	b.n	800836a <__ieee754_logf+0x10a>
 800843e:	4917      	ldr	r1, [pc, #92]	; (800849c <__ieee754_logf+0x23c>)
 8008440:	9802      	ldr	r0, [sp, #8]
 8008442:	f7f8 faed 	bl	8000a20 <__aeabi_fmul>
 8008446:	4916      	ldr	r1, [pc, #88]	; (80084a0 <__ieee754_logf+0x240>)
 8008448:	1c05      	adds	r5, r0, #0
 800844a:	9802      	ldr	r0, [sp, #8]
 800844c:	f7f8 fae8 	bl	8000a20 <__aeabi_fmul>
 8008450:	1c39      	adds	r1, r7, #0
 8008452:	f7f7 ff7f 	bl	8000354 <__aeabi_fadd>
 8008456:	1c01      	adds	r1, r0, #0
 8008458:	1c30      	adds	r0, r6, #0
 800845a:	f7f8 fbfb 	bl	8000c54 <__aeabi_fsub>
 800845e:	1c21      	adds	r1, r4, #0
 8008460:	f7f8 fbf8 	bl	8000c54 <__aeabi_fsub>
 8008464:	1c01      	adds	r1, r0, #0
 8008466:	1c28      	adds	r0, r5, #0
 8008468:	e77f      	b.n	800836a <__ieee754_logf+0x10a>
 800846a:	1c39      	adds	r1, r7, #0
 800846c:	1c20      	adds	r0, r4, #0
 800846e:	f7f8 fbf1 	bl	8000c54 <__aeabi_fsub>
 8008472:	9901      	ldr	r1, [sp, #4]
 8008474:	f7f8 fad4 	bl	8000a20 <__aeabi_fmul>
 8008478:	1c06      	adds	r6, r0, #0
 800847a:	2d00      	cmp	r5, #0
 800847c:	d100      	bne.n	8008480 <__ieee754_logf+0x220>
 800847e:	e75d      	b.n	800833c <__ieee754_logf+0xdc>
 8008480:	4906      	ldr	r1, [pc, #24]	; (800849c <__ieee754_logf+0x23c>)
 8008482:	9802      	ldr	r0, [sp, #8]
 8008484:	f7f8 facc 	bl	8000a20 <__aeabi_fmul>
 8008488:	4905      	ldr	r1, [pc, #20]	; (80084a0 <__ieee754_logf+0x240>)
 800848a:	1c05      	adds	r5, r0, #0
 800848c:	9802      	ldr	r0, [sp, #8]
 800848e:	f7f8 fac7 	bl	8000a20 <__aeabi_fmul>
 8008492:	e7e0      	b.n	8008456 <__ieee754_logf+0x1f6>
 8008494:	004afb20 	.word	0x004afb20
 8008498:	007ffff0 	.word	0x007ffff0
 800849c:	3f317180 	.word	0x3f317180
 80084a0:	3717f7d1 	.word	0x3717f7d1
 80084a4:	3eaaaaab 	.word	0x3eaaaaab
 80084a8:	ffcf5c30 	.word	0xffcf5c30
 80084ac:	3e178897 	.word	0x3e178897
 80084b0:	3e3a3325 	.word	0x3e3a3325
 80084b4:	3e924925 	.word	0x3e924925
 80084b8:	3f2aaaab 	.word	0x3f2aaaab
 80084bc:	3e1cd04f 	.word	0x3e1cd04f
 80084c0:	3e638e29 	.word	0x3e638e29
 80084c4:	3ecccccd 	.word	0x3ecccccd
 80084c8:	0035c288 	.word	0x0035c288

080084cc <nanf>:
 80084cc:	4800      	ldr	r0, [pc, #0]	; (80084d0 <nanf+0x4>)
 80084ce:	4770      	bx	lr
 80084d0:	7fc00000 	.word	0x7fc00000

080084d4 <__errno>:
 80084d4:	4b01      	ldr	r3, [pc, #4]	; (80084dc <__errno+0x8>)
 80084d6:	6818      	ldr	r0, [r3, #0]
 80084d8:	4770      	bx	lr
 80084da:	46c0      	nop			; (mov r8, r8)
 80084dc:	200000dc 	.word	0x200000dc

080084e0 <_close>:
 80084e0:	2258      	movs	r2, #88	; 0x58
 80084e2:	2001      	movs	r0, #1
 80084e4:	4b01      	ldr	r3, [pc, #4]	; (80084ec <_close+0xc>)
 80084e6:	4240      	negs	r0, r0
 80084e8:	601a      	str	r2, [r3, #0]
 80084ea:	4770      	bx	lr
 80084ec:	200005c8 	.word	0x200005c8

080084f0 <_fstat>:
 80084f0:	2258      	movs	r2, #88	; 0x58
 80084f2:	2001      	movs	r0, #1
 80084f4:	4b01      	ldr	r3, [pc, #4]	; (80084fc <_fstat+0xc>)
 80084f6:	4240      	negs	r0, r0
 80084f8:	601a      	str	r2, [r3, #0]
 80084fa:	4770      	bx	lr
 80084fc:	200005c8 	.word	0x200005c8

08008500 <_getpid>:
 8008500:	2258      	movs	r2, #88	; 0x58
 8008502:	2001      	movs	r0, #1
 8008504:	4b01      	ldr	r3, [pc, #4]	; (800850c <_getpid+0xc>)
 8008506:	4240      	negs	r0, r0
 8008508:	601a      	str	r2, [r3, #0]
 800850a:	4770      	bx	lr
 800850c:	200005c8 	.word	0x200005c8

08008510 <_isatty>:
 8008510:	2258      	movs	r2, #88	; 0x58
 8008512:	4b02      	ldr	r3, [pc, #8]	; (800851c <_isatty+0xc>)
 8008514:	2000      	movs	r0, #0
 8008516:	601a      	str	r2, [r3, #0]
 8008518:	4770      	bx	lr
 800851a:	46c0      	nop			; (mov r8, r8)
 800851c:	200005c8 	.word	0x200005c8

08008520 <_kill>:
 8008520:	2258      	movs	r2, #88	; 0x58
 8008522:	2001      	movs	r0, #1
 8008524:	4b01      	ldr	r3, [pc, #4]	; (800852c <_kill+0xc>)
 8008526:	4240      	negs	r0, r0
 8008528:	601a      	str	r2, [r3, #0]
 800852a:	4770      	bx	lr
 800852c:	200005c8 	.word	0x200005c8

08008530 <_lseek>:
 8008530:	2258      	movs	r2, #88	; 0x58
 8008532:	2001      	movs	r0, #1
 8008534:	4b01      	ldr	r3, [pc, #4]	; (800853c <_lseek+0xc>)
 8008536:	4240      	negs	r0, r0
 8008538:	601a      	str	r2, [r3, #0]
 800853a:	4770      	bx	lr
 800853c:	200005c8 	.word	0x200005c8

08008540 <_read>:
 8008540:	2258      	movs	r2, #88	; 0x58
 8008542:	2001      	movs	r0, #1
 8008544:	4b01      	ldr	r3, [pc, #4]	; (800854c <_read+0xc>)
 8008546:	4240      	negs	r0, r0
 8008548:	601a      	str	r2, [r3, #0]
 800854a:	4770      	bx	lr
 800854c:	200005c8 	.word	0x200005c8

08008550 <_sbrk>:
 8008550:	4a05      	ldr	r2, [pc, #20]	; (8008568 <_sbrk+0x18>)
 8008552:	0003      	movs	r3, r0
 8008554:	6811      	ldr	r1, [r2, #0]
 8008556:	2900      	cmp	r1, #0
 8008558:	d101      	bne.n	800855e <_sbrk+0xe>
 800855a:	4904      	ldr	r1, [pc, #16]	; (800856c <_sbrk+0x1c>)
 800855c:	6011      	str	r1, [r2, #0]
 800855e:	6810      	ldr	r0, [r2, #0]
 8008560:	18c3      	adds	r3, r0, r3
 8008562:	6013      	str	r3, [r2, #0]
 8008564:	4770      	bx	lr
 8008566:	46c0      	nop			; (mov r8, r8)
 8008568:	20000210 	.word	0x20000210
 800856c:	200005d0 	.word	0x200005d0

08008570 <_write>:
 8008570:	2258      	movs	r2, #88	; 0x58
 8008572:	2001      	movs	r0, #1
 8008574:	4b01      	ldr	r3, [pc, #4]	; (800857c <_write+0xc>)
 8008576:	4240      	negs	r0, r0
 8008578:	601a      	str	r2, [r3, #0]
 800857a:	4770      	bx	lr
 800857c:	200005c8 	.word	0x200005c8

08008580 <_exit>:
 8008580:	e7fe      	b.n	8008580 <_exit>
	...

08008584 <_init>:
 8008584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008586:	46c0      	nop			; (mov r8, r8)
 8008588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800858a:	bc08      	pop	{r3}
 800858c:	469e      	mov	lr, r3
 800858e:	4770      	bx	lr

08008590 <_fini>:
 8008590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008592:	46c0      	nop			; (mov r8, r8)
 8008594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008596:	bc08      	pop	{r3}
 8008598:	469e      	mov	lr, r3
 800859a:	4770      	bx	lr
