
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/Image_sensor_DMA_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/image_sensor_dma_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/image_sensor_dma_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/image_ctl_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/ip_repo/sensor_ctl_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/01_FPGA_project/Image_sensor/18_an5642_lwip_double/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top system -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 407.688 ; gain = 110.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:902]
INFO: [Synth 8-638] synthesizing module 'system_image_ctl_0_1' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_image_ctl_0_1/synth/system_image_ctl_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'image_ctl_v1_0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_ctl_v1_0_S00_AXI' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:60]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:72]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:90]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:94]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:156]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:157]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:158]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:164]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:168]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:171]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:172]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:173]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:174]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:175]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:181]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:182]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:183]
INFO: [Synth 8-638] synthesizing module 'SensorCtrl_Tmod_top' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:1]
INFO: [Synth 8-638] synthesizing module 'OP_model_LSFR' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/OP_model_LSFR.v:3]
INFO: [Synth 8-256] done synthesizing module 'OP_model_LSFR' (1#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/OP_model_LSFR.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'OP_model1'. This will prevent further optimization [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:187]
WARNING: [Synth 8-6014] Unused sequential element OutR_r_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:200]
WARNING: [Synth 8-6014] Unused sequential element OutL_r_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:201]
WARNING: [Synth 8-6014] Unused sequential element OutU_r_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:202]
WARNING: [Synth 8-6014] Unused sequential element OutD_r_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:203]
WARNING: [Synth 8-3848] Net Frame_done in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:100]
WARNING: [Synth 8-3848] Net iclk_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:102]
WARNING: [Synth 8-3848] Net ipor_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:104]
WARNING: [Synth 8-3848] Net Cstart_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:106]
WARNING: [Synth 8-3848] Net Mode in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:107]
WARNING: [Synth 8-3848] Net Mode_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:108]
WARNING: [Synth 8-3848] Net mdd in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:109]
WARNING: [Synth 8-3848] Net mdd_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:110]
WARNING: [Synth 8-3848] Net Expo_Ctrl_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:112]
WARNING: [Synth 8-3848] Net Enb in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:113]
WARNING: [Synth 8-3848] Net Enb_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:114]
WARNING: [Synth 8-3848] Net ocompclk_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:116]
WARNING: [Synth 8-3848] Net oisadc_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:117]
WARNING: [Synth 8-3848] Net Pod_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:118]
WARNING: [Synth 8-3848] Net Out_r in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:119]
WARNING: [Synth 8-3848] Net out_word1 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:126]
WARNING: [Synth 8-3848] Net out_word2 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:126]
WARNING: [Synth 8-3848] Net out_word3 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:126]
WARNING: [Synth 8-3848] Net out_word4 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:126]
WARNING: [Synth 8-3848] Net out_word5 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:126]
WARNING: [Synth 8-3848] Net out_word6 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:126]
WARNING: [Synth 8-3848] Net out_word7 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:126]
WARNING: [Synth 8-3848] Net out_word8 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:126]
WARNING: [Synth 8-3848] Net out_pod_w1 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:128]
WARNING: [Synth 8-3848] Net out_pod_w2 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:128]
WARNING: [Synth 8-3848] Net out_pod_w3 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:128]
WARNING: [Synth 8-3848] Net out_pod_w4 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:128]
WARNING: [Synth 8-3848] Net out_pod_w5 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:128]
WARNING: [Synth 8-3848] Net out_pod_w6 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:128]
WARNING: [Synth 8-3848] Net out_pod_w7 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:128]
WARNING: [Synth 8-3848] Net out_pod_w8 in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:128]
WARNING: [Synth 8-3848] Net ocompclk in module/entity SensorCtrl_Tmod_top does not have driver. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:133]
INFO: [Synth 8-256] done synthesizing module 'SensorCtrl_Tmod_top' (2#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl_v2/SensorCtrl_Tmod_top.v:1]
WARNING: [Synth 8-350] instance 'SensorCtrl_top' of module 'SensorCtrl_Tmod_top' requires 60 connections, but only 55 given [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:651]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:309]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:310]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:311]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:312]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:313]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:314]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:315]
WARNING: [Synth 8-6014] Unused sequential element slv_reg11_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:316]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:317]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:318]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:319]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:320]
WARNING: [Synth 8-6014] Unused sequential element slv_reg16_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:321]
WARNING: [Synth 8-6014] Unused sequential element slv_reg17_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:322]
WARNING: [Synth 8-6014] Unused sequential element slv_reg18_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:323]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:324]
INFO: [Synth 8-256] done synthesizing module 'image_ctl_v1_0_S00_AXI' (3#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_ctl_v1_0' (4#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/bdcd/hdl/image_ctl_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_image_ctl_0_1' (5#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_image_ctl_0_1/synth/system_image_ctl_0_1.v:57]
WARNING: [Synth 8-350] instance 'image_ctl_0' of module 'system_image_ctl_0_1' requires 40 connections, but only 34 given [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:1120]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (6#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (7#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (8#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (9#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:507]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (10#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 125 connections, but only 100 given [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:1155]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_0' [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:1360]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_WKXF3L' [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_WKXF3L' (11#1) [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1ORP4PS' [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1ORP4PS' (12#1) [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VD9O7M' [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:304]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VD9O7M' (13#1) [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:304]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PPDLC3' [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:450]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PPDLC3' (14#1) [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:450]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IK3G2O' [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:596]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' (15#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' (16#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' (17#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' (18#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' (19#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' (20#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' (20#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' (21#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' (22#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' (23#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' (23#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' (23#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' (24#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (25#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (25#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (25#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (25#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (26#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (27#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (28#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (28#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (28#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (28#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (28#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (28#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (28#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (28#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s' (29#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (30#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (31#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IK3G2O' (32#1) [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:596]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000011110000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (33#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (34#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (35#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (36#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' (37#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (38#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' (38#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (39#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (39#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (39#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (39#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (39#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' (40#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (41#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (42#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:59]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_0' (43#1) [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:1360]
WARNING: [Synth 8-350] instance 'processing_system7_0_axi_periph' of module 'system_processing_system7_0_axi_periph_0' requires 126 connections, but only 93 given [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:1256]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_100M_0' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/synth/system_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/synth/system_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (44#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (45#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (46#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (47#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (48#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (49#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_100M_0' (50#1) [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/synth/system_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:1350]
INFO: [Synth 8-256] done synthesizing module 'system' (51#1) [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/synth/system.v:902]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rlast[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rlast[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_rlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_axi_crossbar has unconnected port m_axi_ruser[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 572.617 ; gain = 275.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 572.617 ; gain = 275.117
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/system_ooc.xdc]
Finished Parsing XDC File [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/system_ooc.xdc]
Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'rst_processing_system7_0_100M/U0'
Parsing XDC File [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.runs/system_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.runs/system_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.runs/system_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 843.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 843.375 ; gain = 545.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 843.375 ; gain = 545.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for processing_system7_0/inst. (constraint file  C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.runs/system_synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for rst_processing_system7_0_100M/U0. (constraint file  C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.runs/system_synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for image_ctl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 843.375 ; gain = 545.875
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element bresp_cnt_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3759]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 843.375 ; gain = 545.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 75    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	  21 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 19    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OP_model_LSFR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 4     
Module SensorCtrl_Tmod_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module image_ctl_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  21 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_16_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3886] merging instance 'image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_ctl_0/\inst/image_ctl_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'image_ctl_0/inst/image_ctl_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_ctl_0/\inst/image_ctl_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[31]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[30]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[29]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[28]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[27]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[26]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[25]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[24]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[23]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[22]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[21]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[20]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[19]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[18]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[17]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (slv_reg0_reg[16]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module image_ctl_v1_0_S00_AXI.
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]' (FDR) to 'processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]'
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]' (FDR) to 'processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (processing_system7_0_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2] )
INFO: [Synth 8-3886] merging instance 'processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]' (FDR) to 'processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]'
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3886] merging instance 'rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 843.375 ; gain = 545.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK1' to pin 'processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK2' to pin 'processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 989.223 ; gain = 691.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1016.070 ; gain = 718.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module system_auto_pc_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1029.371 ; gain = 731.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin Expo_start_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin ipor_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin Cstart_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin Expo_Ctrl_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1029.371 ; gain = 731.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1029.371 ; gain = 731.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1029.371 ; gain = 731.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1029.371 ; gain = 731.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1029.371 ; gain = 731.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1029.371 ; gain = 731.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     3|
|3     |CARRY4  |    18|
|4     |LUT1    |   132|
|5     |LUT2    |    34|
|6     |LUT3    |   248|
|7     |LUT4    |   150|
|8     |LUT5    |   147|
|9     |LUT6    |   340|
|10    |MUXF7   |    96|
|11    |PS7     |     1|
|12    |SRL16   |     1|
|13    |SRL16E  |    18|
|14    |SRLC32E |    47|
|15    |FDCE    |    84|
|16    |FDPE    |    45|
|17    |FDR     |     8|
|18    |FDRE    |   886|
|19    |FDSE    |    54|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                         |Module                                                         |Cells |
+------+-------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                              |                                                               |  2442|
|2     |  image_ctl_0                                    |system_image_ctl_0_1                                           |   706|
|3     |    inst                                         |image_ctl_v1_0                                                 |   706|
|4     |      image_ctl_v1_0_S00_AXI_inst                |image_ctl_v1_0_S00_AXI                                         |   706|
|5     |        SensorCtrl_top                           |SensorCtrl_Tmod_top                                            |   140|
|6     |          OP_model1                              |OP_model_LSFR                                                  |   133|
|7     |  processing_system7_0                           |system_processing_system7_0_0                                  |   246|
|8     |    inst                                         |processing_system7_v5_5_processing_system7                     |   246|
|9     |  processing_system7_0_axi_periph                |system_processing_system7_0_axi_periph_0                       |  1424|
|10    |    xbar                                         |system_xbar_1                                                  |   259|
|11    |      inst                                       |axi_crossbar_v2_1_16_axi_crossbar                              |   259|
|12    |        \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_16_crossbar_sasd                             |   259|
|13    |          addr_arbiter_inst                      |axi_crossbar_v2_1_16_addr_arbiter_sasd                         |   116|
|14    |          \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_16_decerr_slave                              |    13|
|15    |          reg_slice_r                            |axi_register_slice_v2_1_15_axic_register_slice__parameterized7 |   110|
|16    |          splitter_ar                            |axi_crossbar_v2_1_16_splitter__parameterized0                  |     4|
|17    |          splitter_aw                            |axi_crossbar_v2_1_16_splitter                                  |     9|
|18    |    s00_couplers                                 |s00_couplers_imp_IK3G2O                                        |  1165|
|19    |      auto_pc                                    |system_auto_pc_0                                               |  1165|
|20    |        inst                                     |axi_protocol_converter_v2_1_15_axi_protocol_converter          |  1165|
|21    |          \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_15_b2s                             |  1165|
|22    |            \RD.ar_channel_0                     |axi_protocol_converter_v2_1_15_b2s_ar_channel                  |   192|
|23    |              ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm                  |    26|
|24    |              cmd_translator_0                   |axi_protocol_converter_v2_1_15_b2s_cmd_translator_2            |   154|
|25    |                incr_cmd_0                       |axi_protocol_converter_v2_1_15_b2s_incr_cmd_3                  |    66|
|26    |                wrap_cmd_0                       |axi_protocol_converter_v2_1_15_b2s_wrap_cmd_4                  |    83|
|27    |            \RD.r_channel_0                      |axi_protocol_converter_v2_1_15_b2s_r_channel                   |   123|
|28    |              rd_data_fifo_0                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 |    69|
|29    |              transaction_fifo_0                 |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 |    40|
|30    |            SI_REG                               |axi_register_slice_v2_1_15_axi_register_slice                  |   593|
|31    |              \ar.ar_pipe                        |axi_register_slice_v2_1_15_axic_register_slice                 |   199|
|32    |              \aw.aw_pipe                        |axi_register_slice_v2_1_15_axic_register_slice_1               |   199|
|33    |              \b.b_pipe                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized1 |    48|
|34    |              \r.r_pipe                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized2 |   147|
|35    |            \WR.aw_channel_0                     |axi_protocol_converter_v2_1_15_b2s_aw_channel                  |   191|
|36    |              aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm                  |    29|
|37    |              cmd_translator_0                   |axi_protocol_converter_v2_1_15_b2s_cmd_translator              |   146|
|38    |                incr_cmd_0                       |axi_protocol_converter_v2_1_15_b2s_incr_cmd                    |    59|
|39    |                wrap_cmd_0                       |axi_protocol_converter_v2_1_15_b2s_wrap_cmd                    |    83|
|40    |            \WR.b_channel_0                      |axi_protocol_converter_v2_1_15_b2s_b_channel                   |    64|
|41    |              bid_fifo_0                         |axi_protocol_converter_v2_1_15_b2s_simple_fifo                 |    33|
|42    |              bresp_fifo_0                       |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 |     7|
|43    |  rst_processing_system7_0_100M                  |system_rst_processing_system7_0_100M_0                         |    66|
|44    |    U0                                           |proc_sys_reset                                                 |    66|
|45    |      EXT_LPF                                    |lpf                                                            |    23|
|46    |        \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |     6|
|47    |        \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                     |     6|
|48    |      SEQ                                        |sequence_psr                                                   |    38|
|49    |        SEQ_COUNTER                              |upcnt_n                                                        |    13|
+------+-------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1029.371 ; gain = 731.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 832 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1029.371 ; gain = 461.113
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1029.371 ; gain = 731.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
320 Infos, 275 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1030.969 ; gain = 740.285
INFO: [Coretcl 2-1174] Renamed 48 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/01_FPGA_project/Image_sensor/Image_transfer_open_source/project_1_7_9/project_1.runs/system_synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1030.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  2 22:21:48 2022...
