$date
	Sat Oct 24 23:09:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 12 ! salida [11:0] $end
$var wire 8 " out [7:0] $end
$var wire 4 # Y [3:0] $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 3 & F [2:0] $end
$var reg 1 ' clk $end
$var reg 1 ( enable $end
$var reg 12 ) entrada [11:0] $end
$var reg 12 * in [11:0] $end
$var reg 1 + load $end
$var reg 1 , reset $end
$scope module Alu $end
$var wire 4 - A [3:0] $end
$var wire 4 . B [3:0] $end
$var wire 3 / F [2:0] $end
$var reg 4 0 Y [3:0] $end
$upscope $end
$scope module Counter $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 12 1 entrada [11:0] $end
$var wire 1 + load $end
$var wire 1 , reset $end
$var reg 12 2 salida [11:0] $end
$upscope $end
$scope module Rom $end
$var wire 12 3 in [11:0] $end
$var reg 8 4 out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
bx 3
bx 2
b0 1
bx 0
bx /
bx .
bx -
0,
0+
bx *
b0 )
0(
0'
bx &
bx %
bx $
bx #
bx "
bx !
$end
#2
1'
#4
0'
#5
b1010 "
b1010 4
b0 !
b0 2
b0 %
b0 .
b0 $
b0 -
b0 *
b0 3
1,
#6
0,
1'
#8
0'
#10
b1000 #
b1000 0
b1111 "
b1111 4
1'
b1000 %
b1000 .
b1000 $
b1000 -
b0 &
b0 /
b1 *
b1 3
#11
1(
#12
0'
#14
b1 !
b1 2
1'
#15
b1001 #
b1001 0
b10100 "
b10100 4
b1 $
b1 -
b1 &
b1 /
b10 *
b10 3
#16
0'
#18
b10 !
b10 2
1'
#20
b100 #
b100 0
b1 "
b1 4
0'
b11 %
b11 .
b10 &
b10 /
b110010 *
b110010 3
#22
b11 !
b11 2
1'
#24
0'
#25
b1 #
b1 0
b110 "
b110 4
b0 %
b0 .
b100 &
b100 /
b110011 *
b110011 3
#26
b100 !
b100 2
1'
#28
0'
#30
b101 !
b101 2
b111 #
b111 0
b11001 "
b11001 4
1'
b1000 %
b1000 .
b0 $
b0 -
b101 &
b101 /
b1010101 *
b1010101 3
#31
0(
#32
0'
#34
1'
#35
b100 #
b100 0
b110010 "
b110010 4
b100 %
b100 .
b1000 $
b1000 -
b110 &
b110 /
b1010110 *
b1010110 3
#36
0'
#38
1'
#40
b0 #
b0 0
b1111000 "
b1111000 4
0'
b11 %
b11 .
b111 &
b111 /
b1111000 *
b1111000 3
#42
1'
#44
0'
#45
b1 #
b1 0
b11001000 "
b11001000 4
b1000 %
b1000 .
b1 $
b1 -
b1111001 *
b1111001 3
#46
1'
#48
0'
#50
b11010010 "
b11010010 4
1'
b10110100 *
b10110100 3
#52
b0 !
b0 2
0'
1+
#53
b10000 !
b10000 2
b10000 )
b10000 1
#54
0+
1'
#55
1(
#56
0'
#58
b10001 !
b10001 2
1'
#60
0'
#62
b10010 !
b10010 2
1'
#64
0'
#66
b10011 !
b10011 2
1'
#68
0'
#70
b10100 !
b10100 2
1'
#72
0'
#74
b10101 !
b10101 2
1'
#76
0'
#78
b10110 !
b10110 2
1'
#80
0'
#82
b10111 !
b10111 2
1'
#84
0'
#86
b11000 !
b11000 2
1'
#88
0'
#90
b11001 !
b11001 2
1'
#92
0'
#94
b11010 !
b11010 2
1'
#96
0'
#98
b11011 !
b11011 2
1'
#100
0'
#102
b11100 !
b11100 2
1'
#104
0'
#106
b11101 !
b11101 2
1'
#108
0'
#110
b11110 !
b11110 2
1'
#112
0'
#114
b11111 !
b11111 2
1'
#116
0'
#118
b100000 !
b100000 2
1'
#120
0'
#122
b100001 !
b100001 2
1'
#124
0'
#126
b100010 !
b100010 2
1'
#128
0'
#130
b100011 !
b100011 2
1'
#132
0'
#134
b100100 !
b100100 2
1'
#136
0'
#138
b100101 !
b100101 2
1'
#140
0'
#142
b100110 !
b100110 2
1'
#144
0'
#146
b100111 !
b100111 2
1'
#148
0'
#150
b101000 !
b101000 2
1'
#152
0'
#154
b101001 !
b101001 2
1'
#156
0'
#158
b101010 !
b101010 2
1'
#160
0'
#162
b101011 !
b101011 2
1'
#164
0'
#166
b101100 !
b101100 2
1'
#168
0'
#170
b101101 !
b101101 2
1'
#172
0'
#174
b101110 !
b101110 2
1'
#176
0'
#178
b101111 !
b101111 2
1'
#180
0'
#182
b110000 !
b110000 2
1'
#184
0'
#186
b110001 !
b110001 2
1'
#188
0'
#190
b110010 !
b110010 2
1'
#192
0'
#194
b110011 !
b110011 2
1'
#196
0'
#198
b110100 !
b110100 2
1'
#200
0'
#202
b110101 !
b110101 2
1'
#204
0'
#206
b110110 !
b110110 2
1'
#208
0'
#210
b110111 !
b110111 2
1'
#212
0'
#214
b111000 !
b111000 2
1'
#216
0'
#218
b111001 !
b111001 2
1'
#220
0'
#222
b111010 !
b111010 2
1'
#224
0'
#225
