Analysis & Synthesis report for display
Mon Nov 18 01:31:46 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Nov 18 01:31:46 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; display                                     ;
; Top-level Entity Name       ; display                                     ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; display            ; display            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 18 01:31:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/vga_adapter/vga_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/vga_adapter/vga_adapter.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/top.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file display.v
    Info (12023): Found entity 1: display File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 14
    Info (12023): Found entity 2: seven_seg_decoder File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 1113
Warning (10236): Verilog HDL Implicit Net warning at display.v(203): created implicit net for "tileShiftEnable" File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 203
Warning (10236): Verilog HDL Implicit Net warning at display.v(204): created implicit net for "nextTileEnable" File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 204
Info (12127): Elaborating entity "display" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at display.v(80): object "finished2" assigned a value but never read File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at display.v(100): object "finished3" assigned a value but never read File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at display.v(120): object "finished4" assigned a value but never read File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 120
Warning (10230): Verilog HDL assignment warning at display.v(295): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 295
Warning (10230): Verilog HDL assignment warning at display.v(301): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 301
Warning (10230): Verilog HDL assignment warning at display.v(328): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 328
Warning (10230): Verilog HDL assignment warning at display.v(334): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 334
Warning (10230): Verilog HDL assignment warning at display.v(347): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 347
Warning (10230): Verilog HDL assignment warning at display.v(353): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 353
Warning (10230): Verilog HDL assignment warning at display.v(366): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 366
Warning (10230): Verilog HDL assignment warning at display.v(372): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 372
Warning (10230): Verilog HDL assignment warning at display.v(385): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 385
Warning (10230): Verilog HDL assignment warning at display.v(391): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 391
Warning (10230): Verilog HDL assignment warning at display.v(474): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 474
Warning (10230): Verilog HDL assignment warning at display.v(475): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 475
Warning (10230): Verilog HDL assignment warning at display.v(476): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 476
Warning (10230): Verilog HDL assignment warning at display.v(491): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 491
Warning (10230): Verilog HDL assignment warning at display.v(492): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 492
Warning (10230): Verilog HDL assignment warning at display.v(493): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 493
Warning (10230): Verilog HDL assignment warning at display.v(505): truncated value with size 32 to match size of target (26) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 505
Warning (10230): Verilog HDL assignment warning at display.v(517): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 517
Warning (10230): Verilog HDL assignment warning at display.v(522): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 522
Warning (10230): Verilog HDL assignment warning at display.v(536): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 536
Warning (10230): Verilog HDL assignment warning at display.v(541): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 541
Warning (10230): Verilog HDL assignment warning at display.v(648): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 648
Warning (10230): Verilog HDL assignment warning at display.v(664): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 664
Warning (10230): Verilog HDL assignment warning at display.v(700): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 700
Warning (10230): Verilog HDL assignment warning at display.v(713): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 713
Warning (10230): Verilog HDL assignment warning at display.v(717): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 717
Warning (10230): Verilog HDL assignment warning at display.v(731): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 731
Warning (10230): Verilog HDL assignment warning at display.v(747): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 747
Warning (10230): Verilog HDL assignment warning at display.v(783): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 783
Warning (10230): Verilog HDL assignment warning at display.v(796): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 796
Warning (10230): Verilog HDL assignment warning at display.v(800): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 800
Warning (10230): Verilog HDL assignment warning at display.v(1045): truncated value with size 32 to match size of target (8) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 1045
Warning (10230): Verilog HDL assignment warning at display.v(1050): truncated value with size 32 to match size of target (7) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 1050
Warning (10034): Output port "LEDR" at display.v(27) has no driver File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 27
Error (10028): Can't resolve multiple constant drivers for net "gameOver" at display.v(234) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 234
Error (10029): Constant driver at display.v(226) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 226
Error (10028): Can't resolve multiple constant drivers for net "col1pressed" at display.v(265) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 265
Error (10028): Can't resolve multiple constant drivers for net "col2pressed" at display.v(265) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 265
Error (10029): Constant driver at display.v(234) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 234
Error (10028): Can't resolve multiple constant drivers for net "col3pressed" at display.v(265) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 265
Error (10029): Constant driver at display.v(242) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 242
Error (10028): Can't resolve multiple constant drivers for net "col4pressed" at display.v(265) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 265
Error (10029): Constant driver at display.v(250) File: C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/display.v Line: 250
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/output_files/display.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 40 warnings
    Error: Peak virtual memory: 4777 megabytes
    Error: Processing ended: Mon Nov 18 01:31:46 2024
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ethan/ece241_labs/VSCode/Piano-Tiles/output_files/display.map.smsg.


