// Seed: 4018877472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_9) $display;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wire id_2,
    output supply1 id_3
    , id_25,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    output uwire id_11,
    output wor id_12,
    input logic id_13,
    input uwire id_14,
    input wire id_15,
    input tri id_16,
    output tri0 id_17,
    input wor id_18,
    input tri id_19,
    input supply1 id_20,
    output logic id_21,
    output uwire id_22,
    output logic id_23
);
  wire id_26;
  wire id_27;
  always @(posedge 1)
    if (1) id_21 <= id_13;
    else begin : LABEL_0
      id_23 <= 1;
      assert (id_14 + id_13 || 1);
    end
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_25,
      id_27,
      id_27,
      id_25,
      id_25,
      id_25,
      id_27,
      id_27,
      id_27,
      id_25
  );
endmodule
