

================================================================
== Synthesis Summary Report of 'cnn'
================================================================
+ General Information: 
    * Date:           Tue Jan 28 03:39:35 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        cnn
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+------------+-----+
    |                      Modules                      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |            |     |
    |                      & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT    | URAM|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+------------+-----+
    |+ cnn                                              |     -|  3.89|    36041|  3.604e+05|         -|    36042|     -|        no|  14 (~0%)|  329 (3%)|  14815 (~0%)|  57131 (4%)|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_2                    |     -|  5.27|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    67 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_21                   |     -|  4.70|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    93 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_22                   |     -|  4.69|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    95 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_23                   |     -|  4.69|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    95 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_24                   |     -|  4.67|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    97 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_25                   |     -|  4.67|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    97 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_26                   |     -|  4.67|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    97 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_27                   |     -|  4.69|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    95 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_28                   |     -|  5.27|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    67 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_29                   |     -|  4.64|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    99 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_210                  |     -|  4.64|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    99 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_211                  |     -|  4.64|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    99 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_212                  |     -|  4.64|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    99 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_213                  |     -|  4.64|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    99 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_214                  |     -|  4.67|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    97 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_215                  |     -|  4.67|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    97 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_216                  |     -|  5.27|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    67 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_217                  |     -|  4.69|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    95 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_218                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_219                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_220                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_221                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_222                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_223                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_224                  |     -|  5.27|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|    67 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_225                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_226                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_21_227                  |     -|  4.61|       16|    160.000|         -|       16|     -|        no|         -|         -|     13 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_21_2                                |     -|  7.30|       14|    140.000|         2|        1|    14|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_28_3                    |     -|  4.39|       32|    320.000|         -|       32|     -|        no|         -|         -|     23 (~0%)|   160 (~0%)|    -|
    |  o VITIS_LOOP_28_3                                |     -|  7.30|       30|    300.000|         1|        1|    30|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7    |     -|  3.89|      806|  8.060e+03|         -|      806|     -|        no|         -|   9 (~0%)|   1125 (~0%)|  5482 (~0%)|    -|
    |  o VITIS_LOOP_45_6_VITIS_LOOP_47_7                |     -|  7.30|      804|  8.040e+03|        22|        1|   784|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728  |     -|  3.89|      806|  8.060e+03|         -|      806|     -|        no|         -|   9 (~0%)|   1125 (~0%)|  5482 (~0%)|    -|
    |  o VITIS_LOOP_45_6_VITIS_LOOP_47_7                |     -|  7.30|      804|  8.040e+03|        22|        1|   784|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_67_11                   |     -|  5.27|       30|    300.000|         -|       30|     -|        no|         -|         -|     20 (~0%)|   112 (~0%)|    -|
    |  o VITIS_LOOP_67_11                               |     -|  7.30|       28|    280.000|         2|        1|    28|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729  |     -|  3.89|      806|  8.060e+03|         -|      806|     -|        no|         -|   9 (~0%)|   1125 (~0%)|  5482 (~0%)|    -|
    |  o VITIS_LOOP_45_6_VITIS_LOOP_47_7                |     -|  7.30|      804|  8.040e+03|        22|        1|   784|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_67_1130                 |     -|  5.27|       30|    300.000|         -|       30|     -|        no|         -|         -|     15 (~0%)|    92 (~0%)|    -|
    |  o VITIS_LOOP_67_11                               |     -|  7.30|       28|    280.000|         2|        1|    28|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_67_1131                 |     -|  5.27|       30|    300.000|         -|       30|     -|        no|         -|         -|     16 (~0%)|    94 (~0%)|    -|
    |  o VITIS_LOOP_67_11                               |     -|  7.30|       28|    280.000|         2|        1|    28|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_14                   |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   290 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1432                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   310 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1433                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   310 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1434                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   311 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1435                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   311 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1436                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   311 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1437                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   312 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1438                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   312 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1439                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   312 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1440                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   312 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1441                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   312 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1442                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   311 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1443                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   311 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    | + cnn_Pipeline_VITIS_LOOP_80_1444                 |     -|  4.26|     2357|  2.357e+04|         -|     2357|     -|        no|         -|   1 (~0%)|    139 (~0%)|   313 (~0%)|    -|
    |  o VITIS_LOOP_80_14                               |     -|  7.30|     2355|  2.355e+04|         5|        1|  2352|       yes|         -|         -|            -|           -|    -|
    +---------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------+-----------+----------+
| Port                | Direction | Bitwidth |
+---------------------+-----------+----------+
| W1_address0         | out       | 16       |
| W1_q0               | in        | 16       |
| W2_address0         | out       | 8        |
| W2_address1         | out       | 8        |
| W2_q0               | in        | 16       |
| W2_q1               | in        | 16       |
| W3_address0         | out       | 7        |
| W3_address1         | out       | 7        |
| W3_q0               | in        | 16       |
| W3_q1               | in        | 16       |
| b1_address0         | out       | 4        |
| b1_q0               | in        | 16       |
| b2_address0         | out       | 4        |
| b2_address1         | out       | 4        |
| b2_q0               | in        | 16       |
| b2_q1               | in        | 16       |
| b3_address0         | out       | 4        |
| b3_address1         | out       | 4        |
| b3_q0               | in        | 16       |
| b3_q1               | in        | 16       |
| bias_address0       | out       | 2        |
| bias_q0             | in        | 16       |
| input_r_address0    | out       | 10       |
| input_r_address1    | out       | 10       |
| input_r_q0          | in        | 16       |
| input_r_q1          | in        | 16       |
| kernel_address0     | out       | 5        |
| kernel_address1     | out       | 5        |
| kernel_q0           | in        | 16       |
| kernel_q1           | in        | 16       |
| output_fc3_address0 | out       | 4        |
| output_fc3_address1 | out       | 4        |
| output_fc3_d0       | out       | 16       |
| output_fc3_d1       | out       | 16       |
+---------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------+
| Argument   | Direction | Datatype                              |
+------------+-----------+---------------------------------------+
| input      | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| kernel     | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| bias       | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| W1         | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| b1         | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| W2         | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| b2         | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| W3         | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| b3         | in        | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
| output_fc3 | out       | ap_fixed<16, 10, AP_TRN, AP_WRAP, 0>* |
+------------+-----------+---------------------------------------+

* SW-to-HW Mapping
+------------+---------------------+---------+----------+
| Argument   | HW Interface        | HW Type | HW Usage |
+------------+---------------------+---------+----------+
| input      | input_r_address0    | port    | offset   |
| input      | input_r_ce0         | port    |          |
| input      | input_r_q0          | port    |          |
| input      | input_r_address1    | port    | offset   |
| input      | input_r_ce1         | port    |          |
| input      | input_r_q1          | port    |          |
| kernel     | kernel_address0     | port    | offset   |
| kernel     | kernel_ce0          | port    |          |
| kernel     | kernel_q0           | port    |          |
| kernel     | kernel_address1     | port    | offset   |
| kernel     | kernel_ce1          | port    |          |
| kernel     | kernel_q1           | port    |          |
| bias       | bias_address0       | port    | offset   |
| bias       | bias_ce0            | port    |          |
| bias       | bias_q0             | port    |          |
| W1         | W1_address0         | port    | offset   |
| W1         | W1_ce0              | port    |          |
| W1         | W1_q0               | port    |          |
| b1         | b1_address0         | port    | offset   |
| b1         | b1_ce0              | port    |          |
| b1         | b1_q0               | port    |          |
| W2         | W2_address0         | port    | offset   |
| W2         | W2_ce0              | port    |          |
| W2         | W2_q0               | port    |          |
| W2         | W2_address1         | port    | offset   |
| W2         | W2_ce1              | port    |          |
| W2         | W2_q1               | port    |          |
| b2         | b2_address0         | port    | offset   |
| b2         | b2_ce0              | port    |          |
| b2         | b2_q0               | port    |          |
| b2         | b2_address1         | port    | offset   |
| b2         | b2_ce1              | port    |          |
| b2         | b2_q1               | port    |          |
| W3         | W3_address0         | port    | offset   |
| W3         | W3_ce0              | port    |          |
| W3         | W3_q0               | port    |          |
| W3         | W3_address1         | port    | offset   |
| W3         | W3_ce1              | port    |          |
| W3         | W3_q1               | port    |          |
| b3         | b3_address0         | port    | offset   |
| b3         | b3_ce0              | port    |          |
| b3         | b3_q0               | port    |          |
| b3         | b3_address1         | port    | offset   |
| b3         | b3_ce1              | port    |          |
| b3         | b3_q1               | port    |          |
| output_fc3 | output_fc3_address0 | port    | offset   |
| output_fc3 | output_fc3_ce0      | port    |          |
| output_fc3 | output_fc3_we0      | port    |          |
| output_fc3 | output_fc3_d0       | port    |          |
| output_fc3 | output_fc3_address1 | port    | offset   |
| output_fc3 | output_fc3_ce1      | port    |          |
| output_fc3 | output_fc3_we1      | port    |          |
| output_fc3 | output_fc3_d1       | port    |          |
+------------+---------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------+-----+--------+---------------+-----+-----------+---------+
| Name                                              | DSP | Pragma | Variable      | Op  | Impl      | Latency |
+---------------------------------------------------+-----+--------+---------------+-----+-----------+---------+
| + cnn                                             | 329 |        |               |     |           |         |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1817           | 1   |        | mul_ln93      | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1817           | 1   |        | add_ln93      | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1827           | 1   |        | mul_ln93_1    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1827           | 1   |        | add_ln93_1    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1841           | 1   |        | mul_ln93_2    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1841           | 1   |        | add_ln93_2    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1853           | 1   |        | mul_ln93_3    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1853           | 1   |        | add_ln93_3    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1864           | 1   |        | mul_ln93_4    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1864           | 1   |        | add_ln93_4    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1876           | 1   |        | mul_ln93_5    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1876           | 1   |        | add_ln93_5    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1886           | 1   |        | mul_ln93_6    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1886           | 1   |        | add_ln93_6    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1896           | 1   |        | mul_ln93_7    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1896           | 1   |        | add_ln93_7    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1907           | 1   |        | mul_ln93_8    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1907           | 1   |        | add_ln93_8    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1916           | 1   |        | mul_ln93_9    | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1916           | 1   |        | add_ln93_9    | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1927           | 1   |        | mul_ln93_10   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1927           | 1   |        | add_ln93_10   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1936           | 1   |        | mul_ln93_11   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1936           | 1   |        | add_ln93_11   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1946           | 1   |        | mul_ln93_12   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1946           | 1   |        | add_ln93_12   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1956           | 1   |        | mul_ln93_13   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1956           | 1   |        | add_ln93_13   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1818           | 1   |        | mul_ln93_14   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1818           | 1   |        | add_ln93_14   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1828           | 1   |        | mul_ln93_15   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1828           | 1   |        | add_ln93_15   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1842           | 1   |        | mul_ln93_16   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1842           | 1   |        | add_ln93_16   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1854           | 1   |        | mul_ln93_17   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1854           | 1   |        | add_ln93_17   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1865           | 1   |        | mul_ln93_18   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1865           | 1   |        | add_ln93_18   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1877           | 1   |        | mul_ln93_19   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1877           | 1   |        | add_ln93_19   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1887           | 1   |        | mul_ln93_20   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1887           | 1   |        | add_ln93_20   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1897           | 1   |        | mul_ln93_21   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1897           | 1   |        | add_ln93_21   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1908           | 1   |        | mul_ln93_22   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1908           | 1   |        | add_ln93_22   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1917           | 1   |        | mul_ln93_23   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1917           | 1   |        | add_ln93_23   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1928           | 1   |        | mul_ln93_24   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1928           | 1   |        | add_ln93_24   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1937           | 1   |        | mul_ln93_25   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1937           | 1   |        | add_ln93_25   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1947           | 1   |        | mul_ln93_26   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1947           | 1   |        | add_ln93_26   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1957           | 1   |        | mul_ln93_27   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1957           | 1   |        | add_ln93_27   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1819           | 1   |        | mul_ln93_28   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1819           | 1   |        | add_ln93_28   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1829           | 1   |        | mul_ln93_29   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1829           | 1   |        | add_ln93_29   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1843           | 1   |        | mul_ln93_30   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1843           | 1   |        | add_ln93_30   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1855           | 1   |        | mul_ln93_31   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1855           | 1   |        | add_ln93_31   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1866           | 1   |        | mul_ln93_32   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1866           | 1   |        | add_ln93_32   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1878           | 1   |        | mul_ln93_33   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1878           | 1   |        | add_ln93_33   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1888           | 1   |        | mul_ln93_34   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1888           | 1   |        | add_ln93_34   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1898           | 1   |        | mul_ln93_35   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1898           | 1   |        | add_ln93_35   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1909           | 1   |        | mul_ln93_36   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1909           | 1   |        | add_ln93_36   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1918           | 1   |        | mul_ln93_37   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1918           | 1   |        | add_ln93_37   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1929           | 1   |        | mul_ln93_38   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1929           | 1   |        | add_ln93_38   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1938           | 1   |        | mul_ln93_39   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1938           | 1   |        | add_ln93_39   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1948           | 1   |        | mul_ln93_40   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1948           | 1   |        | add_ln93_40   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1958           | 1   |        | mul_ln93_41   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1958           | 1   |        | add_ln93_41   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1820           | 1   |        | mul_ln93_42   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1820           | 1   |        | add_ln93_42   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1830           | 1   |        | mul_ln93_43   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1830           | 1   |        | add_ln93_43   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1844           | 1   |        | mul_ln93_44   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1844           | 1   |        | add_ln93_44   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1856           | 1   |        | mul_ln93_45   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1856           | 1   |        | add_ln93_45   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1867           | 1   |        | mul_ln93_46   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1867           | 1   |        | add_ln93_46   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1879           | 1   |        | mul_ln93_47   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1879           | 1   |        | add_ln93_47   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1889           | 1   |        | mul_ln93_48   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1889           | 1   |        | add_ln93_48   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1899           | 1   |        | mul_ln93_49   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1899           | 1   |        | add_ln93_49   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1910           | 1   |        | mul_ln93_50   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1910           | 1   |        | add_ln93_50   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1919           | 1   |        | mul_ln93_51   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1919           | 1   |        | add_ln93_51   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1930           | 1   |        | mul_ln93_52   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1930           | 1   |        | add_ln93_52   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1939           | 1   |        | mul_ln93_53   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1939           | 1   |        | add_ln93_53   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1949           | 1   |        | mul_ln93_54   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1949           | 1   |        | add_ln93_54   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1959           | 1   |        | mul_ln93_55   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1959           | 1   |        | add_ln93_55   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1821           | 1   |        | mul_ln93_56   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1821           | 1   |        | add_ln93_56   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1831           | 1   |        | mul_ln93_57   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1831           | 1   |        | add_ln93_57   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1845           | 1   |        | mul_ln93_58   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1845           | 1   |        | add_ln93_58   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1857           | 1   |        | mul_ln93_59   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1857           | 1   |        | add_ln93_59   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1868           | 1   |        | mul_ln93_60   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1868           | 1   |        | add_ln93_60   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1880           | 1   |        | mul_ln93_61   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1880           | 1   |        | add_ln93_61   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1890           | 1   |        | mul_ln93_62   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1890           | 1   |        | add_ln93_62   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1900           | 1   |        | mul_ln93_63   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1900           | 1   |        | add_ln93_63   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1911           | 1   |        | mul_ln93_64   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1911           | 1   |        | add_ln93_64   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1920           | 1   |        | mul_ln93_65   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1920           | 1   |        | add_ln93_65   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1931           | 1   |        | mul_ln93_66   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1931           | 1   |        | add_ln93_66   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1940           | 1   |        | mul_ln93_67   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1940           | 1   |        | add_ln93_67   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1950           | 1   |        | mul_ln93_68   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1950           | 1   |        | add_ln93_68   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1960           | 1   |        | mul_ln93_69   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1960           | 1   |        | add_ln93_69   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1822           | 1   |        | mul_ln93_70   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1822           | 1   |        | add_ln93_70   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1832           | 1   |        | mul_ln93_71   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1832           | 1   |        | add_ln93_71   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1846           | 1   |        | mul_ln93_72   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1846           | 1   |        | add_ln93_72   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1858           | 1   |        | mul_ln93_73   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1858           | 1   |        | add_ln93_73   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1869           | 1   |        | mul_ln93_74   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1869           | 1   |        | add_ln93_74   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1881           | 1   |        | mul_ln93_75   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1881           | 1   |        | add_ln93_75   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1891           | 1   |        | mul_ln93_76   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1891           | 1   |        | add_ln93_76   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1901           | 1   |        | mul_ln93_77   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1901           | 1   |        | add_ln93_77   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1912           | 1   |        | mul_ln93_78   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1912           | 1   |        | add_ln93_78   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1921           | 1   |        | mul_ln93_79   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1921           | 1   |        | add_ln93_79   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1932           | 1   |        | mul_ln93_80   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1932           | 1   |        | add_ln93_80   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1941           | 1   |        | mul_ln93_81   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1941           | 1   |        | add_ln93_81   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1951           | 1   |        | mul_ln93_82   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1951           | 1   |        | add_ln93_82   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1961           | 1   |        | mul_ln93_83   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1961           | 1   |        | add_ln93_83   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1823           | 1   |        | mul_ln93_84   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1823           | 1   |        | add_ln93_84   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1833           | 1   |        | mul_ln93_85   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1833           | 1   |        | add_ln93_85   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1847           | 1   |        | mul_ln93_86   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1847           | 1   |        | add_ln93_86   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1859           | 1   |        | mul_ln93_87   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1859           | 1   |        | add_ln93_87   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1870           | 1   |        | mul_ln93_88   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1870           | 1   |        | add_ln93_88   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1882           | 1   |        | mul_ln93_89   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1882           | 1   |        | add_ln93_89   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1892           | 1   |        | mul_ln93_90   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1892           | 1   |        | add_ln93_90   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1902           | 1   |        | mul_ln93_91   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1902           | 1   |        | add_ln93_91   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1913           | 1   |        | mul_ln93_92   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1913           | 1   |        | add_ln93_92   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1922           | 1   |        | mul_ln93_93   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1922           | 1   |        | add_ln93_93   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1933           | 1   |        | mul_ln93_94   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1933           | 1   |        | add_ln93_94   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1942           | 1   |        | mul_ln93_95   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1942           | 1   |        | add_ln93_95   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1952           | 1   |        | mul_ln93_96   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1952           | 1   |        | add_ln93_96   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1964           | 1   |        | mul_ln93_97   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1964           | 1   |        | add_ln93_97   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1824           | 1   |        | mul_ln93_98   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1824           | 1   |        | add_ln93_98   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1834           | 1   |        | mul_ln93_99   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1834           | 1   |        | add_ln93_99   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1848           | 1   |        | mul_ln93_100  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1848           | 1   |        | add_ln93_100  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1860           | 1   |        | mul_ln93_101  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1860           | 1   |        | add_ln93_101  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1871           | 1   |        | mul_ln93_102  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1871           | 1   |        | add_ln93_102  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1883           | 1   |        | mul_ln93_103  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1883           | 1   |        | add_ln93_103  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1893           | 1   |        | mul_ln93_104  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1893           | 1   |        | add_ln93_104  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1903           | 1   |        | mul_ln93_105  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1903           | 1   |        | add_ln93_105  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1914           | 1   |        | mul_ln93_106  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1914           | 1   |        | add_ln93_106  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1923           | 1   |        | mul_ln93_107  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1923           | 1   |        | add_ln93_107  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1934           | 1   |        | mul_ln93_108  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1934           | 1   |        | add_ln93_108  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1953           | 1   |        | mul_ln93_109  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1953           | 1   |        | add_ln93_109  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1965           | 1   |        | mul_ln93_110  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1965           | 1   |        | add_ln93_110  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1980           | 1   |        | mul_ln93_111  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1980           | 1   |        | add_ln93_111  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1825           | 1   |        | mul_ln93_112  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1825           | 1   |        | add_ln93_112  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1835           | 1   |        | mul_ln93_113  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1835           | 1   |        | add_ln93_113  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1849           | 1   |        | mul_ln93_114  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1849           | 1   |        | add_ln93_114  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1861           | 1   |        | mul_ln93_115  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1861           | 1   |        | add_ln93_115  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1872           | 1   |        | mul_ln93_116  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1872           | 1   |        | add_ln93_116  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1884           | 1   |        | mul_ln93_117  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1884           | 1   |        | add_ln93_117  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1894           | 1   |        | mul_ln93_118  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1894           | 1   |        | add_ln93_118  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1904           | 1   |        | mul_ln93_119  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1904           | 1   |        | add_ln93_119  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1915           | 1   |        | mul_ln93_120  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1915           | 1   |        | add_ln93_120  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1935           | 1   |        | mul_ln93_121  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1935           | 1   |        | add_ln93_121  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1954           | 1   |        | mul_ln93_122  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1954           | 1   |        | add_ln93_122  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1966           | 1   |        | mul_ln93_123  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1966           | 1   |        | add_ln93_123  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1981           | 1   |        | mul_ln93_124  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1981           | 1   |        | add_ln93_124  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2004           | 1   |        | mul_ln93_125  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2004           | 1   |        | add_ln93_125  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1826           | 1   |        | mul_ln93_126  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1826           | 1   |        | add_ln93_126  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1836           | 1   |        | mul_ln93_127  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1836           | 1   |        | add_ln93_127  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1850           | 1   |        | mul_ln93_128  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1850           | 1   |        | add_ln93_128  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1862           | 1   |        | mul_ln93_129  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1862           | 1   |        | add_ln93_129  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1873           | 1   |        | mul_ln93_130  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1873           | 1   |        | add_ln93_130  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1885           | 1   |        | mul_ln93_131  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1885           | 1   |        | add_ln93_131  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1895           | 1   |        | mul_ln93_132  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1895           | 1   |        | add_ln93_132  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1924           | 1   |        | mul_ln93_133  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1924           | 1   |        | add_ln93_133  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1943           | 1   |        | mul_ln93_134  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1943           | 1   |        | add_ln93_134  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1955           | 1   |        | mul_ln93_135  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1955           | 1   |        | add_ln93_135  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1967           | 1   |        | mul_ln93_136  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1967           | 1   |        | add_ln93_136  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1992           | 1   |        | mul_ln93_137  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1992           | 1   |        | add_ln93_137  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2016           | 1   |        | mul_ln93_138  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2016           | 1   |        | add_ln93_138  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2028           | 1   |        | mul_ln93_139  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2028           | 1   |        | add_ln93_139  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1837           | 1   |        | mul_ln93_140  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1837           | 1   |        | add_ln93_140  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1839           | 1   |        | mul_ln93_141  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1839           | 1   |        | add_ln93_141  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1851           | 1   |        | mul_ln93_142  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1851           | 1   |        | add_ln93_142  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1863           | 1   |        | mul_ln93_143  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1863           | 1   |        | add_ln93_143  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1874           | 1   |        | mul_ln93_144  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1874           | 1   |        | add_ln93_144  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1905           | 1   |        | mul_ln93_145  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1905           | 1   |        | add_ln93_145  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1925           | 1   |        | mul_ln93_146  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1925           | 1   |        | add_ln93_146  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1944           | 1   |        | mul_ln93_147  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1944           | 1   |        | add_ln93_147  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1962           | 1   |        | mul_ln93_148  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1962           | 1   |        | add_ln93_148  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1968           | 1   |        | mul_ln93_149  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1968           | 1   |        | add_ln93_149  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1993           | 1   |        | mul_ln93_150  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1993           | 1   |        | add_ln93_150  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2017           | 1   |        | mul_ln93_151  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2017           | 1   |        | add_ln93_151  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2040           | 1   |        | mul_ln93_152  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2040           | 1   |        | add_ln93_152  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2052           | 1   |        | mul_ln93_153  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2052           | 1   |        | add_ln93_153  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1838           | 1   |        | mul_ln93_154  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1838           | 1   |        | add_ln93_154  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1840           | 1   |        | mul_ln93_155  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1840           | 1   |        | add_ln93_155  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1852           | 1   |        | mul_ln93_156  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1852           | 1   |        | add_ln93_156  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1875           | 1   |        | mul_ln93_157  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1875           | 1   |        | add_ln93_157  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1906           | 1   |        | mul_ln93_158  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1906           | 1   |        | add_ln93_158  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1926           | 1   |        | mul_ln93_159  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1926           | 1   |        | add_ln93_159  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1945           | 1   |        | mul_ln93_160  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1945           | 1   |        | add_ln93_160  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1963           | 1   |        | mul_ln93_161  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1963           | 1   |        | add_ln93_161  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1969           | 1   |        | mul_ln93_162  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1969           | 1   |        | add_ln93_162  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2005           | 1   |        | mul_ln93_163  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2005           | 1   |        | add_ln93_163  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2029           | 1   |        | mul_ln93_164  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2029           | 1   |        | add_ln93_164  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2041           | 1   |        | mul_ln93_165  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2041           | 1   |        | add_ln93_165  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2053           | 1   |        | mul_ln93_166  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2053           | 1   |        | add_ln93_166  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2064           | 1   |        | mul_ln93_167  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2064           | 1   |        | add_ln93_167  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1970           | 1   |        | mul_ln104     | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1970           | 1   |        | add_ln104     | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1982           | 1   |        | mul_ln104_1   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1982           | 1   |        | add_ln104_1   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1994           | 1   |        | mul_ln104_2   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1994           | 1   |        | add_ln104_2   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2006           | 1   |        | mul_ln104_3   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2006           | 1   |        | add_ln104_3   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2018           | 1   |        | mul_ln104_4   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2018           | 1   |        | add_ln104_4   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2030           | 1   |        | mul_ln104_5   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2030           | 1   |        | add_ln104_5   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2042           | 1   |        | mul_ln104_6   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2042           | 1   |        | add_ln104_6   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2054           | 1   |        | mul_ln104_7   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2054           | 1   |        | add_ln104_7   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2065           | 1   |        | mul_ln104_8   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2065           | 1   |        | add_ln104_8   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2075           | 1   |        | mul_ln104_9   | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2075           | 1   |        | add_ln104_9   | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2085           | 1   |        | mul_ln104_10  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2085           | 1   |        | add_ln104_10  | add | dsp_slice | 3       |
|   mac_muladd_15ns_16s_22ns_22_4_1_U2095           | 1   |        | mul_ln104_11  | mul | dsp_slice | 3       |
|   mac_muladd_15ns_16s_22ns_22_4_1_U2095           | 1   |        | add_ln104_11  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1971           | 1   |        | mul_ln104_12  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1971           | 1   |        | add_ln104_12  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1983           | 1   |        | mul_ln104_13  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1983           | 1   |        | add_ln104_13  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1995           | 1   |        | mul_ln104_14  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1995           | 1   |        | add_ln104_14  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2007           | 1   |        | mul_ln104_15  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2007           | 1   |        | add_ln104_15  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2019           | 1   |        | mul_ln104_16  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2019           | 1   |        | add_ln104_16  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2031           | 1   |        | mul_ln104_17  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2031           | 1   |        | add_ln104_17  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2043           | 1   |        | mul_ln104_18  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2043           | 1   |        | add_ln104_18  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2055           | 1   |        | mul_ln104_19  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2055           | 1   |        | add_ln104_19  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2066           | 1   |        | mul_ln104_20  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2066           | 1   |        | add_ln104_20  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2076           | 1   |        | mul_ln104_21  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2076           | 1   |        | add_ln104_21  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2086           | 1   |        | mul_ln104_22  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2086           | 1   |        | add_ln104_22  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2096           | 1   |        | mul_ln104_23  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2096           | 1   |        | add_ln104_23  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1972           | 1   |        | mul_ln104_24  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1972           | 1   |        | add_ln104_24  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1984           | 1   |        | mul_ln104_25  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1984           | 1   |        | add_ln104_25  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1996           | 1   |        | mul_ln104_26  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1996           | 1   |        | add_ln104_26  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2008           | 1   |        | mul_ln104_27  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2008           | 1   |        | add_ln104_27  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2020           | 1   |        | mul_ln104_28  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2020           | 1   |        | add_ln104_28  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2032           | 1   |        | mul_ln104_29  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2032           | 1   |        | add_ln104_29  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2044           | 1   |        | mul_ln104_30  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2044           | 1   |        | add_ln104_30  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2056           | 1   |        | mul_ln104_31  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2056           | 1   |        | add_ln104_31  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2067           | 1   |        | mul_ln104_32  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2067           | 1   |        | add_ln104_32  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2077           | 1   |        | mul_ln104_33  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2077           | 1   |        | add_ln104_33  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2087           | 1   |        | mul_ln104_34  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2087           | 1   |        | add_ln104_34  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2097           | 1   |        | mul_ln104_35  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2097           | 1   |        | add_ln104_35  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1973           | 1   |        | mul_ln104_36  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1973           | 1   |        | add_ln104_36  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1985           | 1   |        | mul_ln104_37  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1985           | 1   |        | add_ln104_37  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1997           | 1   |        | mul_ln104_38  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1997           | 1   |        | add_ln104_38  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2009           | 1   |        | mul_ln104_39  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2009           | 1   |        | add_ln104_39  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2021           | 1   |        | mul_ln104_40  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2021           | 1   |        | add_ln104_40  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2033           | 1   |        | mul_ln104_41  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2033           | 1   |        | add_ln104_41  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2045           | 1   |        | mul_ln104_42  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2045           | 1   |        | add_ln104_42  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2057           | 1   |        | mul_ln104_43  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2057           | 1   |        | add_ln104_43  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2068           | 1   |        | mul_ln104_44  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2068           | 1   |        | add_ln104_44  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2078           | 1   |        | mul_ln104_45  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2078           | 1   |        | add_ln104_45  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2088           | 1   |        | mul_ln104_46  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2088           | 1   |        | add_ln104_46  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2098           | 1   |        | mul_ln104_47  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2098           | 1   |        | add_ln104_47  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1974           | 1   |        | mul_ln104_48  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1974           | 1   |        | add_ln104_48  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1986           | 1   |        | mul_ln104_49  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1986           | 1   |        | add_ln104_49  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1998           | 1   |        | mul_ln104_50  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1998           | 1   |        | add_ln104_50  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2010           | 1   |        | mul_ln104_51  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2010           | 1   |        | add_ln104_51  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2022           | 1   |        | mul_ln104_52  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2022           | 1   |        | add_ln104_52  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2034           | 1   |        | mul_ln104_53  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2034           | 1   |        | add_ln104_53  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2046           | 1   |        | mul_ln104_54  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2046           | 1   |        | add_ln104_54  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2058           | 1   |        | mul_ln104_55  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2058           | 1   |        | add_ln104_55  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2069           | 1   |        | mul_ln104_56  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2069           | 1   |        | add_ln104_56  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2079           | 1   |        | mul_ln104_57  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2079           | 1   |        | add_ln104_57  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2089           | 1   |        | mul_ln104_58  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2089           | 1   |        | add_ln104_58  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2099           | 1   |        | mul_ln104_59  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2099           | 1   |        | add_ln104_59  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1975           | 1   |        | mul_ln104_60  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1975           | 1   |        | add_ln104_60  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1987           | 1   |        | mul_ln104_61  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1987           | 1   |        | add_ln104_61  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1999           | 1   |        | mul_ln104_62  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1999           | 1   |        | add_ln104_62  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2011           | 1   |        | mul_ln104_63  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2011           | 1   |        | add_ln104_63  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2023           | 1   |        | mul_ln104_64  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2023           | 1   |        | add_ln104_64  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2035           | 1   |        | mul_ln104_65  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2035           | 1   |        | add_ln104_65  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2047           | 1   |        | mul_ln104_66  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2047           | 1   |        | add_ln104_66  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2059           | 1   |        | mul_ln104_67  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2059           | 1   |        | add_ln104_67  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2070           | 1   |        | mul_ln104_68  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2070           | 1   |        | add_ln104_68  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2080           | 1   |        | mul_ln104_69  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2080           | 1   |        | add_ln104_69  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2090           | 1   |        | mul_ln104_70  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2090           | 1   |        | add_ln104_70  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2100           | 1   |        | mul_ln104_71  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2100           | 1   |        | add_ln104_71  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1976           | 1   |        | mul_ln104_72  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1976           | 1   |        | add_ln104_72  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1988           | 1   |        | mul_ln104_73  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1988           | 1   |        | add_ln104_73  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2000           | 1   |        | mul_ln104_74  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2000           | 1   |        | add_ln104_74  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2012           | 1   |        | mul_ln104_75  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2012           | 1   |        | add_ln104_75  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2024           | 1   |        | mul_ln104_76  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2024           | 1   |        | add_ln104_76  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2036           | 1   |        | mul_ln104_77  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2036           | 1   |        | add_ln104_77  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2048           | 1   |        | mul_ln104_78  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2048           | 1   |        | add_ln104_78  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2060           | 1   |        | mul_ln104_79  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2060           | 1   |        | add_ln104_79  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2071           | 1   |        | mul_ln104_80  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2071           | 1   |        | add_ln104_80  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2081           | 1   |        | mul_ln104_81  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2081           | 1   |        | add_ln104_81  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2091           | 1   |        | mul_ln104_82  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2091           | 1   |        | add_ln104_82  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2101           | 1   |        | mul_ln104_83  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2101           | 1   |        | add_ln104_83  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1977           | 1   |        | mul_ln104_84  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1977           | 1   |        | add_ln104_84  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1989           | 1   |        | mul_ln104_85  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1989           | 1   |        | add_ln104_85  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2001           | 1   |        | mul_ln104_86  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2001           | 1   |        | add_ln104_86  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2013           | 1   |        | mul_ln104_87  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2013           | 1   |        | add_ln104_87  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2025           | 1   |        | mul_ln104_88  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2025           | 1   |        | add_ln104_88  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2037           | 1   |        | mul_ln104_89  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2037           | 1   |        | add_ln104_89  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2049           | 1   |        | mul_ln104_90  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2049           | 1   |        | add_ln104_90  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2061           | 1   |        | mul_ln104_91  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2061           | 1   |        | add_ln104_91  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2072           | 1   |        | mul_ln104_92  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2072           | 1   |        | add_ln104_92  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2082           | 1   |        | mul_ln104_93  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2082           | 1   |        | add_ln104_93  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2092           | 1   |        | mul_ln104_94  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2092           | 1   |        | add_ln104_94  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2102           | 1   |        | mul_ln104_95  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2102           | 1   |        | add_ln104_95  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1978           | 1   |        | mul_ln104_96  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1978           | 1   |        | add_ln104_96  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1990           | 1   |        | mul_ln104_97  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1990           | 1   |        | add_ln104_97  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2002           | 1   |        | mul_ln104_98  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2002           | 1   |        | add_ln104_98  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2014           | 1   |        | mul_ln104_99  | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2014           | 1   |        | add_ln104_99  | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2026           | 1   |        | mul_ln104_100 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2026           | 1   |        | add_ln104_100 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2038           | 1   |        | mul_ln104_101 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2038           | 1   |        | add_ln104_101 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2050           | 1   |        | mul_ln104_102 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2050           | 1   |        | add_ln104_102 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2062           | 1   |        | mul_ln104_103 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2062           | 1   |        | add_ln104_103 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2073           | 1   |        | mul_ln104_104 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2073           | 1   |        | add_ln104_104 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2083           | 1   |        | mul_ln104_105 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2083           | 1   |        | add_ln104_105 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2093           | 1   |        | mul_ln104_106 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2093           | 1   |        | add_ln104_106 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2103           | 1   |        | mul_ln104_107 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2103           | 1   |        | add_ln104_107 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1979           | 1   |        | mul_ln104_108 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1979           | 1   |        | add_ln104_108 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1991           | 1   |        | mul_ln104_109 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U1991           | 1   |        | add_ln104_109 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2003           | 1   |        | mul_ln104_110 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2003           | 1   |        | add_ln104_110 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2015           | 1   |        | mul_ln104_111 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2015           | 1   |        | add_ln104_111 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2027           | 1   |        | mul_ln104_112 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2027           | 1   |        | add_ln104_112 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2039           | 1   |        | mul_ln104_113 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2039           | 1   |        | add_ln104_113 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2051           | 1   |        | mul_ln104_114 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2051           | 1   |        | add_ln104_114 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2063           | 1   |        | mul_ln104_115 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2063           | 1   |        | add_ln104_115 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2074           | 1   |        | mul_ln104_116 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2074           | 1   |        | add_ln104_116 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2084           | 1   |        | mul_ln104_117 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2084           | 1   |        | add_ln104_117 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2094           | 1   |        | mul_ln104_118 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2094           | 1   |        | add_ln104_118 | add | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2104           | 1   |        | mul_ln104_119 | mul | dsp_slice | 3       |
|   mac_muladd_16s_15ns_22ns_22_4_1_U2104           | 1   |        | add_ln104_119 | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_21_2                   | 0   |        |               |     |           |         |
|    add_ln21_fu_580_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_21                  | 0   |        |               |     |           |         |
|    add_ln23_fu_581_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_592_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_1_fu_608_p2                           |     |        | add_ln23_1    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_22                  | 0   |        |               |     |           |         |
|    add_ln23_2_fu_583_p2                           |     |        | add_ln23_2    | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_3_fu_610_p2                           |     |        | add_ln23_3    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_23                  | 0   |        |               |     |           |         |
|    add_ln23_4_fu_583_p2                           |     |        | add_ln23_4    | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_5_fu_610_p2                           |     |        | add_ln23_5    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_24                  | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_5_fu_610_p2                           |     |        | add_ln23_5    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_25                  | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_4_fu_610_p2                           |     |        | add_ln23_4    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_26                  | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_3_fu_610_p2                           |     |        | add_ln23_3    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_27                  | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_598_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_2_fu_614_p2                           |     |        | add_ln23_2    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_28                  | 0   |        |               |     |           |         |
|    add_ln21_fu_598_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_29                  | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_1_fu_610_p2                           |     |        | add_ln23_1    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_210                 | 0   |        |               |     |           |         |
|    add_ln23_16_fu_583_p2                          |     |        | add_ln23_16   | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_17_fu_610_p2                          |     |        | add_ln23_17   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_211                 | 0   |        |               |     |           |         |
|    add_ln23_18_fu_583_p2                          |     |        | add_ln23_18   | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_19_fu_610_p2                          |     |        | add_ln23_19   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_212                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_19_fu_610_p2                          |     |        | add_ln23_19   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_213                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_18_fu_610_p2                          |     |        | add_ln23_18   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_214                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_598_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_17_fu_614_p2                          |     |        | add_ln23_17   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_215                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_598_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_16_fu_614_p2                          |     |        | add_ln23_16   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_216                 | 0   |        |               |     |           |         |
|    add_ln21_fu_598_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_217                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_598_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_15_fu_614_p2                          |     |        | add_ln23_15   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_218                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_14_fu_610_p2                          |     |        | add_ln23_14   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_219                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_13_fu_610_p2                          |     |        | add_ln23_13   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_220                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_12_fu_610_p2                          |     |        | add_ln23_12   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_221                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_11_fu_610_p2                          |     |        | add_ln23_11   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_222                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_10_fu_610_p2                          |     |        | add_ln23_10   | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_223                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_9_fu_610_p2                           |     |        | add_ln23_9    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_224                 | 0   |        |               |     |           |         |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_225                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_8_fu_610_p2                           |     |        | add_ln23_8    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_226                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_7_fu_610_p2                           |     |        | add_ln23_7    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_21_227                 | 0   |        |               |     |           |         |
|    add_ln23_fu_583_p2                             |     |        | add_ln23      | add | fabric    | 0       |
|    add_ln21_fu_594_p2                             |     |        | add_ln21      | add | fabric    | 0       |
|    add_ln23_6_fu_610_p2                           |     |        | add_ln23_6    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_28_3                   | 0   |        |               |     |           |         |
|    add_ln28_fu_1527_p2                            |     |        | add_ln28      | add | fabric    | 0       |
|    add_ln28_1_fu_1554_p2                          |     |        | add_ln28_1    | add | fabric    | 0       |
|    add_ln28_2_fu_1668_p2                          |     |        | add_ln28_2    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7   | 9   |        |               |     |           |         |
|    add_ln45_7_fu_3845_p2                          |     |        | add_ln45_7    | add | fabric    | 0       |
|    add_ln45_6_fu_3871_p2                          |     |        | add_ln45_6    | add | fabric    | 0       |
|    add_ln45_8_fu_3877_p2                          |     |        | add_ln45_8    | add | fabric    | 0       |
|    add_ln45_fu_3950_p2                            |     |        | add_ln45      | add | fabric    | 0       |
|    mul_5ns_7ns_11_1_1_U908                        |     |        | mul_ln45      | mul | auto      | 0       |
|    mul_5ns_7ns_11_1_1_U907                        |     |        | mul4          | mul | auto      | 0       |
|    mul_5ns_7ns_11_1_1_U909                        |     |        | mul_ln47      | mul | auto      | 0       |
|    add_ln48_fu_3925_p2                            |     |        | add_ln48      | add | fabric    | 0       |
|    mac_muladd_16s_16s_22ns_22_4_1_U937            | 1   |        | mul_ln53      | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U937            | 1   |        | add_ln53      | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U938            | 1   |        | mul_ln53_1    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U938            | 1   |        | add_ln53_1    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U939            | 1   |        | mul_ln53_2    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U939            | 1   |        | add_ln53_2    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U940            | 1   |        | mul_ln53_3    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U940            | 1   |        | add_ln53_3    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U941            | 1   |        | mul_ln53_4    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U941            | 1   |        | add_ln53_4    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U942            | 1   |        | mul_ln53_5    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U942            | 1   |        | add_ln53_5    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U943            | 1   |        | mul_ln53_6    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U943            | 1   |        | add_ln53_6    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U944            | 1   |        | mul_ln53_7    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U944            | 1   |        | add_ln53_7    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U945            | 1   |        | mul_ln53_8    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U945            | 1   |        | add_ln53_8    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 | 9   |        |               |     |           |         |
|    add_ln45_fu_3845_p2                            |     |        | add_ln45      | add | fabric    | 0       |
|    add_ln45_4_fu_3871_p2                          |     |        | add_ln45_4    | add | fabric    | 0       |
|    add_ln45_5_fu_3877_p2                          |     |        | add_ln45_5    | add | fabric    | 0       |
|    add_ln45_2_fu_3950_p2                          |     |        | add_ln45_2    | add | fabric    | 0       |
|    mul_5ns_7ns_11_1_1_U1086                       |     |        | mul_ln45      | mul | auto      | 0       |
|    mul_5ns_7ns_11_1_1_U1085                       |     |        | mul70         | mul | auto      | 0       |
|    mul_5ns_7ns_11_1_1_U1087                       |     |        | mul_ln47      | mul | auto      | 0       |
|    add_ln48_fu_3925_p2                            |     |        | add_ln48      | add | fabric    | 0       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1115           | 1   |        | mul_ln53      | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1115           | 1   |        | add_ln53      | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1116           | 1   |        | mul_ln53_9    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1116           | 1   |        | add_ln53_9    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1117           | 1   |        | mul_ln53_10   | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1117           | 1   |        | add_ln53_10   | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1118           | 1   |        | mul_ln53_11   | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1118           | 1   |        | add_ln53_11   | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1119           | 1   |        | mul_ln53_12   | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1119           | 1   |        | add_ln53_12   | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1120           | 1   |        | mul_ln53_13   | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1120           | 1   |        | add_ln53_13   | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1121           | 1   |        | mul_ln53_14   | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1121           | 1   |        | add_ln53_14   | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1122           | 1   |        | mul_ln53_15   | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1122           | 1   |        | add_ln53_15   | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1123           | 1   |        | mul_ln53_16   | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1123           | 1   |        | add_ln53_16   | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_67_11                  | 0   |        |               |     |           |         |
|    add_ln67_fu_894_p2                             |     |        | add_ln67      | add | fabric    | 0       |
|    add_ln67_2_fu_989_p2                           |     |        | add_ln67_2    | add | fabric    | 0       |
|    add_ln67_3_fu_995_p2                           |     |        | add_ln67_3    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 | 9   |        |               |     |           |         |
|    add_ln45_fu_3845_p2                            |     |        | add_ln45      | add | fabric    | 0       |
|    add_ln45_1_fu_3871_p2                          |     |        | add_ln45_1    | add | fabric    | 0       |
|    add_ln45_2_fu_3877_p2                          |     |        | add_ln45_2    | add | fabric    | 0       |
|    add_ln45_3_fu_3950_p2                          |     |        | add_ln45_3    | add | fabric    | 0       |
|    mul_5ns_7ns_11_1_1_U1257                       |     |        | mul_ln45      | mul | auto      | 0       |
|    mul_5ns_7ns_11_1_1_U1256                       |     |        | mul78         | mul | auto      | 0       |
|    mul_5ns_7ns_11_1_1_U1258                       |     |        | mul_ln47      | mul | auto      | 0       |
|    add_ln48_fu_3925_p2                            |     |        | add_ln48      | add | fabric    | 0       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1286           | 1   |        | mul_ln53      | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1286           | 1   |        | add_ln53      | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1287           | 1   |        | mul_ln53_1    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1287           | 1   |        | add_ln53_1    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1288           | 1   |        | mul_ln53_2    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1288           | 1   |        | add_ln53_2    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1289           | 1   |        | mul_ln53_3    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1289           | 1   |        | add_ln53_3    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1290           | 1   |        | mul_ln53_4    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1290           | 1   |        | add_ln53_4    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1291           | 1   |        | mul_ln53_5    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1291           | 1   |        | add_ln53_5    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1292           | 1   |        | mul_ln53_6    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1292           | 1   |        | add_ln53_6    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1293           | 1   |        | mul_ln53_7    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1293           | 1   |        | add_ln53_7    | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1294           | 1   |        | mul_ln53_8    | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_22ns_22_4_1_U1294           | 1   |        | add_ln53_8    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_67_1130                | 0   |        |               |     |           |         |
|    add_ln67_1_fu_885_p2                           |     |        | add_ln67_1    | add | fabric    | 0       |
|    add_ln67_fu_973_p2                             |     |        | add_ln67      | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_67_1131                | 0   |        |               |     |           |         |
|    add_ln67_fu_885_p2                             |     |        | add_ln67      | add | fabric    | 0       |
|    add_ln67_1_fu_973_p2                           |     |        | add_ln67_1    | add | fabric    | 0       |
|  + cnn_Pipeline_VITIS_LOOP_80_14                  | 1   |        |               |     |           |         |
|    add_ln80_fu_375_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln80_8_fu_436_p2                           |     |        | add_ln80_8    | add | fabric    | 0       |
|    add_ln79_fu_389_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1550          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1550          | 1   |        | add_ln81      | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1432                | 1   |        |               |     |           |         |
|    add_ln80_1_fu_377_p2                           |     |        | add_ln80_1    | add | fabric    | 0       |
|    add_ln80_fu_448_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1571          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1571          | 1   |        | add_ln81_1    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1433                | 1   |        |               |     |           |         |
|    add_ln80_2_fu_377_p2                           |     |        | add_ln80_2    | add | fabric    | 0       |
|    add_ln80_fu_448_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1590          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1590          | 1   |        | add_ln81_2    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1434                | 1   |        |               |     |           |         |
|    add_ln80_3_fu_377_p2                           |     |        | add_ln80_3    | add | fabric    | 0       |
|    add_ln80_fu_448_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1609          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1609          | 1   |        | add_ln81_3    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1435                | 1   |        |               |     |           |         |
|    add_ln80_4_fu_377_p2                           |     |        | add_ln80_4    | add | fabric    | 0       |
|    add_ln80_fu_448_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1628          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1628          | 1   |        | add_ln81_4    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1436                | 1   |        |               |     |           |         |
|    add_ln80_5_fu_377_p2                           |     |        | add_ln80_5    | add | fabric    | 0       |
|    add_ln80_fu_448_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1647          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1647          | 1   |        | add_ln81_5    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1437                | 1   |        |               |     |           |         |
|    add_ln80_6_fu_377_p2                           |     |        | add_ln80_6    | add | fabric    | 0       |
|    add_ln80_fu_448_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1666          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1666          | 1   |        | add_ln81_6    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1438                | 1   |        |               |     |           |         |
|    add_ln80_fu_377_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln80_7_fu_448_p2                           |     |        | add_ln80_7    | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1685          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1685          | 1   |        | add_ln81_7    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1439                | 1   |        |               |     |           |         |
|    add_ln80_fu_377_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln80_6_fu_448_p2                           |     |        | add_ln80_6    | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1704          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1704          | 1   |        | add_ln81_6    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1440                | 1   |        |               |     |           |         |
|    add_ln80_fu_377_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln80_5_fu_448_p2                           |     |        | add_ln80_5    | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1723          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1723          | 1   |        | add_ln81_5    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1441                | 1   |        |               |     |           |         |
|    add_ln80_fu_377_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln80_4_fu_448_p2                           |     |        | add_ln80_4    | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1742          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1742          | 1   |        | add_ln81_4    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1442                | 1   |        |               |     |           |         |
|    add_ln80_fu_377_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln80_3_fu_452_p2                           |     |        | add_ln80_3    | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_405_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1761          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1761          | 1   |        | add_ln81_3    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1443                | 1   |        |               |     |           |         |
|    add_ln80_fu_377_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln80_2_fu_452_p2                           |     |        | add_ln80_2    | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_405_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1780          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1780          | 1   |        | add_ln81_2    | add | dsp_slice | 3       |
|  + cnn_Pipeline_VITIS_LOOP_80_1444                | 1   |        |               |     |           |         |
|    add_ln80_fu_377_p2                             |     |        | add_ln80      | add | fabric    | 0       |
|    add_ln80_1_fu_448_p2                           |     |        | add_ln80_1    | add | fabric    | 0       |
|    add_ln81_fu_390_p2                             |     |        | add_ln81      | add | fabric    | 0       |
|    add_ln79_fu_401_p2                             |     |        | add_ln79      | add | fabric    | 0       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1799          | 1   |        | mul_ln81      | mul | dsp_slice | 3       |
|    mac_muladd_15ns_16s_22ns_22_4_1_U1799          | 1   |        | add_ln81_1    | add | dsp_slice | 3       |
+---------------------------------------------------+-----+--------+---------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------------+---------------+------+------+------+--------+---------------------+------+---------+------------------+
| Name                    | Usage         | Type | BRAM | URAM | Pragma | Variable            | Impl | Latency | Bitwidth, Depth, |
|                         |               |      |      |      |        |                     |      |         | Banks            |
+-------------------------+---------------+------+------+------+--------+---------------------+------+---------+------------------+
| + cnn                   |               |      | 14   | 0    |        |                     |      |         |                  |
|   local_input_U         | ram_1p array  |      |      |      |        | local_input         | auto | 1       | 1, 10, 1         |
|   local_input_1_U       | ram_1p array  |      |      |      |        | local_input_1       | auto | 1       | 16, 10, 1        |
|   local_input_2_U       | ram_1p array  |      |      |      |        | local_input_2       | auto | 1       | 16, 10, 1        |
|   local_input_3_U       | ram_1p array  |      |      |      |        | local_input_3       | auto | 1       | 16, 10, 1        |
|   local_input_4_U       | ram_1p array  |      |      |      |        | local_input_4       | auto | 1       | 16, 10, 1        |
|   local_input_5_U       | ram_1p array  |      |      |      |        | local_input_5       | auto | 1       | 16, 10, 1        |
|   local_input_6_U       | ram_1p array  |      |      |      |        | local_input_6       | auto | 1       | 16, 10, 1        |
|   local_input_7_U       | ram_1p array  |      |      |      |        | local_input_7       | auto | 1       | 16, 10, 1        |
|   local_input_8_U       | ram_1p array  |      |      |      |        | local_input_8       | auto | 1       | 16, 10, 1        |
|   local_input_9_U       | ram_1p array  |      |      |      |        | local_input_9       | auto | 1       | 16, 10, 1        |
|   local_input_10_U      | ram_1p array  |      |      |      |        | local_input_10      | auto | 1       | 16, 10, 1        |
|   local_input_11_U      | ram_1p array  |      |      |      |        | local_input_11      | auto | 1       | 16, 10, 1        |
|   local_input_12_U      | ram_1p array  |      |      |      |        | local_input_12      | auto | 1       | 16, 10, 1        |
|   local_input_13_U      | ram_1p array  |      |      |      |        | local_input_13      | auto | 1       | 16, 10, 1        |
|   local_input_14_U      | ram_1p array  |      |      |      |        | local_input_14      | auto | 1       | 16, 10, 1        |
|   local_input_15_U      | ram_1p array  |      |      |      |        | local_input_15      | auto | 1       | 16, 10, 1        |
|   local_input_16_U      | ram_1p array  |      |      |      |        | local_input_16      | auto | 1       | 16, 10, 1        |
|   local_input_17_U      | ram_1p array  |      |      |      |        | local_input_17      | auto | 1       | 16, 10, 1        |
|   local_input_18_U      | ram_1p array  |      |      |      |        | local_input_18      | auto | 1       | 16, 10, 1        |
|   local_input_19_U      | ram_1p array  |      |      |      |        | local_input_19      | auto | 1       | 16, 10, 1        |
|   local_input_20_U      | ram_1p array  |      |      |      |        | local_input_20      | auto | 1       | 16, 10, 1        |
|   local_input_21_U      | ram_1p array  |      |      |      |        | local_input_21      | auto | 1       | 16, 10, 1        |
|   local_input_22_U      | ram_1p array  |      |      |      |        | local_input_22      | auto | 1       | 16, 10, 1        |
|   local_input_23_U      | ram_1p array  |      |      |      |        | local_input_23      | auto | 1       | 16, 10, 1        |
|   local_input_24_U      | ram_1p array  |      |      |      |        | local_input_24      | auto | 1       | 16, 10, 1        |
|   local_input_25_U      | ram_1p array  |      |      |      |        | local_input_25      | auto | 1       | 16, 10, 1        |
|   local_input_26_U      | ram_1p array  |      |      |      |        | local_input_26      | auto | 1       | 16, 10, 1        |
|   local_input_27_U      | ram_1p array  |      |      |      |        | local_input_27      | auto | 1       | 16, 10, 1        |
|   local_input_28_U      | ram_1p array  |      |      |      |        | local_input_28      | auto | 1       | 16, 10, 1        |
|   local_input_29_U      | ram_1p array  |      |      |      |        | local_input_29      | auto | 1       | 1, 10, 1         |
|   local_input_30_U      | ram_1p array  |      |      |      |        | local_input_30      | auto | 1       | 1, 10, 1         |
|   local_input_31_U      | ram_1p array  |      |      |      |        | local_input_31      | auto | 1       | 16, 10, 1        |
|   local_input_32_U      | ram_1p array  |      |      |      |        | local_input_32      | auto | 1       | 16, 10, 1        |
|   local_input_33_U      | ram_1p array  |      |      |      |        | local_input_33      | auto | 1       | 16, 10, 1        |
|   local_input_34_U      | ram_1p array  |      |      |      |        | local_input_34      | auto | 1       | 16, 10, 1        |
|   local_input_35_U      | ram_1p array  |      |      |      |        | local_input_35      | auto | 1       | 16, 10, 1        |
|   local_input_36_U      | ram_1p array  |      |      |      |        | local_input_36      | auto | 1       | 16, 10, 1        |
|   local_input_37_U      | ram_1p array  |      |      |      |        | local_input_37      | auto | 1       | 16, 10, 1        |
|   local_input_38_U      | ram_1p array  |      |      |      |        | local_input_38      | auto | 1       | 16, 10, 1        |
|   local_input_39_U      | ram_1p array  |      |      |      |        | local_input_39      | auto | 1       | 16, 10, 1        |
|   local_input_40_U      | ram_1p array  |      |      |      |        | local_input_40      | auto | 1       | 16, 10, 1        |
|   local_input_41_U      | ram_1p array  |      |      |      |        | local_input_41      | auto | 1       | 16, 10, 1        |
|   local_input_42_U      | ram_1p array  |      |      |      |        | local_input_42      | auto | 1       | 16, 10, 1        |
|   local_input_43_U      | ram_1p array  |      |      |      |        | local_input_43      | auto | 1       | 16, 10, 1        |
|   local_input_44_U      | ram_1p array  |      |      |      |        | local_input_44      | auto | 1       | 16, 10, 1        |
|   local_input_45_U      | ram_1p array  |      |      |      |        | local_input_45      | auto | 1       | 16, 10, 1        |
|   local_input_46_U      | ram_1p array  |      |      |      |        | local_input_46      | auto | 1       | 16, 10, 1        |
|   local_input_47_U      | ram_1p array  |      |      |      |        | local_input_47      | auto | 1       | 16, 10, 1        |
|   local_input_48_U      | ram_1p array  |      |      |      |        | local_input_48      | auto | 1       | 16, 10, 1        |
|   local_input_49_U      | ram_1p array  |      |      |      |        | local_input_49      | auto | 1       | 16, 10, 1        |
|   local_input_50_U      | ram_1p array  |      |      |      |        | local_input_50      | auto | 1       | 16, 10, 1        |
|   local_input_51_U      | ram_1p array  |      |      |      |        | local_input_51      | auto | 1       | 16, 10, 1        |
|   local_input_52_U      | ram_1p array  |      |      |      |        | local_input_52      | auto | 1       | 16, 10, 1        |
|   local_input_53_U      | ram_1p array  |      |      |      |        | local_input_53      | auto | 1       | 16, 10, 1        |
|   local_input_54_U      | ram_1p array  |      |      |      |        | local_input_54      | auto | 1       | 16, 10, 1        |
|   local_input_55_U      | ram_1p array  |      |      |      |        | local_input_55      | auto | 1       | 16, 10, 1        |
|   local_input_56_U      | ram_1p array  |      |      |      |        | local_input_56      | auto | 1       | 16, 10, 1        |
|   local_input_57_U      | ram_1p array  |      |      |      |        | local_input_57      | auto | 1       | 16, 10, 1        |
|   local_input_58_U      | ram_1p array  |      |      |      |        | local_input_58      | auto | 1       | 16, 10, 1        |
|   local_input_59_U      | ram_1p array  |      |      |      |        | local_input_59      | auto | 1       | 1, 10, 1         |
|   local_input_60_U      | ram_1p array  |      |      |      |        | local_input_60      | auto | 1       | 1, 10, 1         |
|   local_input_61_U      | ram_1p array  |      |      |      |        | local_input_61      | auto | 1       | 16, 10, 1        |
|   local_input_62_U      | ram_1p array  |      |      |      |        | local_input_62      | auto | 1       | 16, 10, 1        |
|   local_input_63_U      | ram_1p array  |      |      |      |        | local_input_63      | auto | 1       | 16, 10, 1        |
|   local_input_64_U      | ram_1p array  |      |      |      |        | local_input_64      | auto | 1       | 16, 10, 1        |
|   local_input_65_U      | ram_1p array  |      |      |      |        | local_input_65      | auto | 1       | 16, 10, 1        |
|   local_input_66_U      | ram_1p array  |      |      |      |        | local_input_66      | auto | 1       | 16, 10, 1        |
|   local_input_67_U      | ram_1p array  |      |      |      |        | local_input_67      | auto | 1       | 16, 10, 1        |
|   local_input_68_U      | ram_1p array  |      |      |      |        | local_input_68      | auto | 1       | 16, 10, 1        |
|   local_input_69_U      | ram_1p array  |      |      |      |        | local_input_69      | auto | 1       | 16, 10, 1        |
|   local_input_70_U      | ram_1p array  |      |      |      |        | local_input_70      | auto | 1       | 16, 10, 1        |
|   local_input_71_U      | ram_1p array  |      |      |      |        | local_input_71      | auto | 1       | 16, 10, 1        |
|   local_input_72_U      | ram_1p array  |      |      |      |        | local_input_72      | auto | 1       | 16, 10, 1        |
|   local_input_73_U      | ram_1p array  |      |      |      |        | local_input_73      | auto | 1       | 16, 10, 1        |
|   local_input_74_U      | ram_1p array  |      |      |      |        | local_input_74      | auto | 1       | 16, 10, 1        |
|   local_input_75_U      | ram_1p array  |      |      |      |        | local_input_75      | auto | 1       | 16, 10, 1        |
|   local_input_76_U      | ram_1p array  |      |      |      |        | local_input_76      | auto | 1       | 16, 10, 1        |
|   local_input_77_U      | ram_1p array  |      |      |      |        | local_input_77      | auto | 1       | 16, 10, 1        |
|   local_input_78_U      | ram_1p array  |      |      |      |        | local_input_78      | auto | 1       | 16, 10, 1        |
|   local_input_79_U      | ram_1p array  |      |      |      |        | local_input_79      | auto | 1       | 16, 10, 1        |
|   local_input_80_U      | ram_1p array  |      |      |      |        | local_input_80      | auto | 1       | 16, 10, 1        |
|   local_input_81_U      | ram_1p array  |      |      |      |        | local_input_81      | auto | 1       | 16, 10, 1        |
|   local_input_82_U      | ram_1p array  |      |      |      |        | local_input_82      | auto | 1       | 16, 10, 1        |
|   local_input_83_U      | ram_1p array  |      |      |      |        | local_input_83      | auto | 1       | 16, 10, 1        |
|   local_input_84_U      | ram_1p array  |      |      |      |        | local_input_84      | auto | 1       | 16, 10, 1        |
|   local_input_85_U      | ram_1p array  |      |      |      |        | local_input_85      | auto | 1       | 16, 10, 1        |
|   local_input_86_U      | ram_1p array  |      |      |      |        | local_input_86      | auto | 1       | 16, 10, 1        |
|   local_input_87_U      | ram_1p array  |      |      |      |        | local_input_87      | auto | 1       | 16, 10, 1        |
|   local_input_88_U      | ram_1p array  |      |      |      |        | local_input_88      | auto | 1       | 16, 10, 1        |
|   local_input_89_U      | ram_1p array  |      |      |      |        | local_input_89      | auto | 1       | 1, 10, 1         |
|   output_conv_0_U       | ram_1p array  |      |      |      |        | output_conv_0       | auto | 1       | 15, 28, 1        |
|   output_conv_1_U       | ram_1p array  |      |      |      |        | output_conv_1       | auto | 1       | 15, 28, 1        |
|   output_conv_2_U       | ram_1p array  |      |      |      |        | output_conv_2       | auto | 1       | 15, 28, 1        |
|   output_conv_0_1_U     | ram_1p array  |      |      |      |        | output_conv_0_1     | auto | 1       | 15, 28, 1        |
|   output_conv_1_1_U     | ram_1p array  |      |      |      |        | output_conv_1_1     | auto | 1       | 15, 28, 1        |
|   output_conv_2_1_U     | ram_1p array  |      |      |      |        | output_conv_2_1     | auto | 1       | 15, 28, 1        |
|   output_conv_0_2_U     | ram_1p array  |      |      |      |        | output_conv_0_2     | auto | 1       | 15, 28, 1        |
|   output_conv_1_2_U     | ram_1p array  |      |      |      |        | output_conv_1_2     | auto | 1       | 15, 28, 1        |
|   output_conv_2_2_U     | ram_1p array  |      |      |      |        | output_conv_2_2     | auto | 1       | 15, 28, 1        |
|   output_conv_0_3_U     | ram_1p array  |      |      |      |        | output_conv_0_3     | auto | 1       | 15, 28, 1        |
|   output_conv_1_3_U     | ram_1p array  |      |      |      |        | output_conv_1_3     | auto | 1       | 15, 28, 1        |
|   output_conv_2_3_U     | ram_1p array  |      |      |      |        | output_conv_2_3     | auto | 1       | 15, 28, 1        |
|   output_conv_0_4_U     | ram_1p array  |      |      |      |        | output_conv_0_4     | auto | 1       | 15, 28, 1        |
|   output_conv_1_4_U     | ram_1p array  |      |      |      |        | output_conv_1_4     | auto | 1       | 15, 28, 1        |
|   output_conv_2_4_U     | ram_1p array  |      |      |      |        | output_conv_2_4     | auto | 1       | 15, 28, 1        |
|   output_conv_0_5_U     | ram_1p array  |      |      |      |        | output_conv_0_5     | auto | 1       | 15, 28, 1        |
|   output_conv_1_5_U     | ram_1p array  |      |      |      |        | output_conv_1_5     | auto | 1       | 15, 28, 1        |
|   output_conv_2_5_U     | ram_1p array  |      |      |      |        | output_conv_2_5     | auto | 1       | 15, 28, 1        |
|   output_conv_0_6_U     | ram_1p array  |      |      |      |        | output_conv_0_6     | auto | 1       | 15, 28, 1        |
|   output_conv_1_6_U     | ram_1p array  |      |      |      |        | output_conv_1_6     | auto | 1       | 15, 28, 1        |
|   output_conv_2_6_U     | ram_1p array  |      |      |      |        | output_conv_2_6     | auto | 1       | 15, 28, 1        |
|   output_conv_0_7_U     | ram_1p array  |      |      |      |        | output_conv_0_7     | auto | 1       | 15, 28, 1        |
|   output_conv_1_7_U     | ram_1p array  |      |      |      |        | output_conv_1_7     | auto | 1       | 15, 28, 1        |
|   output_conv_2_7_U     | ram_1p array  |      |      |      |        | output_conv_2_7     | auto | 1       | 15, 28, 1        |
|   output_conv_0_8_U     | ram_1p array  |      |      |      |        | output_conv_0_8     | auto | 1       | 15, 28, 1        |
|   output_conv_1_8_U     | ram_1p array  |      |      |      |        | output_conv_1_8     | auto | 1       | 15, 28, 1        |
|   output_conv_2_8_U     | ram_1p array  |      |      |      |        | output_conv_2_8     | auto | 1       | 15, 28, 1        |
|   output_conv_0_9_U     | ram_1p array  |      |      |      |        | output_conv_0_9     | auto | 1       | 15, 28, 1        |
|   output_conv_1_9_U     | ram_1p array  |      |      |      |        | output_conv_1_9     | auto | 1       | 15, 28, 1        |
|   output_conv_2_9_U     | ram_1p array  |      |      |      |        | output_conv_2_9     | auto | 1       | 15, 28, 1        |
|   output_conv_0_10_U    | ram_1p array  |      |      |      |        | output_conv_0_10    | auto | 1       | 15, 28, 1        |
|   output_conv_1_10_U    | ram_1p array  |      |      |      |        | output_conv_1_10    | auto | 1       | 15, 28, 1        |
|   output_conv_2_10_U    | ram_1p array  |      |      |      |        | output_conv_2_10    | auto | 1       | 15, 28, 1        |
|   output_conv_0_11_U    | ram_1p array  |      |      |      |        | output_conv_0_11    | auto | 1       | 15, 28, 1        |
|   output_conv_1_11_U    | ram_1p array  |      |      |      |        | output_conv_1_11    | auto | 1       | 15, 28, 1        |
|   output_conv_2_11_U    | ram_1p array  |      |      |      |        | output_conv_2_11    | auto | 1       | 15, 28, 1        |
|   output_conv_0_12_U    | ram_1p array  |      |      |      |        | output_conv_0_12    | auto | 1       | 15, 28, 1        |
|   output_conv_1_12_U    | ram_1p array  |      |      |      |        | output_conv_1_12    | auto | 1       | 15, 28, 1        |
|   output_conv_2_12_U    | ram_1p array  |      |      |      |        | output_conv_2_12    | auto | 1       | 15, 28, 1        |
|   output_conv_0_13_U    | ram_1p array  |      |      |      |        | output_conv_0_13    | auto | 1       | 15, 28, 1        |
|   output_conv_1_13_U    | ram_1p array  |      |      |      |        | output_conv_1_13    | auto | 1       | 15, 28, 1        |
|   output_conv_2_13_U    | ram_1p array  |      |      |      |        | output_conv_2_13    | auto | 1       | 15, 28, 1        |
|   output_conv_0_14_U    | ram_1p array  |      |      |      |        | output_conv_0_14    | auto | 1       | 15, 28, 1        |
|   output_conv_1_14_U    | ram_1p array  |      |      |      |        | output_conv_1_14    | auto | 1       | 15, 28, 1        |
|   output_conv_2_14_U    | ram_1p array  |      |      |      |        | output_conv_2_14    | auto | 1       | 15, 28, 1        |
|   output_conv_0_15_U    | ram_1p array  |      |      |      |        | output_conv_0_15    | auto | 1       | 15, 28, 1        |
|   output_conv_1_15_U    | ram_1p array  |      |      |      |        | output_conv_1_15    | auto | 1       | 15, 28, 1        |
|   output_conv_2_15_U    | ram_1p array  |      |      |      |        | output_conv_2_15    | auto | 1       | 15, 28, 1        |
|   output_conv_0_16_U    | ram_1p array  |      |      |      |        | output_conv_0_16    | auto | 1       | 15, 28, 1        |
|   output_conv_1_16_U    | ram_1p array  |      |      |      |        | output_conv_1_16    | auto | 1       | 15, 28, 1        |
|   output_conv_2_16_U    | ram_1p array  |      |      |      |        | output_conv_2_16    | auto | 1       | 15, 28, 1        |
|   output_conv_0_17_U    | ram_1p array  |      |      |      |        | output_conv_0_17    | auto | 1       | 15, 28, 1        |
|   output_conv_1_17_U    | ram_1p array  |      |      |      |        | output_conv_1_17    | auto | 1       | 15, 28, 1        |
|   output_conv_2_17_U    | ram_1p array  |      |      |      |        | output_conv_2_17    | auto | 1       | 15, 28, 1        |
|   output_conv_0_18_U    | ram_1p array  |      |      |      |        | output_conv_0_18    | auto | 1       | 15, 28, 1        |
|   output_conv_1_18_U    | ram_1p array  |      |      |      |        | output_conv_1_18    | auto | 1       | 15, 28, 1        |
|   output_conv_2_18_U    | ram_1p array  |      |      |      |        | output_conv_2_18    | auto | 1       | 15, 28, 1        |
|   output_conv_0_19_U    | ram_1p array  |      |      |      |        | output_conv_0_19    | auto | 1       | 15, 28, 1        |
|   output_conv_1_19_U    | ram_1p array  |      |      |      |        | output_conv_1_19    | auto | 1       | 15, 28, 1        |
|   output_conv_2_19_U    | ram_1p array  |      |      |      |        | output_conv_2_19    | auto | 1       | 15, 28, 1        |
|   output_conv_0_20_U    | ram_1p array  |      |      |      |        | output_conv_0_20    | auto | 1       | 15, 28, 1        |
|   output_conv_1_20_U    | ram_1p array  |      |      |      |        | output_conv_1_20    | auto | 1       | 15, 28, 1        |
|   output_conv_2_20_U    | ram_1p array  |      |      |      |        | output_conv_2_20    | auto | 1       | 15, 28, 1        |
|   output_conv_0_21_U    | ram_1p array  |      |      |      |        | output_conv_0_21    | auto | 1       | 15, 28, 1        |
|   output_conv_1_21_U    | ram_1p array  |      |      |      |        | output_conv_1_21    | auto | 1       | 15, 28, 1        |
|   output_conv_2_21_U    | ram_1p array  |      |      |      |        | output_conv_2_21    | auto | 1       | 15, 28, 1        |
|   output_conv_0_22_U    | ram_1p array  |      |      |      |        | output_conv_0_22    | auto | 1       | 15, 28, 1        |
|   output_conv_1_22_U    | ram_1p array  |      |      |      |        | output_conv_1_22    | auto | 1       | 15, 28, 1        |
|   output_conv_2_22_U    | ram_1p array  |      |      |      |        | output_conv_2_22    | auto | 1       | 15, 28, 1        |
|   output_conv_0_23_U    | ram_1p array  |      |      |      |        | output_conv_0_23    | auto | 1       | 15, 28, 1        |
|   output_conv_1_23_U    | ram_1p array  |      |      |      |        | output_conv_1_23    | auto | 1       | 15, 28, 1        |
|   output_conv_2_23_U    | ram_1p array  |      |      |      |        | output_conv_2_23    | auto | 1       | 15, 28, 1        |
|   output_conv_0_24_U    | ram_1p array  |      |      |      |        | output_conv_0_24    | auto | 1       | 15, 28, 1        |
|   output_conv_1_24_U    | ram_1p array  |      |      |      |        | output_conv_1_24    | auto | 1       | 15, 28, 1        |
|   output_conv_2_24_U    | ram_1p array  |      |      |      |        | output_conv_2_24    | auto | 1       | 15, 28, 1        |
|   output_conv_0_25_U    | ram_1p array  |      |      |      |        | output_conv_0_25    | auto | 1       | 15, 28, 1        |
|   output_conv_1_25_U    | ram_1p array  |      |      |      |        | output_conv_1_25    | auto | 1       | 15, 28, 1        |
|   output_conv_2_25_U    | ram_1p array  |      |      |      |        | output_conv_2_25    | auto | 1       | 15, 28, 1        |
|   output_conv_0_26_U    | ram_1p array  |      |      |      |        | output_conv_0_26    | auto | 1       | 15, 28, 1        |
|   output_conv_1_26_U    | ram_1p array  |      |      |      |        | output_conv_1_26    | auto | 1       | 15, 28, 1        |
|   output_conv_2_26_U    | ram_1p array  |      |      |      |        | output_conv_2_26    | auto | 1       | 15, 28, 1        |
|   output_conv_0_27_U    | ram_1p array  |      |      |      |        | output_conv_0_27    | auto | 1       | 15, 28, 1        |
|   output_conv_1_27_U    | ram_1p array  |      |      |      |        | output_conv_1_27    | auto | 1       | 15, 28, 1        |
|   output_conv_2_27_U    | ram_1p array  |      |      |      |        | output_conv_2_27    | auto | 1       | 15, 28, 1        |
|   flattened_output_U    | ram_t2p array |      | 1    |      |        | flattened_output    | auto | 1       | 15, 168, 1       |
|   flattened_output_1_U  | ram_t2p array |      | 1    |      |        | flattened_output_1  | auto | 1       | 15, 168, 1       |
|   flattened_output_2_U  | ram_t2p array |      | 1    |      |        | flattened_output_2  | auto | 1       | 15, 168, 1       |
|   flattened_output_3_U  | ram_t2p array |      | 1    |      |        | flattened_output_3  | auto | 1       | 15, 168, 1       |
|   flattened_output_4_U  | ram_t2p array |      | 1    |      |        | flattened_output_4  | auto | 1       | 15, 168, 1       |
|   flattened_output_5_U  | ram_t2p array |      | 1    |      |        | flattened_output_5  | auto | 1       | 15, 168, 1       |
|   flattened_output_6_U  | ram_t2p array |      | 1    |      |        | flattened_output_6  | auto | 1       | 15, 168, 1       |
|   flattened_output_7_U  | ram_t2p array |      | 1    |      |        | flattened_output_7  | auto | 1       | 15, 168, 1       |
|   flattened_output_8_U  | ram_t2p array |      | 1    |      |        | flattened_output_8  | auto | 1       | 15, 168, 1       |
|   flattened_output_9_U  | ram_t2p array |      | 1    |      |        | flattened_output_9  | auto | 1       | 15, 168, 1       |
|   flattened_output_10_U | ram_t2p array |      | 1    |      |        | flattened_output_10 | auto | 1       | 15, 168, 1       |
|   flattened_output_11_U | ram_t2p array |      | 1    |      |        | flattened_output_11 | auto | 1       | 15, 168, 1       |
|   flattened_output_12_U | ram_t2p array |      | 1    |      |        | flattened_output_12 | auto | 1       | 15, 168, 1       |
|   flattened_output_13_U | ram_t2p array |      | 1    |      |        | flattened_output_13 | auto | 1       | 15, 168, 1       |
+-------------------------+---------------+------+------+------+--------+---------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+------------+--------------------+
| Type   | Options    | Location           |
+--------+------------+--------------------+
| unroll |            | cnn.cpp:20 in cnn  |
| unroll | factor = 2 | cnn.cpp:22 in cnn  |
| unroll |            | cnn.cpp:30 in cnn  |
| unroll |            | cnn.cpp:41 in cnn  |
| unroll |            | cnn.cpp:50 in cnn  |
| unroll |            | cnn.cpp:52 in cnn  |
| unroll |            | cnn.cpp:66 in cnn  |
| unroll |            | cnn.cpp:69 in cnn  |
| unroll |            | cnn.cpp:78 in cnn  |
| unroll |            | cnn.cpp:89 in cnn  |
| unroll |            | cnn.cpp:92 in cnn  |
| unroll |            | cnn.cpp:100 in cnn |
| unroll |            | cnn.cpp:103 in cnn |
+--------+------------+--------------------+


