Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 11 19:48:44 2024
| Host         : pisterlabNIH running 64-bit major release  (build 9200)
| Command      : report_drc -file decode_drc_opted.rpt -pb decode_drc_opted.pb -rpx decode_drc_opted.rpx
| Design       : decode
| Device       : xc7a50tfgg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+----------+----------+--------------------------------+------------+
| Rule     | Severity | Description                    | Violations |
+----------+----------+--------------------------------+------------+
| BUFC-1   | Warning  | Input Buffer Connections       | 5          |
| CFGBVS-3 | Warning  | CONFIG_VOLTAGE Design Property | 1          |
+----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer okHI/delays[11].iobf0/IBUF (in okHI/delays[11].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer okHI/delays[12].iobf0/IBUF (in okHI/delays[12].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer okHI/delays[13].iobf0/IBUF (in okHI/delays[13].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer okHI/delays[14].iobf0/IBUF (in okHI/delays[14].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer okHI/delays[15].iobf0/IBUF (in okHI/delays[15].iobf0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CFGBVS-3#1 Warning
CONFIG_VOLTAGE Design Property  
The CONFIG_VOLTAGE property is not set for current_design. To indicate what the configuration bank VCCO will be, the CONFIG_VOLTAGE property must be set to 1.5, 1.8, 2.5, 3.3.  Refer to device configuration user guide for more information.
Related violations: <none>


