# Reading pref.tcl
# do pl_riscv_cpu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:01 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v 
# -- Compiling module pl_riscv_cpu
# 
# Top level modules:
# 	pl_riscv_cpu
# End time: 22:58:02 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:02 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v 
# -- Compiling module riscv_cpu
# 
# Top level modules:
# 	riscv_cpu
# End time: 22:58:02 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:02 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 22:58:02 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/branching_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:02 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/branching_unit.v 
# -- Compiling module branching_unit
# 
# Top level modules:
# 	branching_unit
# End time: 22:58:02 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reset_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:02 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reset_ff.v 
# -- Compiling module reset_ff
# 
# Top level modules:
# 	reset_ff
# End time: 22:58:03 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:03 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:58:03 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:03 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux4.v 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:58:03 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:03 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 22:58:03 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:03 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 22:58:04 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:04 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v 
# -- Compiling module maindec
# 
# Top level modules:
# 	maindec
# End time: 22:58:04 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/imm_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:04 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/imm_extend.v 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 22:58:04 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:04 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:58:04 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:04 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 22:58:05 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:05 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu_decoder.v 
# -- Compiling module aludec
# 
# Top level modules:
# 	aludec
# End time: 22:58:05 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:05 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:58:05 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:05 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 22:58:05 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:05 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 22:58:05 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/ID_IE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:06 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/ID_IE.v 
# -- Compiling module ID_IEx
# 
# Top level modules:
# 	ID_IEx
# End time: 22:58:06 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:06 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v 
# -- Compiling module IEx_IMem
# 
# Top level modules:
# 	IEx_IMem
# End time: 22:58:06 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IM_IW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:06 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IM_IW.v 
# -- Compiling module IMem_IW
# 
# Top level modules:
# 	IMem_IW
# End time: 22:58:06 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/hazard_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:06 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/hazard_unit.v 
# -- Compiling module hazardunit
# 
# Top level modules:
# 	hazardunit
# End time: 22:58:06 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_ID_IE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:07 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_ID_IE.v 
# -- Compiling module c_ID_IEx
# 
# Top level modules:
# 	c_ID_IEx
# End time: 22:58:07 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IE_IM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:07 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IE_IM.v 
# -- Compiling module c_IEx_IM
# 
# Top level modules:
# 	c_IEx_IM
# End time: 22:58:07 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code/components {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IM_IW.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:07 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IM_IW.v 
# -- Compiling module c_IM_IW
# 
# Top level modules:
# 	c_IM_IW
# End time: 22:58:07 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/code {D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:07 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/code" D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 22:58:07 on Aug 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/GITHUB/5\ Stage\ Pipelined\ RISCV\ CPU/.test {D:/GITHUB/5 Stage Pipelined RISCV CPU/.test/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:58:07 on Aug 27,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GITHUB/5 Stage Pipelined RISCV CPU/.test" D:/GITHUB/5 Stage Pipelined RISCV CPU/.test/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:58:08 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 22:58:08 on Aug 27,2025
# Loading work.tb
# Loading work.pl_riscv_cpu
# Loading work.riscv_cpu
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.c_ID_IEx
# Loading work.c_IEx_IM
# Loading work.c_IM_IW
# Loading work.branching_unit
# Loading work.hazardunit
# Loading work.datapath
# Loading work.mux2
# Loading work.reset_ff
# Loading work.adder
# Loading work.IF_ID
# Loading work.reg_file
# Loading work.imm_extend
# Loading work.ID_IEx
# Loading work.mux3
# Loading work.alu
# Loading work.IEx_IMem
# Loading work.IMem_IW
# Loading work.mux4
# Loading work.instr_mem
# Loading work.data_mem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# 1. addi implementation is correct for x0 
# 2. addi implementation is correct 
# 3. slli implementation is correct 
# 4. slti implementation is correct 
# 5. sltiu implementation is correct 
# 6. xori implementation is correct 
# 7. srli implementation is correct 
# 8. srai implementation is correct 
# 9. ori implementation is correct 
# 10. andi implementation is correct
# 11. add implementation is correct 
# 12. sub implementation is correct 
# 13. sll implementation is correct 
# 14. slt implementation is correct 
# 15. sltu implementation is correct 
# 16. xor implementation is correct 
# 17. srl implementation is correct 
# 18. sra implementation is correct 
# 19. or implementation is correct 
# 20. and implementation is correct 
# 21. lui implementation is correct 
# 22. auipc implementation is correct 
# 23. sb implementation is correct
# 24. sh implementation is correct
# 25. sw implementation is correct
# 26. lb implementation is correct
# 27. lh implementation is correct
# 28. lw implementation is correct
# 29. lbu implementation is correct
# 30. lhu implementation is correct
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt implementation is correct 
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge implementation is correct
# 33. bltu is executing
# 33. bltu is executing
# 33. bltu is executing
# 33. bltu is executing
# 33. bltu implementation is correct 
# 34. bgeu is executing
# 34. bgeu is executing
# 34. bgeu is executing
# 34. bgeu is executing
# 34. bgeu is executing
# 34. bgeu implementation is correct 
# 35. bne is executing
# 35. bne is executing
# 35. bne is executing
# 35. bne is executing
# 35. bne is executing
# 35. bne implementation is correct 
# 36. beq is executing
# 36. beq is executing
# 36. beq implementation is correct 
# 37. jalr implementation is correct 
# 38. jal implementation is correct 
# Faulty Instructions =>           0
# No errors encountered, congratulations!
# ** Note: $stop    : D:/GITHUB/5 Stage Pipelined RISCV CPU/.test/tb.v(513)
#    Time: 3025 ns  Iteration: 1  Instance: /tb
# Break in Module tb at D:/GITHUB/5 Stage Pipelined RISCV CPU/.test/tb.v line 513
add wave -r /*
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 1. addi implementation is correct for x0 
# 2. addi implementation is correct 
# 3. slli implementation is correct 
# 4. slti implementation is correct 
# 5. sltiu implementation is correct 
# 6. xori implementation is correct 
# 7. srli implementation is correct 
# 8. srai implementation is correct 
# 9. ori implementation is correct 
# 10. andi implementation is correct
# 11. add implementation is correct 
# 12. sub implementation is correct 
# 13. sll implementation is correct 
# 14. slt implementation is correct 
# 15. sltu implementation is correct 
# 16. xor implementation is correct 
# 17. srl implementation is correct 
# 18. sra implementation is correct 
# 19. or implementation is correct 
# 20. and implementation is correct 
# 21. lui implementation is correct 
# 22. auipc implementation is correct 
# 23. sb implementation is correct
# 24. sh implementation is correct
# 25. sw implementation is correct
# 26. lb implementation is correct
# 27. lh implementation is correct
# 28. lw implementation is correct
# 29. lbu implementation is correct
# 30. lhu implementation is correct
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt is executing
# 31. blt implementation is correct 
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge is executing
# 32. bge implementation is correct
# 33. bltu is executing
# 33. bltu is executing
# 33. bltu is executing
# 33. bltu is executing
# 33. bltu implementation is correct 
# 34. bgeu is executing
# 34. bgeu is executing
# 34. bgeu is executing
# 34. bgeu is executing
# 34. bgeu is executing
# 34. bgeu implementation is correct 
# 35. bne is executing
# 35. bne is executing
# 35. bne is executing
# 35. bne is executing
# 35. bne is executing
# 35. bne implementation is correct 
# 36. beq is executing
# 36. beq is executing
# 36. beq implementation is correct 
# 37. jalr implementation is correct 
# 38. jal implementation is correct 
# Faulty Instructions =>           0
# No errors encountered, congratulations!
# ** Note: $stop    : D:/GITHUB/5 Stage Pipelined RISCV CPU/.test/tb.v(513)
#    Time: 3025 ns  Iteration: 1  Instance: /tb
# Break in Module tb at D:/GITHUB/5 Stage Pipelined RISCV CPU/.test/tb.v line 513
# WARNING: No extended dataflow license exists
# End time: 23:08:47 on Aug 27,2025, Elapsed time: 0:10:39
# Errors: 0, Warnings: 0
