<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="SoC_Brain">
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_divide:Div0" CBX_FILE_NAME="lpm_divide_5jm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult0" CBX_FILE_NAME="mult_6ft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult8" CBX_FILE_NAME="mult_bft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_59g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_divide:Div1" CBX_FILE_NAME="lpm_divide_4jm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult5" CBX_FILE_NAME="mult_6ft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult7" CBX_FILE_NAME="mult_dft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult9" CBX_FILE_NAME="mult_fgt.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|pll:pll_inst|altpll:altpll_component" CBX_FILE_NAME="pll_altpll.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_jgh.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult6" CBX_FILE_NAME="mult_6ft.tdf"/>
	</PROJECT>
</LOG_ROOT>
