
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB_pin = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK_pin = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB_pin = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT hdmi_clk = axi_hdmi_tx_16b_0_hdmi_clk, DIR = O
 PORT hdmi_data = axi_hdmi_tx_16b_0_hdmi_data, DIR = O, VEC = [15:0]
 PORT hdmi_hsync = axi_hdmi_tx_16b_0_hdmi_hsync, DIR = O
 PORT hdmi_vsync = axi_hdmi_tx_16b_0_hdmi_vsync, DIR = O
 PORT hdmi_data_e = axi_hdmi_tx_16b_0_hdmi_data_e, DIR = O
 PORT hdmi_int = hdmi_int, DIR = I, SIGIS = INTERRUPT


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 1
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 76923080
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 200000000
 PARAMETER C_FCLK_CLK3_FREQ = 100000000
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = axi_vdma_1.M_AXI_S2MM
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_gp0
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_hp0
 BUS_INTERFACE S_AXI_HP2 = axi_interconnect_hp2
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = clk_75mhz
 PORT FCLK_CLK1 = clk_150mhz
 PORT FCLK_CLK2 = clk_200mhz
 PORT FCLK_RESET0_N = fclk_rst_0_n
 PORT M_AXI_GP0_ACLK = clk_75mhz
 PORT S_AXI_HP0_ACLK = clk_150mhz
 PORT S_AXI_HP2_ACLK = clk_150mhz
 PORT IRQ_F2P = axi_vdma_0_mm2s_introut & hdmi_int & axi_vdma_1_s2mm_introut
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_gp0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = clk_75mhz
 PORT INTERCONNECT_ARESETN = fclk_rst_0_n
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_hp0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = clk_150mhz
 PORT INTERCONNECT_ARESETN = fclk_rst_0_n
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_hp2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = clk_150mhz
 PORT INTERCONNECT_ARESETN = fclk_rst_0_n
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_USE_FSYNC = 1
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x4300ffff
 PARAMETER C_INTERCONNECT_S_AXI_LITE_MASTERS = processing_system7_0.M_AXI_GP0
 PARAMETER C_MM2S_GENLOCK_MODE = 1
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_gp0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_hp0
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT m_axis_mm2s_aclk = clk_150mhz
 PORT mm2s_fsync_out = axi_vdma_0_mm2s_fsync_out
 PORT mm2s_buffer_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
 PORT mm2s_buffer_empty = axi_vdma_0_mm2s_buffer_empty
 PORT mm2s_fsync = axi_hdmi_tx_16b_0_vdma_fs
 PORT s_axi_lite_aclk = clk_75mhz
 PORT m_axi_mm2s_aclk = clk_150mhz
 PORT mm2s_introut = axi_vdma_0_mm2s_introut
 PORT mm2s_frame_ptr_in = axi_vdma_1_s2mm_frame_ptr_out
END

BEGIN axi_hdmi_tx_16b
 PARAMETER INSTANCE = axi_hdmi_tx_16b_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x6c000000
 PARAMETER C_HIGHADDR = 0x6c00ffff
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP0
 BUS_INTERFACE S_AXI = axi_interconnect_gp0
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT S_AXI_ACLK = clk_75mhz
 PORT hdmi_ref_clk = axi_hdmi_tx_16b_0_hdmi_ref_clk
 PORT hdmi_clk = axi_hdmi_tx_16b_0_hdmi_clk
 PORT hdmi_data = axi_hdmi_tx_16b_0_hdmi_data
 PORT hdmi_hsync = axi_hdmi_tx_16b_0_hdmi_hsync
 PORT hdmi_vsync = axi_hdmi_tx_16b_0_hdmi_vsync
 PORT hdmi_data_e = axi_hdmi_tx_16b_0_hdmi_data_e
 PORT vdma_clk = clk_150mhz
 PORT vdma_fs = axi_hdmi_tx_16b_0_vdma_fs
 PORT vdma_fs_ret = axi_vdma_0_mm2s_fsync_out
 PORT vdma_empty = axi_vdma_0_mm2s_buffer_empty
 PORT vdma_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
END

BEGIN axi_clkgen
 PARAMETER INSTANCE = axi_clkgen_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x66000000
 PARAMETER C_HIGHADDR = 0x6600ffff
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP0
 BUS_INTERFACE S_AXI = axi_interconnect_gp0
 PORT S_AXI_ACLK = clk_75mhz
 PORT ref_clk = clk_200mhz
 PORT clk = axi_hdmi_tx_16b_0_hdmi_ref_clk
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_1
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_INCLUDE_SG = 0
 PARAMETER C_INCLUDE_MM2S = 0
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 32
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_B_REGISTER = 8
 PARAMETER C_USE_FSYNC = 1
 PARAMETER C_S2MM_SOF_ENABLE = 1
 PARAMETER C_FLUSH_ON_FSYNC = 1
 PARAMETER C_INCLUDE_S2MM_SF = 0
 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 1
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_INTERCONNECT_S_AXI_LITE_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S_AXI_LITE_B_REGISTER = 8
 PARAMETER C_BASEADDR = 0x40090000
 PARAMETER C_HIGHADDR = 0x4009ffff
 PARAMETER C_S2MM_LINEBUFFER_DEPTH = 4096
 PARAMETER C_S2MM_MAX_BURST_LENGTH = 16
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING = 8
 PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DELAY = 1
 PARAMETER C_INTERCONNECT_S_AXI_LITE_MASTERS = processing_system7_0.M_AXI_GP0
 PARAMETER C_S2MM_GENLOCK_MODE = 0
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_gp0
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_hp2
 BUS_INTERFACE S_AXIS_S2MM = axis_vremapper_0_M_AXIS
 PORT s_axi_lite_aclk = clk_75mhz
 PORT m_axi_s2mm_aclk = clk_150mhz
 PORT s_axis_s2mm_aclk = clk_150mhz
 PORT s2mm_introut = axi_vdma_1_s2mm_introut
 PORT s2mm_frame_ptr_out = axi_vdma_1_s2mm_frame_ptr_out
END

BEGIN v_tpg
 PARAMETER INSTANCE = v_tpg_0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_BASEADDR = 0x40080000
 PARAMETER C_HIGHADDR = 0x4008ffff
 PARAMETER C_PATTERN_CONTROL = 9
 PARAMETER C_S_AXIS_VIDEO_TUSER_WIDTH = 0
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = processing_system7_0.M_AXI_GP0
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 2
 BUS_INTERFACE S_AXI = axi_interconnect_gp0
 BUS_INTERFACE M_AXIS_VIDEO = v_tpg_0_M_AXIS_VIDEO
 PORT aclk = clk_150mhz
 PORT aresetn = fclk_rst_0_n
 PORT s_axi_aclk = clk_75mhz
END

BEGIN axis_vremapper
 PARAMETER INSTANCE = axis_vremapper_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_S_COMPONENTS = 3
 PARAMETER C_NUM_M_COMPONENTS = 4
 PARAMETER C_M0_COMPONENT_MAP = 2
 PARAMETER C_M1_COMPONENT_MAP = 1
 PARAMETER C_M2_COMPONENT_MAP = 3
 PARAMETER C_M3_COMPONENT_MAP = 5
 PARAMETER C_M3_CONSTANT_VALUE = 0xFF
 BUS_INTERFACE M_AXIS = axis_vremapper_0_M_AXIS
 BUS_INTERFACE S_AXIS = v_tpg_0_M_AXIS_VIDEO
END

