<stg><name>computeTempFPGA</name>


<trans_list>

<trans id="357" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="46" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="89" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="90" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %dt_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dt

]]></Node>
<StgValue><ssdm name="dt_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %Cap_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Cap

]]></Node>
<StgValue><ssdm name="Cap_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="94" st_id="2" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="96" st_id="4" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28 %Ry_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ry

]]></Node>
<StgValue><ssdm name="Ry_read"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %Rx_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Rx

]]></Node>
<StgValue><ssdm name="Rx_read"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="109" st_id="13" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="113" st_id="15" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %Rz_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Rz

]]></Node>
<StgValue><ssdm name="Rz_read"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="119" st_id="17" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="122" st_id="18" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="125" st_id="19" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="131" st_id="21" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
:38 %conv = fpext i32 %cw

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40 %conv4 = fpext i32 %cs

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="134" st_id="22" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
:38 %conv = fpext i32 %cw

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40 %conv4 = fpext i32 %cs

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="137" st_id="23" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="139" st_id="23" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41 %mul5 = dmul i64 %conv4, i64 2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="140" st_id="24" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="142" st_id="24" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41 %mul5 = dmul i64 %conv4, i64 2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="143" st_id="25" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="144" st_id="25" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="145" st_id="25" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41 %mul5 = dmul i64 %conv4, i64 2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="146" st_id="26" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="147" st_id="26" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41 %mul5 = dmul i64 %conv4, i64 2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="148" st_id="26" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
:43 %conv6 = fpext i32 %cb

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="149" st_id="27" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:39 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41 %mul5 = dmul i64 %conv4, i64 2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
:43 %conv6 = fpext i32 %cb

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="152" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42 %add = dadd i64 %mul, i64 %mul5

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="153" st_id="28" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44 %mul7 = dmul i64 %conv6, i64 3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="154" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42 %add = dadd i64 %mul, i64 %mul5

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="155" st_id="29" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44 %mul7 = dmul i64 %conv6, i64 3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="156" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42 %add = dadd i64 %mul, i64 %mul5

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="157" st_id="30" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44 %mul7 = dmul i64 %conv6, i64 3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="158" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42 %add = dadd i64 %mul, i64 %mul5

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="159" st_id="31" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44 %mul7 = dmul i64 %conv6, i64 3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="160" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42 %add = dadd i64 %mul, i64 %mul5

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="161" st_id="32" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44 %mul7 = dmul i64 %conv6, i64 3

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="162" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="163" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="164" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="165" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="166" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45 %add8 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="167" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46 %sub = dsub i64 1, i64 %add8

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="168" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46 %sub = dsub i64 1, i64 %add8

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="169" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46 %sub = dsub i64 1, i64 %add8

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="170" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46 %sub = dsub i64 1, i64 %add8

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="171" st_id="41" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48 %mul1 = fmul i32 %cb, i32 80

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="172" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49 %pIn_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %pIn

]]></Node>
<StgValue><ssdm name="pIn_read"/></StgValue>
</operation>

<operation id="173" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
:50 %bitcast_ln47 = bitcast i32 %pIn_read

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="174" st_id="41" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51 %mul2 = fmul i32 %stepDivCap, i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="175" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %ny_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ny

]]></Node>
<StgValue><ssdm name="ny_read"/></StgValue>
</operation>

<operation id="176" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33 %nx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nx

]]></Node>
<StgValue><ssdm name="nx_read"/></StgValue>
</operation>

<operation id="177" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46 %sub = dsub i64 1, i64 %add8

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="178" st_id="42" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48 %mul1 = fmul i32 %cb, i32 80

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="179" st_id="42" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51 %mul2 = fmul i32 %stepDivCap, i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="180" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
:52 %cast = zext i32 %ny_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="181" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:53 %cast1 = zext i32 %nx_read

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="182" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:54 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="183" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %nz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nz

]]></Node>
<StgValue><ssdm name="nz_read"/></StgValue>
</operation>

<operation id="184" st_id="43" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:47 %cc = fptrunc i64 %sub

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="185" st_id="43" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48 %mul1 = fmul i32 %cb, i32 80

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="186" st_id="43" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51 %mul2 = fmul i32 %stepDivCap, i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="187" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="96" op_0_bw="32">
<![CDATA[
:55 %cast2 = zext i32 %nz_read

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="188" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="96" op_0_bw="64">
<![CDATA[
:56 %cast3 = zext i64 %bound

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="189" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:57 %bound4 = mul i96 %cast2, i96 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="190" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="191" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tOut

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tOut, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="198" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ny

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="200" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ny, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nz

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="202" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nz, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Cap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cap, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Rx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="206" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Rx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Ry

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="208" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Ry, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Rz

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Rz, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="212" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numiter

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="214" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numiter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %numiter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numiter

]]></Node>
<StgValue><ssdm name="numiter_read"/></StgValue>
</operation>

<operation id="216" st_id="44" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:47 %cc = fptrunc i64 %sub

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="217" st_id="44" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48 %mul1 = fmul i32 %cb, i32 80

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="218" st_id="44" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51 %mul2 = fmul i32 %stepDivCap, i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="219" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:57 %bound4 = mul i96 %cast2, i96 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="220" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:58 %br_ln28 = br void %.lr.ph11

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="221" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.lr.ph11:0 %tOut_addr_034 = phi i1 0, void, i1 %tIn_addr_035, void %._crit_edge12.loopexit

]]></Node>
<StgValue><ssdm name="tOut_addr_034"/></StgValue>
</operation>

<operation id="222" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.lr.ph11:1 %tIn_addr_035 = phi i1 1, void, i1 %tOut_addr_034, void %._crit_edge12.loopexit

]]></Node>
<StgValue><ssdm name="tIn_addr_035"/></StgValue>
</operation>

<operation id="223" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph11:2 %i = phi i31 0, void, i31 %i_1, void %._crit_edge12.loopexit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="224" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph11:3 %i_1 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph11:4 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 100, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="226" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph11:5 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph11:6 %br_ln30 = br void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="228" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten11 = phi i96 0, void %.lr.ph11, i96 %add_ln30, void

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="229" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:1 %add_ln30 = add i96 %indvar_flatten11, i96 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="230" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="231" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
:3 %icmp_ln30 = icmp_eq  i96 %indvar_flatten11, i96 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="232" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln30 = br i1 %icmp_ln30, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="233" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:6 %tIn_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %tIn

]]></Node>
<StgValue><ssdm name="tIn_read"/></StgValue>
</operation>

<operation id="234" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge7.loopexit:7 %bitcast_ln47_1 = bitcast i32 %tIn_read

]]></Node>
<StgValue><ssdm name="bitcast_ln47_1"/></StgValue>
</operation>

<operation id="235" st_id="46" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:8 %mul3 = fmul i32 %bitcast_ln47_1, i32 %cc

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="236" st_id="46" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:9 %mul4 = fmul i32 %bitcast_ln47_1, i32 %cs

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="237" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:17 %tOut_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %tOut

]]></Node>
<StgValue><ssdm name="tOut_read"/></StgValue>
</operation>

<operation id="238" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge7.loopexit:18 %bitcast_ln47_2 = bitcast i32 %tOut_read

]]></Node>
<StgValue><ssdm name="bitcast_ln47_2"/></StgValue>
</operation>

<operation id="239" st_id="46" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:19 %mul9 = fmul i32 %bitcast_ln47_2, i32 %cc

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="240" st_id="46" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:20 %mul10 = fmul i32 %bitcast_ln47_2, i32 %cs

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="241" st_id="47" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:8 %mul3 = fmul i32 %bitcast_ln47_1, i32 %cc

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="242" st_id="47" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:9 %mul4 = fmul i32 %bitcast_ln47_1, i32 %cs

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="243" st_id="47" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:12 %mul6 = fmul i32 %bitcast_ln47_1, i32 %cw

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="244" st_id="47" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:15 %mul8 = fmul i32 %bitcast_ln47_1, i32 %cb

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="245" st_id="47" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:19 %mul9 = fmul i32 %bitcast_ln47_2, i32 %cc

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="246" st_id="47" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:20 %mul10 = fmul i32 %bitcast_ln47_2, i32 %cs

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="247" st_id="47" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:23 %mul11 = fmul i32 %bitcast_ln47_2, i32 %cw

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="248" st_id="47" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:26 %mul12 = fmul i32 %bitcast_ln47_2, i32 %cb

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="249" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge7.loopexit:29 %empty = select i1 %tIn_addr_035, i32 %bitcast_ln47_1, i32 %bitcast_ln47_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="250" st_id="48" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:8 %mul3 = fmul i32 %bitcast_ln47_1, i32 %cc

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="251" st_id="48" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:9 %mul4 = fmul i32 %bitcast_ln47_1, i32 %cs

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="252" st_id="48" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:12 %mul6 = fmul i32 %bitcast_ln47_1, i32 %cw

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="253" st_id="48" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:15 %mul8 = fmul i32 %bitcast_ln47_1, i32 %cb

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="254" st_id="48" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:19 %mul9 = fmul i32 %bitcast_ln47_2, i32 %cc

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="255" st_id="48" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:20 %mul10 = fmul i32 %bitcast_ln47_2, i32 %cs

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="256" st_id="48" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:23 %mul11 = fmul i32 %bitcast_ln47_2, i32 %cw

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="257" st_id="48" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:26 %mul12 = fmul i32 %bitcast_ln47_2, i32 %cb

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="258" st_id="48" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:30 %mul13 = fmul i32 %empty, i32 %cb

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="259" st_id="49" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:8 %mul3 = fmul i32 %bitcast_ln47_1, i32 %cc

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="260" st_id="49" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:9 %mul4 = fmul i32 %bitcast_ln47_1, i32 %cs

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="261" st_id="49" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:12 %mul6 = fmul i32 %bitcast_ln47_1, i32 %cw

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="262" st_id="49" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:15 %mul8 = fmul i32 %bitcast_ln47_1, i32 %cb

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="263" st_id="49" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:19 %mul9 = fmul i32 %bitcast_ln47_2, i32 %cc

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="264" st_id="49" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:20 %mul10 = fmul i32 %bitcast_ln47_2, i32 %cs

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="265" st_id="49" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:23 %mul11 = fmul i32 %bitcast_ln47_2, i32 %cw

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="266" st_id="49" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:26 %mul12 = fmul i32 %bitcast_ln47_2, i32 %cb

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="267" st_id="49" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:30 %mul13 = fmul i32 %empty, i32 %cb

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="268" st_id="50" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:10 %add1 = fadd i32 %mul3, i32 %mul4

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="269" st_id="50" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:12 %mul6 = fmul i32 %bitcast_ln47_1, i32 %cw

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="270" st_id="50" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:15 %mul8 = fmul i32 %bitcast_ln47_1, i32 %cb

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="271" st_id="50" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:21 %add6 = fadd i32 %mul9, i32 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="272" st_id="50" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:23 %mul11 = fmul i32 %bitcast_ln47_2, i32 %cw

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="273" st_id="50" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:26 %mul12 = fmul i32 %bitcast_ln47_2, i32 %cb

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="274" st_id="50" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:30 %mul13 = fmul i32 %empty, i32 %cb

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="275" st_id="51" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:10 %add1 = fadd i32 %mul3, i32 %mul4

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="276" st_id="51" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:21 %add6 = fadd i32 %mul9, i32 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="277" st_id="51" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:30 %mul13 = fmul i32 %empty, i32 %cb

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="278" st_id="52" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:10 %add1 = fadd i32 %mul3, i32 %mul4

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="279" st_id="52" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:21 %add6 = fadd i32 %mul9, i32 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="280" st_id="53" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:10 %add1 = fadd i32 %mul3, i32 %mul4

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="281" st_id="53" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:21 %add6 = fadd i32 %mul9, i32 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="282" st_id="54" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:10 %add1 = fadd i32 %mul3, i32 %mul4

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="283" st_id="54" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:21 %add6 = fadd i32 %mul9, i32 %mul10

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="284" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:11 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="285" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:22 %add7 = fadd i32 %add6, i32 %mul10

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="286" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:11 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="287" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:22 %add7 = fadd i32 %add6, i32 %mul10

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="288" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:11 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="289" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:22 %add7 = fadd i32 %add6, i32 %mul10

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="290" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:11 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="291" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:22 %add7 = fadd i32 %add6, i32 %mul10

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="292" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:11 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="293" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:22 %add7 = fadd i32 %add6, i32 %mul10

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="294" st_id="60" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:13 %add3 = fadd i32 %add2, i32 %mul6

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="295" st_id="60" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:24 %add9 = fadd i32 %add7, i32 %mul11

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="296" st_id="61" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:13 %add3 = fadd i32 %add2, i32 %mul6

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="297" st_id="61" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:24 %add9 = fadd i32 %add7, i32 %mul11

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="298" st_id="62" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:13 %add3 = fadd i32 %add2, i32 %mul6

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="299" st_id="62" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:24 %add9 = fadd i32 %add7, i32 %mul11

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="300" st_id="63" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:13 %add3 = fadd i32 %add2, i32 %mul6

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="301" st_id="63" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:24 %add9 = fadd i32 %add7, i32 %mul11

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="302" st_id="64" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:13 %add3 = fadd i32 %add2, i32 %mul6

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="303" st_id="64" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:24 %add9 = fadd i32 %add7, i32 %mul11

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="304" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:14 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="305" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:25 %add10 = fadd i32 %add9, i32 %mul11

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="306" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:14 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="307" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:25 %add10 = fadd i32 %add9, i32 %mul11

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="308" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:14 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="309" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:25 %add10 = fadd i32 %add9, i32 %mul11

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="310" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:14 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="311" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:25 %add10 = fadd i32 %add9, i32 %mul11

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="312" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:14 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="313" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:25 %add10 = fadd i32 %add9, i32 %mul11

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="314" st_id="70" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:16 %add5 = fadd i32 %add4, i32 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="315" st_id="70" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:27 %add11 = fadd i32 %add10, i32 %mul12

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="316" st_id="71" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:16 %add5 = fadd i32 %add4, i32 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="317" st_id="71" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:27 %add11 = fadd i32 %add10, i32 %mul12

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="318" st_id="72" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:16 %add5 = fadd i32 %add4, i32 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="319" st_id="72" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:27 %add11 = fadd i32 %add10, i32 %mul12

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="320" st_id="73" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:16 %add5 = fadd i32 %add4, i32 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="321" st_id="73" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:27 %add11 = fadd i32 %add10, i32 %mul12

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="322" st_id="74" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:16 %add5 = fadd i32 %add4, i32 %mul8

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="323" st_id="74" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tIn_addr_035" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:27 %add11 = fadd i32 %add10, i32 %mul12

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="324" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge7.loopexit:28 %add5927 = select i1 %tIn_addr_035, i32 %add5, i32 %add11

]]></Node>
<StgValue><ssdm name="add5927"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="325" st_id="75" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:31 %add12 = fadd i32 %add5927, i32 %mul13

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="326" st_id="76" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:31 %add12 = fadd i32 %add5927, i32 %mul13

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="327" st_id="77" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:31 %add12 = fadd i32 %add5927, i32 %mul13

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="328" st_id="78" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:31 %add12 = fadd i32 %add5927, i32 %mul13

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="329" st_id="79" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:31 %add12 = fadd i32 %add5927, i32 %mul13

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="330" st_id="80" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:32 %add13 = fadd i32 %add12, i32 %mul2

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="331" st_id="81" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:32 %add13 = fadd i32 %add12, i32 %mul2

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="332" st_id="82" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:32 %add13 = fadd i32 %add12, i32 %mul2

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="333" st_id="83" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:32 %add13 = fadd i32 %add12, i32 %mul2

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="334" st_id="84" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:32 %add13 = fadd i32 %add12, i32 %mul2

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="335" st_id="85" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:33 %add14 = fadd i32 %add13, i32 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="336" st_id="86" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:33 %add14 = fadd i32 %add13, i32 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="337" st_id="87" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:33 %add14 = fadd i32 %add13, i32 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="338" st_id="88" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:33 %add14 = fadd i32 %add13, i32 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="339" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge7.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="340" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge7.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2097152, i64 262144

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="341" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge7.loopexit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="342" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge7.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_3_VITIS_LOOP_34_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="343" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge7.loopexit:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="344" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge7.loopexit:5 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="345" st_id="89" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7.loopexit:33 %add14 = fadd i32 %add13, i32 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="346" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge7.loopexit:34 %bitcast_ln47_3 = bitcast i32 %add14

]]></Node>
<StgValue><ssdm name="bitcast_ln47_3"/></StgValue>
</operation>

<operation id="347" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.loopexit:35 %br_ln47 = br i1 %tOut_addr_034, void, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="348" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tOut_addr_034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %write_ln47 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tOut, i32 %bitcast_ln47_3

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="349" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tOut_addr_034" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="350" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tOut_addr_034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %write_ln47 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tIn, i32 %bitcast_ln47_3

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="351" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tOut_addr_034" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="352" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="353" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge12.loopexit:0 %zext_ln27 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="354" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12.loopexit:1 %icmp_ln54 = icmp_slt  i32 %zext_ln27, i32 %numiter_read

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="355" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12.loopexit:2 %br_ln53 = br i1 %icmp_ln54, void, void %.lr.ph11

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="356" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
:0 %ret_ln56 = ret

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
