<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ise_pipelineCPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cpu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462746265" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462746265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462746265" xil_pn:in_ck="117188277921889676" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1462746265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ALU_module.vhd"/>
      <outfile xil_pn:name="src/carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="src/cpu_package.vhd"/>
      <outfile xil_pn:name="src/data_memory_simulation.vhd"/>
      <outfile xil_pn:name="src/decode_stage.vhd"/>
      <outfile xil_pn:name="src/dual_edge_check.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="src/four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="src/instr_mem_simulatio.vhd"/>
      <outfile xil_pn:name="src/logic_module.vhd"/>
      <outfile xil_pn:name="src/processor_core.vhd"/>
      <outfile xil_pn:name="src/register_file.vhd"/>
      <outfile xil_pn:name="src/shift_module.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="src/tb/ALU_tb.vhd"/>
      <outfile xil_pn:name="src/tb/tb_carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="src/tb/tb_dual_edge_check.vhd"/>
      <outfile xil_pn:name="src/tb/tb_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="src/tb/tb_regFile.vhd"/>
      <outfile xil_pn:name="src/tb/tb_sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="src/tb/tb_sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="src/tb/tb_unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/tb/tb_updated_reg_file.vhd"/>
      <outfile xil_pn:name="src/unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="tb_cpu.vhd"/>
      <outfile xil_pn:name="tb_processor_core.vhd"/>
    </transform>
  </transforms>

</generated_project>
