# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../sources/ip/ip_afifo_axis/sim/ip_afifo_axis.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
