;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #30, -2
	SUB -1, <-20
	CMP @221, 106
	MOV @-7, <-25
	MOV @-7, <-25
	MOV @19, @1
	SUB #12, @1
	JMN @15, #501
	ADD 100, 10
	JMP <127, 126
	JMP -1, #403
	SUB @127, 106
	SUB #30, -2
	JMP <127, 126
	JMP <127, 126
	SLT 12, @18
	SLT 300, @20
	SLT 300, @20
	SUB @127, 106
	SUB @-7, <-25
	JMP <127, 126
	SLT 62, @19
	JMP <127, 126
	SLT 62, @19
	SUB @121, 106
	JMP <127, 126
	CMP @121, 106
	CMP @121, 106
	JMZ 121, 10
	SUB -15, @18
	JMZ 121, 10
	SLT 12, @18
	SLT 12, @18
	SUB #1, <-1
	DAT <15, <501
	JMN @12, #1
	JMZ 121, 10
	CMP -7, <-420
	JMN @12, #1
	ADD 270, 1
	ADD 0, @221
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	SPL 0, <-22
	DJN -1, @-20
