{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_NEAR_END_VMEAS HALF VCCIO " "New assignment OUTPUT_IO_TIMING_NEAR_END_VMEAS with value HALF VCCIO has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356589 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_NEAR_END_VMEAS HALF VCCIO " "New assignment OUTPUT_IO_TIMING_NEAR_END_VMEAS with value HALF VCCIO has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356589 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_FAR_END_VMEAS HALF SIGNAL SWING " "New assignment OUTPUT_IO_TIMING_FAR_END_VMEAS with value HALF SIGNAL SWING has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356589 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_FAR_END_VMEAS HALF SIGNAL SWING " "New assignment OUTPUT_IO_TIMING_FAR_END_VMEAS with value HALF SIGNAL SWING has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356589 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "STRATIXV_CONFIGURATION_SCHEME ACTIVE SERIAL X1 " "New assignment STRATIXV_CONFIGURATION_SCHEME with value ACTIVE SERIAL X1 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356589 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "ENABLE_CONFIGURATION_PINS OFF " "New assignment ENABLE_CONFIGURATION_PINS with value OFF has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356589 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "ENABLE_BOOT_SEL_PIN OFF " "New assignment ENABLE_BOOT_SEL_PIN with value OFF has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356589 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "USE_CONFIGURATION_DEVICE ON " "New assignment USE_CONFIGURATION_DEVICE with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356589 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1556987356589 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_NEAR_END_VMEAS HALF VCCIO " "New assignment OUTPUT_IO_TIMING_NEAR_END_VMEAS with value HALF VCCIO has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356876 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_NEAR_END_VMEAS HALF VCCIO " "New assignment OUTPUT_IO_TIMING_NEAR_END_VMEAS with value HALF VCCIO has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356876 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_FAR_END_VMEAS HALF SIGNAL SWING " "New assignment OUTPUT_IO_TIMING_FAR_END_VMEAS with value HALF SIGNAL SWING has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356876 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_FAR_END_VMEAS HALF SIGNAL SWING " "New assignment OUTPUT_IO_TIMING_FAR_END_VMEAS with value HALF SIGNAL SWING has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356876 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "STRATIXV_CONFIGURATION_SCHEME ACTIVE SERIAL X1 " "New assignment STRATIXV_CONFIGURATION_SCHEME with value ACTIVE SERIAL X1 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356876 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "ENABLE_CONFIGURATION_PINS OFF " "New assignment ENABLE_CONFIGURATION_PINS with value OFF has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356876 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "ENABLE_BOOT_SEL_PIN OFF " "New assignment ENABLE_BOOT_SEL_PIN with value OFF has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356876 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "USE_CONFIGURATION_DEVICE ON " "New assignment USE_CONFIGURATION_DEVICE with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987356876 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1556987356876 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_NEAR_END_VMEAS HALF VCCIO " "New assignment OUTPUT_IO_TIMING_NEAR_END_VMEAS with value HALF VCCIO has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987357149 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_NEAR_END_VMEAS HALF VCCIO " "New assignment OUTPUT_IO_TIMING_NEAR_END_VMEAS with value HALF VCCIO has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987357149 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_FAR_END_VMEAS HALF SIGNAL SWING " "New assignment OUTPUT_IO_TIMING_FAR_END_VMEAS with value HALF SIGNAL SWING has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987357149 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "OUTPUT_IO_TIMING_FAR_END_VMEAS HALF SIGNAL SWING " "New assignment OUTPUT_IO_TIMING_FAR_END_VMEAS with value HALF SIGNAL SWING has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987357149 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "STRATIXV_CONFIGURATION_SCHEME ACTIVE SERIAL X1 " "New assignment STRATIXV_CONFIGURATION_SCHEME with value ACTIVE SERIAL X1 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987357149 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "ENABLE_CONFIGURATION_PINS OFF " "New assignment ENABLE_CONFIGURATION_PINS with value OFF has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987357149 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "ENABLE_BOOT_SEL_PIN OFF " "New assignment ENABLE_BOOT_SEL_PIN with value OFF has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987357149 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "USE_CONFIGURATION_DEVICE ON " "New assignment USE_CONFIGURATION_DEVICE with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1556987357149 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1556987357149 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1556987357241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556987360656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556987360659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 19:29:18 2019 " "Processing started: Sat May 04 19:29:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556987360659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556987360659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo " "Command: quartus_fit --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556987360659 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556987360844 ""}
{ "Info" "0" "" "Project  = projectTop" {  } {  } 0 0 "Project  = projectTop" 0 0 "Fitter" 0 0 1556987360844 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1556987360844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556987362563 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556987362939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556987363006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556987363006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556987363644 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1556987364119 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556987364121 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556987364441 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556987376274 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 4369 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 4369 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556987376697 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 481 global CLKCTRL_G7 " "resetN~inputCLKENA0 with 481 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1556987376697 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1556987376697 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1556987376697 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1556987376698 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1556987376698 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1556987376698 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556987376699 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556987376836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556987376849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556987376882 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556987376906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556987376906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556987376919 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "350 " "TimeQuest Timing Analyzer is analyzing 350 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1556987378413 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556987378432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556987378432 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556987378432 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556987378432 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1556987378432 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556987378505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378515 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378516 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378516 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378517 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378517 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378517 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378518 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378518 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1556987378519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378520 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378520 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1556987378520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378522 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378522 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378522 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378523 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378523 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1556987378525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378525 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1556987378526 ""}  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" "" { Text "Z:/BubbleTrouble/OurProject/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1556987378527 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:VGA_Controller\|oVGA_HS " "Node: VGA_Controller:VGA_Controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:VGA_Controller\|V_Cont\[5\] VGA_Controller:VGA_Controller\|oVGA_HS " "Register VGA_Controller:VGA_Controller\|V_Cont\[5\] is being clocked by VGA_Controller:VGA_Controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556987378583 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1556987378583 "|TOP_VGA_DEMO_WITH_MSS_ALL|VGA_Controller:VGA_Controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[10\]~9 resetN " "Latch balls_TOP:inst\|Huge_Ball_TOP:inst2\|ballMove:inst9\|Yspeed_tmp\[10\]~9 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556987378583 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1556987378583 "|TOP_VGA_DEMO_WITH_MSS_ALL|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556987378725 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1556987378731 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556987378731 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556987378731 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556987378731 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556987378731 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556987378731 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556987378731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556987379830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556987379843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556987379843 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SCLK " "Node \"AUD_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SDAT " "Node \"AUD_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MICROPHON_LED " "Node \"MICROPHON_LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICROPHON_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556987380309 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556987380309 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556987380316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556987385472 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "553 M10K block " "Selected device has 553 RAM location(s) of type M10K block.  However, the current design needs more than 553 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a292 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9100 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a293 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9131 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a294 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9162 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a295 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9193 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a296 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9224 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a297 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9255 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a298 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9286 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a299 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9317 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a300 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9348 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a301 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9379 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a302 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9410 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a303 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9441 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a304 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9472 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a305 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9503 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a306 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9534 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a307 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9565 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a308 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9596 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a309 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9627 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a310 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9658 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a311 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9689 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a312 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9720 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a313 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9751 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a314 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9782 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a315 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9813 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a316 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9844 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a317 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9875 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a318 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9906 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a319 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9937 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a320 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9968 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a321 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9999 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a322 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10030 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a323 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10061 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a324 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10092 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a325 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10123 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a326 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10154 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a327 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10185 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a328 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10216 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a329 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10247 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a330 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10278 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a331 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10309 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a332 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10340 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a333 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10371 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a334 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10402 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a335 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10433 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a336 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10464 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a337 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10495 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a338 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10526 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a339 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10557 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a340 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10588 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a341 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10619 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a342 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10650 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a343 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10681 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a344 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10712 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a345 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10743 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a346 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10774 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a347 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10805 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a348 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10836 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a349 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10867 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a350 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10898 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a351 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10929 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a352 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10960 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a353 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 10991 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a354 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11022 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a355 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11053 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a356 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11084 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a357 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11115 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a358 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11146 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a359 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11177 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a360 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11208 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a361 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11239 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a362 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11270 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a363 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11301 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a364 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11332 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a365 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11363 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a366 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11394 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a367 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11425 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a368 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11456 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a369 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11487 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a370 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11518 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a371 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11549 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a372 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11580 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a373 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11611 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a374 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11642 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a375 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11673 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a376 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11704 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a377 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11735 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a378 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11766 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a379 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11797 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a380 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11828 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a381 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11859 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a382 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11890 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a383 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11921 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a384 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11952 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a385 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 11983 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a386 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12014 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a387 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12045 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a388 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12076 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a389 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12107 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a390 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12138 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a391 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12169 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a392 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12200 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a393 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12231 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a394 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12262 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a395 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12293 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a396 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12324 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a397 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12355 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a398 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12386 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a399 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12417 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a400 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12448 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a401 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12479 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a402 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12510 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a403 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12541 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a404 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12572 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a405 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12603 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a406 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12634 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a407 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12665 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a408 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12696 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a409 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12727 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a410 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12758 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a411 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12789 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a412 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12820 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a413 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12851 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a414 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12882 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a415 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12913 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a416 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12944 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a417 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 12975 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a418 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13006 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a419 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13037 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a420 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13068 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a421 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13099 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a422 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13130 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a423 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13161 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a424 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13192 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a425 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13223 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a426 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13254 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a427 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13285 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a428 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13316 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a429 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13347 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a430 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13378 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a431 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13409 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a432 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13440 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a433 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13471 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a434 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13502 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a435 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13533 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a436 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13564 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a437 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13595 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a438 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13626 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a439 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13657 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a440 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13688 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a441 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13719 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a442 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13750 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a443 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13781 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a444 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13812 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a445 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13843 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a446 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13874 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a447 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13905 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a448 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13936 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a449 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13967 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a450 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 13998 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a451 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14029 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a452 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14060 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a453 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14091 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a454 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14122 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a455 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14153 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a456 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14184 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a457 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14215 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a458 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14246 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a459 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14277 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a460 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14308 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a461 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14339 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a462 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14370 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a463 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14401 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a464 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14432 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a465 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14463 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a466 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14494 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a467 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14525 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a468 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14556 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a469 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14587 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a470 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14618 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a471 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14649 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a472 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14680 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a473 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14711 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a474 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14742 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a475 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14773 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a476 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14804 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a477 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14835 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a478 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14866 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a479 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14897 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a480 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14928 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a481 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14959 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a482 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 14990 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a483 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15021 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a484 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15052 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a485 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15083 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a486 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15114 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a487 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15145 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a488 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15176 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a489 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15207 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a490 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15238 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a491 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15269 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a492 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15300 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a493 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15331 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a494 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15362 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a495 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15393 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a496 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15424 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a497 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15455 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a498 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15486 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a499 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15517 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a500 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15548 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a501 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15579 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a502 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15610 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a503 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15641 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a504 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15672 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a505 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15703 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a506 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15734 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a507 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15765 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a508 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15796 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a509 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15827 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a510 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15858 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a511 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15889 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a512 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15920 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a513 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15951 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a514 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 15982 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a515 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16013 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a516 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16044 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a517 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16075 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a518 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16106 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a519 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16137 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a520 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16168 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a521 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16199 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a522 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16230 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a523 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16261 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a524 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16292 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a525 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16323 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a526 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16354 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a527 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16385 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a528 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16416 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a529 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16447 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a530 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16478 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a531 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16509 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a532 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16540 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a533 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16571 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a534 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16602 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a535 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16633 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a536 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16664 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a537 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16695 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a538 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16726 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a539 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16757 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a540 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16788 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a541 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16819 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a542 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16850 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a543 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16881 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a544 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16912 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a545 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16943 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a546 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 16974 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a547 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17005 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a548 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17036 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a549 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17067 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a550 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17098 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a551 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17129 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a552 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17160 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a553 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17191 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a554 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17222 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a555 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17253 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a556 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17284 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a557 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17315 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a558 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17346 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a559 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17377 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a560 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17408 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a561 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17439 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a562 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17470 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a563 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17501 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a564 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17532 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a565 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17563 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a566 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17594 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a567 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17625 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a568 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17656 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a569 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17687 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a570 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17718 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a571 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17749 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a572 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17780 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a573 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17811 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a574 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17842 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a575 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17873 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a576 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17904 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a577 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17935 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a578 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17966 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a579 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 17997 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a580 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 18028 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a581 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 18059 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a582 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 18090 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a583 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 18121 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 48 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 79 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 110 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 141 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 172 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 203 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 234 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 265 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 296 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 327 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 358 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 389 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 420 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 451 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 482 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 513 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 544 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 575 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 606 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 637 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 668 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 699 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 730 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 761 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 792 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 823 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 854 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 885 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 916 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 947 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 978 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1009 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1040 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1071 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1102 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1133 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1164 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1195 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1226 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1257 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1288 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1319 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1350 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1381 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1412 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1443 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1474 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1505 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1536 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1567 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1598 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1629 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1660 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1691 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1722 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1753 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1784 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1815 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1846 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1877 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1908 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1939 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 1970 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2001 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2032 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2063 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2094 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2125 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2156 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2187 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2218 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2249 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2280 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2311 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2342 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2373 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2404 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a77 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2435 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a78 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2466 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a79 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2497 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a80 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2528 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a81 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2559 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a82 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2590 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a83 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2621 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a84 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2652 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a85 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2683 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a86 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2714 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a87 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2745 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a88 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2776 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a89 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2807 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a90 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2838 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a91 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2869 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a92 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2900 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a93 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2931 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a94 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2962 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a95 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 2993 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a96 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3024 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a97 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3055 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a98 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3086 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a99 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3117 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3148 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3179 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3210 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3241 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3272 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3303 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3334 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3365 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3396 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3427 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3458 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3489 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3520 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3551 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3582 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3613 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3644 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3675 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3706 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3737 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3768 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3799 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3830 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3861 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3892 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3923 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3954 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 3985 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4016 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4047 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4078 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4109 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4140 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4171 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4202 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4233 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4264 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4295 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4326 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4357 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4388 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4419 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4450 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4481 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4512 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4543 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4574 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4605 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4636 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4667 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4698 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4729 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4760 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4791 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4822 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4853 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4884 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4915 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4946 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 4977 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5008 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5039 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5070 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5101 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5132 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5163 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5194 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5225 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5256 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5287 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5318 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5349 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5380 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5411 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5442 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5473 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5504 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5535 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5566 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5597 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5628 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5659 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5690 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5721 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5752 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5783 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5814 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5845 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5876 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5907 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5938 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a191 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 5969 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a192 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6000 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a193 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6031 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a194 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6062 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a195 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6093 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a196 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6124 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a197 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6155 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a198 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6186 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a199 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6217 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a200 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6248 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a201 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6279 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a202 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6310 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a203 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6341 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a204 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6372 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a205 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6403 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a206 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6434 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a207 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6465 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a208 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6496 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a209 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6527 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a210 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6558 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a211 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6589 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a212 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6620 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a213 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6651 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a214 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6682 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a215 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6713 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a216 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6744 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a217 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6775 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a218 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6806 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a219 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6837 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a220 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6868 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a221 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6899 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a222 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6930 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a223 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6961 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a224 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 6992 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a225 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7023 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a226 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7054 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a227 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7085 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a228 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7116 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a229 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7147 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a230 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7178 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a231 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7209 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a232 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7240 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a233 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7271 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a234 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7302 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a235 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7333 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a236 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7364 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a237 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7395 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a238 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7426 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a239 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7457 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a240 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7488 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a241 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7519 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a242 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7550 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a243 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7581 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a244 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7612 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a245 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7643 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a246 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7674 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a247 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7705 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a248 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7736 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a249 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7767 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a250 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7798 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a251 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7829 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a252 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7860 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a253 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7891 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a254 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7922 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a255 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7953 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a256 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 7984 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a257 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8015 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a258 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8046 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a259 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8077 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a260 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8108 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a261 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8139 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a262 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8170 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a263 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8201 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a264 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8232 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a265 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8263 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a266 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8294 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a267 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8325 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a268 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8356 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a269 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8387 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a270 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8418 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a271 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8449 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a272 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8480 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a273 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8511 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a274 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8542 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a275 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8573 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a276 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8604 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a277 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8635 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a278 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8666 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a279 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8697 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a280 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8728 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a281 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8759 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a282 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8790 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a283 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8821 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a284 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8852 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a285 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8883 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a286 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8914 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a287 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8945 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a288 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 8976 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a289 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9007 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a290 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9038 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a291 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_io84.tdf" "" { Text "Z:/BubbleTrouble/OurProject/db/altsyncram_io84.tdf" 9069 2 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_io84:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556987386850 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1556987386850 ""}  } { { "c:/intelfpga/17.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "Z:/BubbleTrouble/OurProject/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1556987386850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556987387091 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556987387091 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556987400860 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N VCC " "Pin VGA_SYNC_N has VCC driving its datain port" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { VGA_SYNC_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" "" { Schematic "Z:/BubbleTrouble/OurProject/RTL/VGA/TOP_VGA_DEMO_WITH_MSS_ALL.bdf" { { -288 1440 1616 -272 "VGA_SYNC_N" "" } } } } { "temporary_test_loc" "" { Generic "Z:/BubbleTrouble/OurProject/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556987400886 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1556987400886 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1556987400887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/BubbleTrouble/OurProject/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file Z:/BubbleTrouble/OurProject/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556987401922 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 99 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 99 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2096 " "Peak virtual memory: 2096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556987402993 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 04 19:30:02 2019 " "Processing ended: Sat May 04 19:30:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556987402993 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556987402993 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556987402993 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556987402993 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Fitter" 0 -1 1556987408100 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 99 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 99 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556987408106 ""}
