# Reading D:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:02:34 on Mar 02,2019
# vlog -reportprogress 300 -vlog01compat -work postsynth D:/FPGA/a3p1000_uart/synthesis/UART_test.v 
# -- Compiling module UART_test_COREUART_1_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s
# -- Compiling module UART_test_COREUART_1_Clock_gen_0s_0s
# -- Compiling module UART_test_COREUART_1_fifo_256x8_pa3_1
# -- Compiling module UART_test_COREUART_1_fifo_256x8_0s_4294967295s_0
# -- Compiling module UART_test_COREUART_1_fifo_256x8_pa3_0
# -- Compiling module UART_test_COREUART_1_fifo_256x8_0s_4294967295s_1
# -- Compiling module UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s
# -- Compiling module UART_test_COREUART_1_COREUART_1s_1s_0s_15s_0s_0s
# -- Compiling module UART_control_1_0
# -- Compiling module UART_control_1
# -- Compiling module UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s
# -- Compiling module UART_test_COREUART_0_fifo_256x8_pa3
# -- Compiling module UART_test_COREUART_0_fifo_256x8_0s_4294967295s
# -- Compiling module UART_test_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s
# -- Compiling module UART_test_COREUART_0_Clock_gen_0s_0s
# -- Compiling module UART_test_COREUART_0_fifo_256x8_pa3_0
# -- Compiling module UART_test_COREUART_0_fifo_256x8_0s_4294967295s_0
# -- Compiling module UART_test_COREUART_0_COREUART_1s_1s_0s_15s_0s_0s
# -- Compiling module UART_test
# 
# Top level modules:
# 	UART_test
# End time: 20:02:35 on Mar 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:02:35 on Mar 02,2019
# vlog -reportprogress 300 "+incdir+D:/FPGA/a3p1000_uart/stimulus" -vlog01compat -work postsynth D:/FPGA/a3p1000_uart/stimulus/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 20:02:35 on Mar 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postsynth -t 1ps postsynth.test 
# Start time: 20:02:35 on Mar 02,2019
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.test
# Loading postsynth.UART_test
# Loading proasic3.OUTBUF
# Loading proasic3.INBUF
# Loading proasic3.CLKBUF
# Loading proasic3.VCC
# Loading postsynth.UART_test_COREUART_1_COREUART_1s_1s_0s_15s_0s_0s
# Loading proasic3.DFN1C0
# Loading proasic3.DFN1E1C0
# Loading proasic3.DFN1E0P0
# Loading postsynth.UART_test_COREUART_1_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s
# Loading proasic3.NOR2A
# Loading proasic3.NOR2B
# Loading proasic3.DFN1P0
# Loading proasic3.INV
# Loading proasic3.XA1
# Loading proasic3.NOR2
# Loading proasic3.MX2C
# Loading proasic3.MX2A
# Loading proasic3.MX2
# Loading proasic3.MX2B
# Loading proasic3.GND
# Loading proasic3.NOR3A
# Loading proasic3.AO1
# Loading proasic3.AXOI5
# Loading proasic3.AO1C
# Loading proasic3.DFI1E0P0
# Loading proasic3.OA1C
# Loading postsynth.UART_test_COREUART_1_Clock_gen_0s_0s
# Loading proasic3.AX1C
# Loading proasic3.AX1D
# Loading proasic3.OR3A
# Loading proasic3.OR3
# Loading proasic3.XOR2
# Loading proasic3.AX1B
# Loading proasic3.OR2A
# Loading proasic3.NOR3C
# Loading proasic3.OR2
# Loading proasic3.NOR3
# Loading proasic3.AX1A
# Loading proasic3.NOR3B
# Loading proasic3.XO1A
# Loading proasic3.XNOR2
# Loading proasic3.AOI1B
# Loading proasic3.OA1B
# Loading proasic3.OR2B
# Loading postsynth.UART_test_COREUART_1_fifo_256x8_0s_4294967295s_0
# Loading postsynth.UART_test_COREUART_1_fifo_256x8_pa3_1
# Loading proasic3.FIFO4K18
# Loading postsynth.UART_test_COREUART_1_fifo_256x8_0s_4294967295s_1
# Loading postsynth.UART_test_COREUART_1_fifo_256x8_pa3_0
# Loading proasic3.DFN1
# Loading postsynth.UART_test_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s
# Loading proasic3.DFN1E1P0
# Loading proasic3.OR3C
# Loading proasic3.OA1
# Loading proasic3.AOI1
# Loading proasic3.XA1C
# Loading proasic3.MIN3
# Loading proasic3.AX1E
# Loading proasic3.AXOI4
# Loading proasic3.XA1B
# Loading postsynth.UART_control_1_0
# Loading proasic3.XO1
# Loading postsynth.UART_control_1
# Loading postsynth.UART_test_COREUART_0_COREUART_1s_1s_0s_15s_0s_0s
# Loading proasic3.DFN1E0C0
# Loading postsynth.UART_test_COREUART_0_Rx_async_0s_1s_0s_1s_2s_3s
# Loading postsynth.UART_test_COREUART_0_fifo_256x8_0s_4294967295s
# Loading postsynth.UART_test_COREUART_0_fifo_256x8_pa3
# Loading postsynth.UART_test_COREUART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s
# Loading postsynth.UART_test_COREUART_0_Clock_gen_0s_0s
# Loading postsynth.UART_test_COREUART_0_fifo_256x8_0s_4294967295s_0
# Loading postsynth.UART_test_COREUART_0_fifo_256x8_pa3_0
# Loading proasic3.Dffpr
# Loading proasic3.UDP_MUX2
# Loading proasic3.UDPN_MUX2
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 20:17:01 on Mar 02,2019, Elapsed time: 0:14:26
# Errors: 13, Warnings: 2
