

================================================================
== Vivado HLS Report for 'correlateTopSynch'
================================================================
* Date:           Wed Apr 24 17:38:35 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        CorrelatorSynch
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.24|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   13|    1|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (currentState_load)
	6  / (!currentState_load)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

 <State 1> : 1.06ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !110"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !114"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !118"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !122"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @correlateTopSynch_st) nounwind"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:13]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:14]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:15]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass0i_V_0, i16* @cor_phaseClass0i_V_1, i16* @cor_phaseClass0i_V_2, i16* @cor_phaseClass0i_V_3, i16* @cor_phaseClass0i_V_4, i16* @cor_phaseClass0i_V_5, i16* @cor_phaseClass0i_V_6, i16* @cor_phaseClass0i_V_7, i16* @cor_phaseClass0i_V_8, i16* @cor_phaseClass0i_V_9, i16* @cor_phaseClass0i_V_10, i16* @cor_phaseClass0i_V_11, i16* @cor_phaseClass0i_V_12, i16* @cor_phaseClass0i_V_13, i16* @cor_phaseClass0i_V_14, i16* @cor_phaseClass0i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:22]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass0q_V_0, i16* @cor_phaseClass0q_V_1, i16* @cor_phaseClass0q_V_2, i16* @cor_phaseClass0q_V_3, i16* @cor_phaseClass0q_V_4, i16* @cor_phaseClass0q_V_5, i16* @cor_phaseClass0q_V_6, i16* @cor_phaseClass0q_V_7, i16* @cor_phaseClass0q_V_8, i16* @cor_phaseClass0q_V_9, i16* @cor_phaseClass0q_V_10, i16* @cor_phaseClass0q_V_11, i16* @cor_phaseClass0q_V_12, i16* @cor_phaseClass0q_V_13, i16* @cor_phaseClass0q_V_14, i16* @cor_phaseClass0q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:24]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass1i_V_0, i16* @cor_phaseClass1i_V_1, i16* @cor_phaseClass1i_V_2, i16* @cor_phaseClass1i_V_3, i16* @cor_phaseClass1i_V_4, i16* @cor_phaseClass1i_V_5, i16* @cor_phaseClass1i_V_6, i16* @cor_phaseClass1i_V_7, i16* @cor_phaseClass1i_V_8, i16* @cor_phaseClass1i_V_9, i16* @cor_phaseClass1i_V_10, i16* @cor_phaseClass1i_V_11, i16* @cor_phaseClass1i_V_12, i16* @cor_phaseClass1i_V_13, i16* @cor_phaseClass1i_V_14, i16* @cor_phaseClass1i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:26]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass1q_V_0, i16* @cor_phaseClass1q_V_1, i16* @cor_phaseClass1q_V_2, i16* @cor_phaseClass1q_V_3, i16* @cor_phaseClass1q_V_4, i16* @cor_phaseClass1q_V_5, i16* @cor_phaseClass1q_V_6, i16* @cor_phaseClass1q_V_7, i16* @cor_phaseClass1q_V_8, i16* @cor_phaseClass1q_V_9, i16* @cor_phaseClass1q_V_10, i16* @cor_phaseClass1q_V_11, i16* @cor_phaseClass1q_V_12, i16* @cor_phaseClass1q_V_13, i16* @cor_phaseClass1q_V_14, i16* @cor_phaseClass1q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:28]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass2i_V_0, i16* @cor_phaseClass2i_V_1, i16* @cor_phaseClass2i_V_2, i16* @cor_phaseClass2i_V_3, i16* @cor_phaseClass2i_V_4, i16* @cor_phaseClass2i_V_5, i16* @cor_phaseClass2i_V_6, i16* @cor_phaseClass2i_V_7, i16* @cor_phaseClass2i_V_8, i16* @cor_phaseClass2i_V_9, i16* @cor_phaseClass2i_V_10, i16* @cor_phaseClass2i_V_11, i16* @cor_phaseClass2i_V_12, i16* @cor_phaseClass2i_V_13, i16* @cor_phaseClass2i_V_14, i16* @cor_phaseClass2i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:30]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass2q_V_0, i16* @cor_phaseClass2q_V_1, i16* @cor_phaseClass2q_V_2, i16* @cor_phaseClass2q_V_3, i16* @cor_phaseClass2q_V_4, i16* @cor_phaseClass2q_V_5, i16* @cor_phaseClass2q_V_6, i16* @cor_phaseClass2q_V_7, i16* @cor_phaseClass2q_V_8, i16* @cor_phaseClass2q_V_9, i16* @cor_phaseClass2q_V_10, i16* @cor_phaseClass2q_V_11, i16* @cor_phaseClass2q_V_12, i16* @cor_phaseClass2q_V_13, i16* @cor_phaseClass2q_V_14, i16* @cor_phaseClass2q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:32]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass3i_V_0, i16* @cor_phaseClass3i_V_1, i16* @cor_phaseClass3i_V_2, i16* @cor_phaseClass3i_V_3, i16* @cor_phaseClass3i_V_4, i16* @cor_phaseClass3i_V_5, i16* @cor_phaseClass3i_V_6, i16* @cor_phaseClass3i_V_7, i16* @cor_phaseClass3i_V_8, i16* @cor_phaseClass3i_V_9, i16* @cor_phaseClass3i_V_10, i16* @cor_phaseClass3i_V_11, i16* @cor_phaseClass3i_V_12, i16* @cor_phaseClass3i_V_13, i16* @cor_phaseClass3i_V_14, i16* @cor_phaseClass3i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:34]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass3q_V_0, i16* @cor_phaseClass3q_V_1, i16* @cor_phaseClass3q_V_2, i16* @cor_phaseClass3q_V_3, i16* @cor_phaseClass3q_V_4, i16* @cor_phaseClass3q_V_5, i16* @cor_phaseClass3q_V_6, i16* @cor_phaseClass3q_V_7, i16* @cor_phaseClass3q_V_8, i16* @cor_phaseClass3q_V_9, i16* @cor_phaseClass3q_V_10, i16* @cor_phaseClass3q_V_11, i16* @cor_phaseClass3q_V_12, i16* @cor_phaseClass3q_V_13, i16* @cor_phaseClass3q_V_14, i16* @cor_phaseClass3q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:36]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass4i_V_0, i16* @cor_phaseClass4i_V_1, i16* @cor_phaseClass4i_V_2, i16* @cor_phaseClass4i_V_3, i16* @cor_phaseClass4i_V_4, i16* @cor_phaseClass4i_V_5, i16* @cor_phaseClass4i_V_6, i16* @cor_phaseClass4i_V_7, i16* @cor_phaseClass4i_V_8, i16* @cor_phaseClass4i_V_9, i16* @cor_phaseClass4i_V_10, i16* @cor_phaseClass4i_V_11, i16* @cor_phaseClass4i_V_12, i16* @cor_phaseClass4i_V_13, i16* @cor_phaseClass4i_V_14, i16* @cor_phaseClass4i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:38]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass4q_V_0, i16* @cor_phaseClass4q_V_1, i16* @cor_phaseClass4q_V_2, i16* @cor_phaseClass4q_V_3, i16* @cor_phaseClass4q_V_4, i16* @cor_phaseClass4q_V_5, i16* @cor_phaseClass4q_V_6, i16* @cor_phaseClass4q_V_7, i16* @cor_phaseClass4q_V_8, i16* @cor_phaseClass4q_V_9, i16* @cor_phaseClass4q_V_10, i16* @cor_phaseClass4q_V_11, i16* @cor_phaseClass4q_V_12, i16* @cor_phaseClass4q_V_13, i16* @cor_phaseClass4q_V_14, i16* @cor_phaseClass4q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:40]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass5i_V_0, i16* @cor_phaseClass5i_V_1, i16* @cor_phaseClass5i_V_2, i16* @cor_phaseClass5i_V_3, i16* @cor_phaseClass5i_V_4, i16* @cor_phaseClass5i_V_5, i16* @cor_phaseClass5i_V_6, i16* @cor_phaseClass5i_V_7, i16* @cor_phaseClass5i_V_8, i16* @cor_phaseClass5i_V_9, i16* @cor_phaseClass5i_V_10, i16* @cor_phaseClass5i_V_11, i16* @cor_phaseClass5i_V_12, i16* @cor_phaseClass5i_V_13, i16* @cor_phaseClass5i_V_14, i16* @cor_phaseClass5i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:42]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass5q_V_0, i16* @cor_phaseClass5q_V_1, i16* @cor_phaseClass5q_V_2, i16* @cor_phaseClass5q_V_3, i16* @cor_phaseClass5q_V_4, i16* @cor_phaseClass5q_V_5, i16* @cor_phaseClass5q_V_6, i16* @cor_phaseClass5q_V_7, i16* @cor_phaseClass5q_V_8, i16* @cor_phaseClass5q_V_9, i16* @cor_phaseClass5q_V_10, i16* @cor_phaseClass5q_V_11, i16* @cor_phaseClass5q_V_12, i16* @cor_phaseClass5q_V_13, i16* @cor_phaseClass5q_V_14, i16* @cor_phaseClass5q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:44]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass6i_V_0, i16* @cor_phaseClass6i_V_1, i16* @cor_phaseClass6i_V_2, i16* @cor_phaseClass6i_V_3, i16* @cor_phaseClass6i_V_4, i16* @cor_phaseClass6i_V_5, i16* @cor_phaseClass6i_V_6, i16* @cor_phaseClass6i_V_7, i16* @cor_phaseClass6i_V_8, i16* @cor_phaseClass6i_V_9, i16* @cor_phaseClass6i_V_10, i16* @cor_phaseClass6i_V_11, i16* @cor_phaseClass6i_V_12, i16* @cor_phaseClass6i_V_13, i16* @cor_phaseClass6i_V_14, i16* @cor_phaseClass6i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:46]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass6q_V_0, i16* @cor_phaseClass6q_V_1, i16* @cor_phaseClass6q_V_2, i16* @cor_phaseClass6q_V_3, i16* @cor_phaseClass6q_V_4, i16* @cor_phaseClass6q_V_5, i16* @cor_phaseClass6q_V_6, i16* @cor_phaseClass6q_V_7, i16* @cor_phaseClass6q_V_8, i16* @cor_phaseClass6q_V_9, i16* @cor_phaseClass6q_V_10, i16* @cor_phaseClass6q_V_11, i16* @cor_phaseClass6q_V_12, i16* @cor_phaseClass6q_V_13, i16* @cor_phaseClass6q_V_14, i16* @cor_phaseClass6q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:48]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass7i_V_0, i16* @cor_phaseClass7i_V_1, i16* @cor_phaseClass7i_V_2, i16* @cor_phaseClass7i_V_3, i16* @cor_phaseClass7i_V_4, i16* @cor_phaseClass7i_V_5, i16* @cor_phaseClass7i_V_6, i16* @cor_phaseClass7i_V_7, i16* @cor_phaseClass7i_V_8, i16* @cor_phaseClass7i_V_9, i16* @cor_phaseClass7i_V_10, i16* @cor_phaseClass7i_V_11, i16* @cor_phaseClass7i_V_12, i16* @cor_phaseClass7i_V_13, i16* @cor_phaseClass7i_V_14, i16* @cor_phaseClass7i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:50]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass7q_V_0, i16* @cor_phaseClass7q_V_1, i16* @cor_phaseClass7q_V_2, i16* @cor_phaseClass7q_V_3, i16* @cor_phaseClass7q_V_4, i16* @cor_phaseClass7q_V_5, i16* @cor_phaseClass7q_V_6, i16* @cor_phaseClass7q_V_7, i16* @cor_phaseClass7q_V_8, i16* @cor_phaseClass7q_V_9, i16* @cor_phaseClass7q_V_10, i16* @cor_phaseClass7q_V_11, i16* @cor_phaseClass7q_V_12, i16* @cor_phaseClass7q_V_13, i16* @cor_phaseClass7q_V_14, i16* @cor_phaseClass7q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:52]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass8i_V_0, i16* @cor_phaseClass8i_V_1, i16* @cor_phaseClass8i_V_2, i16* @cor_phaseClass8i_V_3, i16* @cor_phaseClass8i_V_4, i16* @cor_phaseClass8i_V_5, i16* @cor_phaseClass8i_V_6, i16* @cor_phaseClass8i_V_7, i16* @cor_phaseClass8i_V_8, i16* @cor_phaseClass8i_V_9, i16* @cor_phaseClass8i_V_10, i16* @cor_phaseClass8i_V_11, i16* @cor_phaseClass8i_V_12, i16* @cor_phaseClass8i_V_13, i16* @cor_phaseClass8i_V_14, i16* @cor_phaseClass8i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:54]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass8q_V_0, i16* @cor_phaseClass8q_V_1, i16* @cor_phaseClass8q_V_2, i16* @cor_phaseClass8q_V_3, i16* @cor_phaseClass8q_V_4, i16* @cor_phaseClass8q_V_5, i16* @cor_phaseClass8q_V_6, i16* @cor_phaseClass8q_V_7, i16* @cor_phaseClass8q_V_8, i16* @cor_phaseClass8q_V_9, i16* @cor_phaseClass8q_V_10, i16* @cor_phaseClass8q_V_11, i16* @cor_phaseClass8q_V_12, i16* @cor_phaseClass8q_V_13, i16* @cor_phaseClass8q_V_14, i16* @cor_phaseClass8q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:56]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass9i_V_0, i16* @cor_phaseClass9i_V_1, i16* @cor_phaseClass9i_V_2, i16* @cor_phaseClass9i_V_3, i16* @cor_phaseClass9i_V_4, i16* @cor_phaseClass9i_V_5, i16* @cor_phaseClass9i_V_6, i16* @cor_phaseClass9i_V_7, i16* @cor_phaseClass9i_V_8, i16* @cor_phaseClass9i_V_9, i16* @cor_phaseClass9i_V_10, i16* @cor_phaseClass9i_V_11, i16* @cor_phaseClass9i_V_12, i16* @cor_phaseClass9i_V_13, i16* @cor_phaseClass9i_V_14, i16* @cor_phaseClass9i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:58]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass9q_V_0, i16* @cor_phaseClass9q_V_1, i16* @cor_phaseClass9q_V_2, i16* @cor_phaseClass9q_V_3, i16* @cor_phaseClass9q_V_4, i16* @cor_phaseClass9q_V_5, i16* @cor_phaseClass9q_V_6, i16* @cor_phaseClass9q_V_7, i16* @cor_phaseClass9q_V_8, i16* @cor_phaseClass9q_V_9, i16* @cor_phaseClass9q_V_10, i16* @cor_phaseClass9q_V_11, i16* @cor_phaseClass9q_V_12, i16* @cor_phaseClass9q_V_13, i16* @cor_phaseClass9q_V_14, i16* @cor_phaseClass9q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:60]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass10i_V_s, i16* @cor_phaseClass10i_V_1, i16* @cor_phaseClass10i_V_2, i16* @cor_phaseClass10i_V_3, i16* @cor_phaseClass10i_V_4, i16* @cor_phaseClass10i_V_5, i16* @cor_phaseClass10i_V_6, i16* @cor_phaseClass10i_V_7, i16* @cor_phaseClass10i_V_8, i16* @cor_phaseClass10i_V_9, i16* @cor_phaseClass10i_V_10, i16* @cor_phaseClass10i_V_11, i16* @cor_phaseClass10i_V_12, i16* @cor_phaseClass10i_V_13, i16* @cor_phaseClass10i_V_14, i16* @cor_phaseClass10i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:62]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass10q_V_s, i16* @cor_phaseClass10q_V_1, i16* @cor_phaseClass10q_V_2, i16* @cor_phaseClass10q_V_3, i16* @cor_phaseClass10q_V_4, i16* @cor_phaseClass10q_V_5, i16* @cor_phaseClass10q_V_6, i16* @cor_phaseClass10q_V_7, i16* @cor_phaseClass10q_V_8, i16* @cor_phaseClass10q_V_9, i16* @cor_phaseClass10q_V_10, i16* @cor_phaseClass10q_V_11, i16* @cor_phaseClass10q_V_12, i16* @cor_phaseClass10q_V_13, i16* @cor_phaseClass10q_V_14, i16* @cor_phaseClass10q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:64]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass11i_V_s, i16* @cor_phaseClass11i_V_1, i16* @cor_phaseClass11i_V_2, i16* @cor_phaseClass11i_V_3, i16* @cor_phaseClass11i_V_4, i16* @cor_phaseClass11i_V_5, i16* @cor_phaseClass11i_V_6, i16* @cor_phaseClass11i_V_7, i16* @cor_phaseClass11i_V_8, i16* @cor_phaseClass11i_V_9, i16* @cor_phaseClass11i_V_10, i16* @cor_phaseClass11i_V_11, i16* @cor_phaseClass11i_V_12, i16* @cor_phaseClass11i_V_13, i16* @cor_phaseClass11i_V_14, i16* @cor_phaseClass11i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:66]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass11q_V_s, i16* @cor_phaseClass11q_V_1, i16* @cor_phaseClass11q_V_2, i16* @cor_phaseClass11q_V_3, i16* @cor_phaseClass11q_V_4, i16* @cor_phaseClass11q_V_5, i16* @cor_phaseClass11q_V_6, i16* @cor_phaseClass11q_V_7, i16* @cor_phaseClass11q_V_8, i16* @cor_phaseClass11q_V_9, i16* @cor_phaseClass11q_V_10, i16* @cor_phaseClass11q_V_11, i16* @cor_phaseClass11q_V_12, i16* @cor_phaseClass11q_V_13, i16* @cor_phaseClass11q_V_14, i16* @cor_phaseClass11q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:68]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass12i_V_s, i16* @cor_phaseClass12i_V_1, i16* @cor_phaseClass12i_V_2, i16* @cor_phaseClass12i_V_3, i16* @cor_phaseClass12i_V_4, i16* @cor_phaseClass12i_V_5, i16* @cor_phaseClass12i_V_6, i16* @cor_phaseClass12i_V_7, i16* @cor_phaseClass12i_V_8, i16* @cor_phaseClass12i_V_9, i16* @cor_phaseClass12i_V_10, i16* @cor_phaseClass12i_V_11, i16* @cor_phaseClass12i_V_12, i16* @cor_phaseClass12i_V_13, i16* @cor_phaseClass12i_V_14, i16* @cor_phaseClass12i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:70]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass12q_V_s, i16* @cor_phaseClass12q_V_1, i16* @cor_phaseClass12q_V_2, i16* @cor_phaseClass12q_V_3, i16* @cor_phaseClass12q_V_4, i16* @cor_phaseClass12q_V_5, i16* @cor_phaseClass12q_V_6, i16* @cor_phaseClass12q_V_7, i16* @cor_phaseClass12q_V_8, i16* @cor_phaseClass12q_V_9, i16* @cor_phaseClass12q_V_10, i16* @cor_phaseClass12q_V_11, i16* @cor_phaseClass12q_V_12, i16* @cor_phaseClass12q_V_13, i16* @cor_phaseClass12q_V_14, i16* @cor_phaseClass12q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:72]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass13i_V_s, i16* @cor_phaseClass13i_V_1, i16* @cor_phaseClass13i_V_2, i16* @cor_phaseClass13i_V_3, i16* @cor_phaseClass13i_V_4, i16* @cor_phaseClass13i_V_5, i16* @cor_phaseClass13i_V_6, i16* @cor_phaseClass13i_V_7, i16* @cor_phaseClass13i_V_8, i16* @cor_phaseClass13i_V_9, i16* @cor_phaseClass13i_V_10, i16* @cor_phaseClass13i_V_11, i16* @cor_phaseClass13i_V_12, i16* @cor_phaseClass13i_V_13, i16* @cor_phaseClass13i_V_14, i16* @cor_phaseClass13i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:74]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass13q_V_s, i16* @cor_phaseClass13q_V_1, i16* @cor_phaseClass13q_V_2, i16* @cor_phaseClass13q_V_3, i16* @cor_phaseClass13q_V_4, i16* @cor_phaseClass13q_V_5, i16* @cor_phaseClass13q_V_6, i16* @cor_phaseClass13q_V_7, i16* @cor_phaseClass13q_V_8, i16* @cor_phaseClass13q_V_9, i16* @cor_phaseClass13q_V_10, i16* @cor_phaseClass13q_V_11, i16* @cor_phaseClass13q_V_12, i16* @cor_phaseClass13q_V_13, i16* @cor_phaseClass13q_V_14, i16* @cor_phaseClass13q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:76]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass14i_V_s, i16* @cor_phaseClass14i_V_1, i16* @cor_phaseClass14i_V_2, i16* @cor_phaseClass14i_V_3, i16* @cor_phaseClass14i_V_4, i16* @cor_phaseClass14i_V_5, i16* @cor_phaseClass14i_V_6, i16* @cor_phaseClass14i_V_7, i16* @cor_phaseClass14i_V_8, i16* @cor_phaseClass14i_V_9, i16* @cor_phaseClass14i_V_10, i16* @cor_phaseClass14i_V_11, i16* @cor_phaseClass14i_V_12, i16* @cor_phaseClass14i_V_13, i16* @cor_phaseClass14i_V_14, i16* @cor_phaseClass14i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:78]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass14q_V_s, i16* @cor_phaseClass14q_V_1, i16* @cor_phaseClass14q_V_2, i16* @cor_phaseClass14q_V_3, i16* @cor_phaseClass14q_V_4, i16* @cor_phaseClass14q_V_5, i16* @cor_phaseClass14q_V_6, i16* @cor_phaseClass14q_V_7, i16* @cor_phaseClass14q_V_8, i16* @cor_phaseClass14q_V_9, i16* @cor_phaseClass14q_V_10, i16* @cor_phaseClass14q_V_11, i16* @cor_phaseClass14q_V_12, i16* @cor_phaseClass14q_V_13, i16* @cor_phaseClass14q_V_14, i16* @cor_phaseClass14q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:80]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass15i_V_s, i16* @cor_phaseClass15i_V_1, i16* @cor_phaseClass15i_V_2, i16* @cor_phaseClass15i_V_3, i16* @cor_phaseClass15i_V_4, i16* @cor_phaseClass15i_V_5, i16* @cor_phaseClass15i_V_6, i16* @cor_phaseClass15i_V_7, i16* @cor_phaseClass15i_V_8, i16* @cor_phaseClass15i_V_9, i16* @cor_phaseClass15i_V_10, i16* @cor_phaseClass15i_V_11, i16* @cor_phaseClass15i_V_12, i16* @cor_phaseClass15i_V_13, i16* @cor_phaseClass15i_V_14, i16* @cor_phaseClass15i_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:82]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @cor_phaseClass15q_V_s, i16* @cor_phaseClass15q_V_1, i16* @cor_phaseClass15q_V_2, i16* @cor_phaseClass15q_V_3, i16* @cor_phaseClass15q_V_4, i16* @cor_phaseClass15q_V_5, i16* @cor_phaseClass15q_V_6, i16* @cor_phaseClass15q_V_7, i16* @cor_phaseClass15q_V_8, i16* @cor_phaseClass15q_V_9, i16* @cor_phaseClass15q_V_10, i16* @cor_phaseClass15q_V_11, i16* @cor_phaseClass15q_V_12, i16* @cor_phaseClass15q_V_13, i16* @cor_phaseClass15q_V_14, i16* @cor_phaseClass15q_V_15, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:84]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVali_V, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:90]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newValq_V, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:93]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newValiDec_V, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:96]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newValqDec_V, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:99]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:106]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:111]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [CorrelatorSynch/correlatorSynch.cpp:117]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind" [CorrelatorSynch/correlatorSynch.cpp:117]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%phaseClass_V_load = load i4* @phaseClass_V, align 1" [CorrelatorSynch/correlatorSynch.cpp:146]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %_ifconv, label %0" [CorrelatorSynch/correlatorSynch.cpp:123]
ST_1 : Operation 57 [1/1] (1.06ns)   --->   "store i32 0, i32* @loadCount_V, align 4" [CorrelatorSynch/correlatorSynch.cpp:126]
ST_1 : Operation 58 [1/1] (1.06ns)   --->   "store i4 0, i4* @phaseClass_V, align 1" [CorrelatorSynch/correlatorSynch.cpp:127]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge223" [CorrelatorSynch/correlatorSynch.cpp:130]
ST_1 : Operation 60 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [CorrelatorSynch/correlatorSynch.cpp:132]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 1.15ns
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [CorrelatorSynch/correlatorSynch.cpp:132]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [CorrelatorSynch/correlatorSynch.cpp:132]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i1 } %empty, 1" [CorrelatorSynch/correlatorSynch.cpp:132]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_data_V to i16" [CorrelatorSynch/correlatorSynch.cpp:135]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "store i16 %tmp, i16* @newVali_V, align 2" [CorrelatorSynch/correlatorSynch.cpp:135]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 31)" [CorrelatorSynch/correlatorSynch.cpp:136]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %p_Result_6, i16* @newValq_V, align 2" [CorrelatorSynch/correlatorSynch.cpp:136]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "store i16 %tmp, i16* @newValiDec_V, align 2" [CorrelatorSynch/correlatorSynch.cpp:138]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %p_Result_6, i16* @newValqDec_V, align 2" [CorrelatorSynch/correlatorSynch.cpp:139]
ST_2 : Operation 70 [1/1] (1.15ns)   --->   "call fastcc void @shiftPhaseClassSynch(i16 %tmp, i16 %p_Result_6, i4 %phaseClass_V_load)" [CorrelatorSynch/correlatorSynch.cpp:146]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 2.38ns
ST_3 : Operation 71 [2/2] (1.63ns)   --->   "%p_Val2_1 = call fastcc i32 @correlatorSynch(i4 %phaseClass_V_load)" [CorrelatorSynch/correlatorSynch.cpp:147]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (1.32ns)   --->   "%tmp_9 = add i4 1, %phaseClass_V_load" [CorrelatorSynch/correlatorSynch.cpp:154]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.06ns)   --->   "store i4 %tmp_9, i4* @phaseClass_V, align 1" [CorrelatorSynch/correlatorSynch.cpp:152]

 <State 4> : 3.37ns
ST_4 : Operation 74 [1/2] (3.37ns)   --->   "%p_Val2_1 = call fastcc i32 @correlatorSynch(i4 %phaseClass_V_load)" [CorrelatorSynch/correlatorSynch.cpp:147]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%ret_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_1, i32 10, i32 31)" [CorrelatorSynch/correlatorSynch.cpp:147]
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i32 %p_Val2_1 to i10" [CorrelatorSynch/correlatorSynch.cpp:147]

 <State 5> : 3.12ns
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)" [CorrelatorSynch/correlatorSynch.cpp:147]
ST_5 : Operation 78 [1/1] (1.29ns)   --->   "%tmp_5 = icmp eq i10 %tmp_50, 0" [CorrelatorSynch/correlatorSynch.cpp:147]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.59ns)   --->   "%ret_V_1 = add i22 1, %ret_V" [CorrelatorSynch/correlatorSynch.cpp:147]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_s = select i1 %tmp_5, i22 %ret_V, i22 %ret_V_1" [CorrelatorSynch/correlatorSynch.cpp:147]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%p_3 = select i1 %tmp_49, i22 %p_s, i22 %ret_V" [CorrelatorSynch/correlatorSynch.cpp:147]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%loadCount_V_load = load i32* @loadCount_V, align 4" [CorrelatorSynch/correlatorSynch.cpp:150]
ST_5 : Operation 83 [1/1] (1.78ns)   --->   "%tmp_7 = add i32 1, %loadCount_V_load" [CorrelatorSynch/correlatorSynch.cpp:150]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.06ns)   --->   "store i32 %tmp_7, i32* @loadCount_V, align 4" [CorrelatorSynch/correlatorSynch.cpp:150]
ST_5 : Operation 85 [1/1] (1.51ns) (out node of the LUT)   --->   "%tmp_s = icmp sgt i22 %p_3, 10000" [CorrelatorSynch/correlatorSynch.cpp:157]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %2" [CorrelatorSynch/correlatorSynch.cpp:157]
ST_5 : Operation 87 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 0, i1 %tmp_last_V)" [CorrelatorSynch/correlatorSynch.cpp:163]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 88 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 %tmp_last_V)" [CorrelatorSynch/correlatorSynch.cpp:159]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 89 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 0, i1 %tmp_last_V)" [CorrelatorSynch/correlatorSynch.cpp:163]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %3"
ST_6 : Operation 91 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 %tmp_last_V)" [CorrelatorSynch/correlatorSynch.cpp:159]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %3" [CorrelatorSynch/correlatorSynch.cpp:161]
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %._crit_edge223" [CorrelatorSynch/correlatorSynch.cpp:169]
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [CorrelatorSynch/correlatorSynch.cpp:168]
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [CorrelatorSynch/correlatorSynch.cpp:172]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	'store' operation (CorrelatorSynch/correlatorSynch.cpp:126) of constant 0 on static variable 'loadCount_V' [575]  (1.06 ns)

 <State 2>: 1.15ns
The critical path consists of the following:
	axis read on port 'i_data_V_data_V' (CorrelatorSynch/correlatorSynch.cpp:132) [579]  (0 ns)
	'call' operation (CorrelatorSynch/correlatorSynch.cpp:146) to 'shiftPhaseClassSynch' [588]  (1.15 ns)

 <State 3>: 2.38ns
The critical path consists of the following:
	'add' operation ('tmp_9', CorrelatorSynch/correlatorSynch.cpp:154) [600]  (1.32 ns)
	'store' operation (CorrelatorSynch/correlatorSynch.cpp:152) of variable 'tmp_9', CorrelatorSynch/correlatorSynch.cpp:154 on static variable 'phaseClass_V' [601]  (1.06 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'call' operation ('__Val2__', CorrelatorSynch/correlatorSynch.cpp:147) to 'correlatorSynch' [589]  (3.37 ns)

 <State 5>: 3.12ns
The critical path consists of the following:
	'add' operation ('ret.V', CorrelatorSynch/correlatorSynch.cpp:147) [594]  (1.6 ns)
	'select' operation ('p_s', CorrelatorSynch/correlatorSynch.cpp:147) [595]  (0 ns)
	'select' operation ('p_3', CorrelatorSynch/correlatorSynch.cpp:147) [596]  (0 ns)
	'icmp' operation ('tmp_s', CorrelatorSynch/correlatorSynch.cpp:157) [602]  (1.52 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
