FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright 2016 Chen-Yu Tsai
 *
 * Chen-Yu Tsai <wens@csie.org>
 */

#ifndef _CCU_SUN9I_A80_H_
#define _CCU_SUN9I_A80_H_

#include <dt-bindings/clock/sun9i-a80-ccu.h>
#include <dt-bindings/reset/sun9i-a80-ccu.h>

#define CLK_PLL_C0CPUX		0
#define CLK_PLL_C1CPUX		1

/* pll-audio and pll-periph0 are exported to the PRCM block */

/* bench 27997.0.0 8435b21772a8 */
/* bench 27997.0.1 d82ea8f51de2 */
/* bench 27997.0.2 a9fb36e4f024 */
/* bench 27997.0.3 cca6b3c9c16d */
/* bench 27997.0.4 0bbe67077e0b */
/* bench 27997.0.5 c67ac97f115b */
/* bench 27997.0.6 9891f42f5f3c */
/* bench 27997.0.7 45d4ebd01ec8 */
/* bench 27997.0.8 33391a514e73 */
/* bench 27997.0.9 50798b975617 */
/* bench 27997.0.10 5e95deb30b95 */
/* bench 27997.0.11 96fdd4ffc51e */
/* bench 27997.0.12 00adb3c8b411 */
/* bench 27997.0.13 61bc31facc92 */
#define CLK_PLL_VIDEO1		7
#define CLK_PLL_GPU		8
#define CLK_PLL_DE		9
#define CLK_PLL_ISP		10
#define CLK_PLL_PERIPH1		11

/* The CPUX clocks are exported */

#define CLK_ATB0		14
#define CLK_AXI0		15
#define CLK_ATB1		16
#define CLK_AXI1		17
#define CLK_GTBUS		18
#define CLK_AHB0		19
#define CLK_AHB1		20
#define CLK_AHB2		21
#define CLK_APB0		22
#define CLK_APB1		23
#define CLK_CCI400		24
#define CLK_ATS			25
#define CLK_TRACE		26

/* module clocks and bus gates exported */

#define CLK_NUMBER		(CLK_BUS_UART5 + 1)

#endif /* _CCU_SUN9I_A80_H_ */
