$comment
	File created using the following command:
		vcd file de0nano_embedding.msim.vcd -direction
$end
$date
	Fri Mar 30 00:21:21 2018
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module datapath_vlg_vec_tst $end
$var reg 1 ! aluoutselect $end
$var reg 1 " clock $end
$var reg 1 # loadorincrload $end
$var reg 1 $ ps1sonra0 $end
$var reg 1 % reset $end
$var reg 1 & sonmuilk2islemmi $end
$var wire 1 ' outr1 [7] $end
$var wire 1 ( outr1 [6] $end
$var wire 1 ) outr1 [5] $end
$var wire 1 * outr1 [4] $end
$var wire 1 + outr1 [3] $end
$var wire 1 , outr1 [2] $end
$var wire 1 - outr1 [1] $end
$var wire 1 . outr1 [0] $end
$var wire 1 / sampler $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 outr1[7]~output_o $end
$var wire 1 7 outr1[6]~output_o $end
$var wire 1 8 outr1[5]~output_o $end
$var wire 1 9 outr1[4]~output_o $end
$var wire 1 : outr1[3]~output_o $end
$var wire 1 ; outr1[2]~output_o $end
$var wire 1 < outr1[1]~output_o $end
$var wire 1 = outr1[0]~output_o $end
$var wire 1 > clock~input_o $end
$var wire 1 ? reset~input_o $end
$var wire 1 @ loadorincrload~input_o $end
$var wire 1 A inst|Add0~0_combout $end
$var wire 1 B aluoutselect~input_o $end
$var wire 1 C inst|Add0~1_combout $end
$var wire 1 D ps1sonra0~input_o $end
$var wire 1 E inst|Add0~2_combout $end
$var wire 1 F inst5|out~7_combout $end
$var wire 1 G inst5|out~6_combout $end
$var wire 1 H inst5|out~5_combout $end
$var wire 1 I inst5|out~4_combout $end
$var wire 1 J inst5|out~3_combout $end
$var wire 1 K inst5|out~2_combout $end
$var wire 1 L inst5|out~1_combout $end
$var wire 1 M inst5|out~0_combout $end
$var wire 1 N inst9|out~0_combout $end
$var wire 1 O sonmuilk2islemmi~input_o $end
$var wire 1 P inst6|out~0_combout $end
$var wire 1 Q inst9|out~1_combout $end
$var wire 1 R inst6|out~1_combout $end
$var wire 1 S inst9|out~2_combout $end
$var wire 1 T inst6|out~2_combout $end
$var wire 1 U inst9|out~3_combout $end
$var wire 1 V inst6|out~3_combout $end
$var wire 1 W inst9|out~4_combout $end
$var wire 1 X inst6|out~4_combout $end
$var wire 1 Y inst9|out~5_combout $end
$var wire 1 Z inst6|out~5_combout $end
$var wire 1 [ inst9|out~6_combout $end
$var wire 1 \ inst6|out~6_combout $end
$var wire 1 ] inst9|out~7_combout $end
$var wire 1 ^ inst6|out~7_combout $end
$var wire 1 _ inst44|dout1 [7] $end
$var wire 1 ` inst44|dout1 [6] $end
$var wire 1 a inst44|dout1 [5] $end
$var wire 1 b inst44|dout1 [4] $end
$var wire 1 c inst44|dout1 [3] $end
$var wire 1 d inst44|dout1 [2] $end
$var wire 1 e inst44|dout1 [1] $end
$var wire 1 f inst44|dout1 [0] $end
$var wire 1 g inst6|out [7] $end
$var wire 1 h inst6|out [6] $end
$var wire 1 i inst6|out [5] $end
$var wire 1 j inst6|out [4] $end
$var wire 1 k inst6|out [3] $end
$var wire 1 l inst6|out [2] $end
$var wire 1 m inst6|out [1] $end
$var wire 1 n inst6|out [0] $end
$var wire 1 o inst44|dout2 [7] $end
$var wire 1 p inst44|dout2 [6] $end
$var wire 1 q inst44|dout2 [5] $end
$var wire 1 r inst44|dout2 [4] $end
$var wire 1 s inst44|dout2 [3] $end
$var wire 1 t inst44|dout2 [2] $end
$var wire 1 u inst44|dout2 [1] $end
$var wire 1 v inst44|dout2 [0] $end
$var wire 1 w inst5|out [7] $end
$var wire 1 x inst5|out [6] $end
$var wire 1 y inst5|out [5] $end
$var wire 1 z inst5|out [4] $end
$var wire 1 { inst5|out [3] $end
$var wire 1 | inst5|out [2] $end
$var wire 1 } inst5|out [1] $end
$var wire 1 ~ inst5|out [0] $end
$var wire 1 !! inst9|out [7] $end
$var wire 1 "! inst9|out [6] $end
$var wire 1 #! inst9|out [5] $end
$var wire 1 $! inst9|out [4] $end
$var wire 1 %! inst9|out [3] $end
$var wire 1 &! inst9|out [2] $end
$var wire 1 '! inst9|out [1] $end
$var wire 1 (! inst9|out [0] $end
$var wire 1 )! inst7|out [7] $end
$var wire 1 *! inst7|out [6] $end
$var wire 1 +! inst7|out [5] $end
$var wire 1 ,! inst7|out [4] $end
$var wire 1 -! inst7|out [3] $end
$var wire 1 .! inst7|out [2] $end
$var wire 1 /! inst7|out [1] $end
$var wire 1 0! inst7|out [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
0.
0-
0,
0+
0*
0)
0(
0'
x/
00
11
x2
13
14
15
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1f
0e
0d
zc
zb
za
z`
z_
0n
0m
0l
0k
0j
0i
0h
0g
xv
xu
xt
zs
zr
zq
zp
zo
0~
0}
0|
0{
0z
0y
0x
0w
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
00!
z/!
z.!
z-!
z,!
z+!
z*!
z)!
$end
#20000
1"
0/
1>
10!
1E
1A
0f
1d
#40000
1#
0"
1@
1/
0>
0E
1C
0A
1f
1e
0d
#50000
1!
1B
0/
1v
1u
0t
#60000
1"
1/
1>
#80000
0"
0/
0>
#90000
1$
1D
1/
1G
1F
#100000
1"
0/
1>
1}
1~
#120000
0$
0"
0D
1/
0>
1H
0F
#140000
1"
0/
1>
1|
0~
1I
0G
#160000
0"
1/
0>
#180000
1"
0/
1>
1{
0}
1J
0H
#200000
0"
1/
0>
#220000
1"
0/
1>
1z
0|
1K
0I
#240000
0"
1/
0>
#260000
1"
0/
1>
1y
0{
1L
0J
#280000
0"
1/
0>
#300000
1"
0/
1>
1x
0z
1M
0K
#320000
0"
1/
0>
#340000
1"
0/
1>
1w
0y
1N
0L
#360000
0"
1/
0>
#380000
1"
0/
1>
1!!
0x
1Q
1P
0M
#400000
0"
1/
0>
#420000
1"
0/
1>
1"!
0w
1g
16
1'
1S
1R
0N
#440000
0"
1/
0>
#460000
1"
0/
1>
1#!
0!!
1h
17
1(
1U
1T
0Q
0P
#480000
0"
1/
0>
#500000
1"
0/
1>
1$!
0"!
1i
0g
06
18
0'
1)
1W
1V
0S
0R
#520000
0"
1/
0>
#540000
1"
0/
1>
1%!
0#!
1j
0h
07
19
0(
1*
1Y
1X
0U
0T
#560000
0"
1/
0>
#580000
1"
0/
1>
1&!
0$!
1k
0i
08
1:
0)
1+
1[
1Z
0W
0V
#600000
0"
1/
0>
#620000
1"
0/
1>
1'!
0%!
1l
0j
09
1;
0*
1,
1]
1\
0Y
0X
#640000
0"
1/
0>
#660000
1"
0/
1>
1(!
0&!
1m
0k
0:
1<
0+
1-
1^
0[
0Z
#680000
0"
1/
0>
#700000
1"
0/
1>
0'!
1n
0l
0;
1=
0,
1.
0]
0\
#720000
0"
1/
0>
#740000
1"
0/
1>
0(!
0m
0<
0-
0^
#760000
0"
1/
0>
#780000
0!
1"
0B
0/
1>
0n
0=
0.
#800000
0"
1/
0>
#820000
0#
1"
0@
0/
1>
1E
0C
1A
0f
0e
1d
#840000
0"
1/
0>
#860000
1"
0/
1>
#880000
0"
1/
0>
#900000
1"
0/
1>
#920000
0"
1/
0>
#940000
1"
0/
1>
#960000
0"
1/
0>
#980000
1"
0/
1>
#1000000
