Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win32) Build 881834 Fri Apr  4 14:09:24 MDT 2014
| Date         : Sat May 03 21:59:47 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: adderahb_if/r_reg[addr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adderahb_if/r_reg[addr][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q (HIGH)

 There are 476 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk705kHz_reg/Q (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 54 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1958 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.704    -4533.343                   2977                43027        0.019        0.000                      0                43027        3.000        0.000                       0                 18415  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk                                                      {0.000 5.000}        10.000          100.000         
  CLKFBOUT                                               {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                                             {0.000 5.000}        10.000          100.000         
  CLKOUT0                                                {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                                              {0.000 10.000}       20.000          50.000          
  CLKOUT1                                                {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                                              {5.000 15.000}       20.000          50.000          
  CLKOUT2                                                {0.000 2.500}        5.000           200.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                           -4.704     -207.426                    109                16981        0.020        0.000                      0                16981        3.000        0.000                       0                 11373  
  CLKFBOUT                                                                                                                                                                                                 8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                                               8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                                                 17.845        0.000                       0                     2  
  CLKOUT0_1                                                    3.631        0.000                      0                11934        0.019        0.000                      0                11934        8.750        0.000                       0                  6427  
  CLKOUT1                                                     10.878        0.000                      0                  679        0.147        0.000                      0                  679        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                                               18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                                                  3.751        0.000                       0                     1  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         22.573        0.000                      0                  527        0.108        0.000                      0                  527       13.750        0.000                       0                   268  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.919        0.000                      0                    1        0.282        0.000                      0                    1       29.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1                                                clk                                                           -3.785    -4239.958                   2812                 6333        1.144        0.000                      0                 6333  
clk                                                      CLKOUT0_1                                                      0.552        0.000                      0                 4111        0.234        0.000                      0                 4111  
CLKOUT1                                                  CLKOUT0_1                                                      5.373        0.000                      0                  191        4.078        0.000                      0                  191  
CLKOUT0_1                                                CLKOUT1                                                       -2.268      -85.958                     56                  103       14.503        0.000                      0                  103  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.069        0.000                      0                   18       28.326        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLKOUT0_1                                              CLKOUT0_1                                                    4.645        0.000                      0                 2190        1.302        0.000                      0                 2190  
**async_default**                                      CLKOUT0_1                                              CLKOUT1                                                      0.201        0.000                      0                    6       15.412        0.000                      0                    6  
**async_default**                                      CLKOUT0_1                                              clk                                                          0.129        0.000                      0                 4228        2.393        0.000                      0                 4228  
**async_default**                                      clk                                                    clk                                                          4.464        0.000                      0                   93        0.342        0.000                      0                   93  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.630        0.000                      0                   98        0.390        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          109  Failing Endpoints,  Worst Slack       -4.704ns,  Total Violation     -207.426ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.704ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/y_array_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.585ns  (logic 8.640ns (59.238%)  route 5.945ns (40.762%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.720     5.079    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X7Y87                                                       r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__2/Q
                         net (fo=94, routed)          1.489     7.024    io0/inst_ADC_TOP/isnt_filter/n_2_i_reg[0]_rep__2
    SLICE_X8Y91          LUT6 (Prop_lut6_I4_O)        0.124     7.148 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_254/O
                         net (fo=1, routed)           1.278     8.426    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_254
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.550 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_113/O
                         net (fo=1, routed)           0.000     8.550    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_113
    SLICE_X8Y88          MUXF7 (Prop_muxf7_I1_O)      0.214     8.764 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_49/O
                         net (fo=1, routed)           0.000     8.764    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_49
    SLICE_X8Y88          MUXF8 (Prop_muxf8_I1_O)      0.088     8.852 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_17/O
                         net (fo=1, routed)           0.833     9.685    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_17
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.319    10.004 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_1/O
                         net (fo=2, routed)           0.545    10.549    io0/n_226_inst_ADC_TOP
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036    14.585 r  io0/y_array1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.587    io0/n_108_y_array1__1
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.105 r  io0/y_array1__2/P[6]
                         net (fo=3, routed)           0.528    16.633    io0/inst_ADC_TOP/isnt_filter/I72[6]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.124    16.757 r  io0/inst_ADC_TOP/isnt_filter/y_array[27]_i_15/O
                         net (fo=1, routed)           0.621    17.378    io0/inst_ADC_TOP/isnt_filter/n_2_y_array[27]_i_15
    SLICE_X13Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.904 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.904    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[27]_i_3
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.018    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[31]_i_3
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.132 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.132    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[35]_i_3
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.246 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.246    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[39]_i_3
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.360 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.360    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[43]_i_3
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.474 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.474    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[47]_i_3
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.713 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[50]_i_5/O[2]
                         net (fo=1, routed)           0.649    19.362    io0/inst_ADC_TOP/isnt_filter/y_array0[50]
    SLICE_X11Y94         LUT3 (Prop_lut3_I2_O)        0.302    19.664 r  io0/inst_ADC_TOP/isnt_filter/y_array[50]_i_2/O
                         net (fo=1, routed)           0.000    19.664    io0/inst_ADC_TOP/isnt_filter/n_2_y_array[50]_i_2
    SLICE_X11Y94         FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.527    14.713    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X11Y94                                                      r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[50]/C
                         clock pessimism              0.252    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X11Y94         FDCE (Setup_fdce_C_D)        0.031    14.960    io0/inst_ADC_TOP/isnt_filter/y_array_reg[50]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -19.664    
  -------------------------------------------------------------------
                         slack                                 -4.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.310%)  route 0.161ns (55.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.565     1.398    io0/inst_top/your_instance_name/U0/clk
    SLICE_X55Y99                                                      r  io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.128     1.526 r  io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1_reg[4]/Q
                         net (fo=3, routed)           0.161     1.687    io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/probeDelay1[4]
    SLICE_X54Y100        FDRE                                         r  io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.828     1.898    io0/inst_top/your_instance_name/U0/clk
    SLICE_X54Y100                                                     r  io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]/C
                         clock pessimism             -0.235     1.662    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.005     1.667    io0/inst_top/your_instance_name/U0/ila_core_inst/u_trig/U_TM/G_NMU[1].U_M/allx_typeA_match_detection.cs_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363     10.000  6.637   RAMB36_X0Y21    io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        15.469ns  (logic 2.490ns (16.097%)  route 12.979ns (83.903%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.539ns = ( 28.539 - 20.000 ) 
    Source Clock Delay      (SCD):    9.205ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.817     9.205    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X24Y48                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     9.661 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/Q
                         net (fo=81, routed)          1.485    11.145    leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]__0
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.124    11.269 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[tt][7]_i_4/O
                         net (fo=7, routed)           0.745    12.014    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_dsugen.dsur[tt][7]_i_4
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.124    12.138 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][annul_all]_i_1/O
                         net (fo=29, routed)          1.202    13.340    leon3gen.cpu[0].u0/leon3x0/p0/iu/annul_all
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.464 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][annul]_i_2/O
                         net (fo=13, routed)          0.685    14.149    leon3gen.cpu[0].u0/leon3x0/p0/iu/v_x_ctrl_annul
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.124    14.273 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][1]_i_2/O
                         net (fo=2, routed)           0.594    14.868    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[x][ctrl][tt][1]_i_2
    SLICE_X18Y48         LUT3 (Prop_lut3_I2_O)        0.124    14.992 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][trap]_i_3/O
                         net (fo=4, routed)           0.424    15.415    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[x][ctrl][trap]_i_3
    SLICE_X19Y48         LUT3 (Prop_lut3_I2_O)        0.124    15.539 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_2/O
                         net (fo=7, routed)           0.478    16.018    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[x][ctrl][tt][5]_i_2
    SLICE_X17Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.142 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[cctrlwr]_i_5/O
                         net (fo=1, routed)           0.582    16.724    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[cctrlwr]_i_5
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124    16.848 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[cctrlwr]_i_4/O
                         net (fo=10, routed)          1.597    18.445    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dci[nullify]
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    18.569 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r[wb][data2][31]_i_7/O
                         net (fo=6, routed)           0.676    19.246    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_r[wb][data2][31]_i_7
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    19.370 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_109/O
                         net (fo=3, routed)           0.425    19.795    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_a10.x[0].r_i_109
    SLICE_X31Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.913 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_74/O
                         net (fo=3, routed)           1.337    21.250    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_a10.x[0].r_i_74
    SLICE_X46Y69         LUT2 (Prop_lut2_I1_O)        0.348    21.598 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_59/O
                         net (fo=8, routed)           0.657    22.254    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_2_a10.x[0].r_i_59
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.328    22.582 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_21/O
                         net (fo=8, routed)           2.091    24.673    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/I3[8]
    RAMB18_X0Y32         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.557    28.539    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/I1
    RAMB18_X0Y32                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/CLKARDCLK
                         clock pessimism              0.413    28.952    
                         clock uncertainty           -0.082    28.870    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    28.304    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r
  -------------------------------------------------------------------
                         required time                         28.304    
                         arrival time                         -24.673    
  -------------------------------------------------------------------
                         slack                                  3.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rxaddr][31]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rmsto][addr][31]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.334%)  route 0.215ns (53.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.565     2.766    eth0.e1/m100.u0/ethc0/I2
    SLICE_X45Y90                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rxaddr][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     2.907 r  eth0.e1/m100.u0/ethc0/r_reg[rxaddr][31]/Q
                         net (fo=1, routed)           0.215     3.123    eth0.e1/m100.u0/ethc0/r_reg[rxaddr]__0[29]
    SLICE_X54Y90         LUT6 (Prop_lut6_I2_O)        0.045     3.168 r  eth0.e1/m100.u0/ethc0/r[rmsto][addr][31]_i_2/O
                         net (fo=1, routed)           0.000     3.168    eth0.e1/m100.u0/ethc0/v[rmsto][addr][31]
    SLICE_X54Y90         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rmsto][addr][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.831     3.601    eth0.e1/m100.u0/ethc0/I2
    SLICE_X54Y90                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rmsto][addr][31]/C
                         clock pessimism             -0.573     3.027    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.121     3.148    eth0.e1/m100.u0/ethc0/r_reg[rmsto][addr][31]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X80Y81    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X78Y82    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       10.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.878ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxdp][0]/S
                            (rising edge-triggered cell FDSE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.303ns  (logic 1.056ns (12.718%)  route 7.247ns (87.282%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 33.129 - 25.000 ) 
    Source Clock Delay      (SCD):    8.719ns = ( 13.719 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.812    13.719    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X32Y152                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y152        FDRE (Prop_fdre_C_Q)         0.456    14.175 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxd][0]/Q
                         net (fo=20, routed)          4.626    18.801    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_1_in16_in
    SLICE_X87Y91         LUT3 (Prop_lut3_I0_O)        0.150    18.951 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[sync_start]_i_3/O
                         net (fo=3, routed)           0.813    19.764    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[sync_start]_i_3
    SLICE_X87Y89         LUT6 (Prop_lut6_I5_O)        0.326    20.090 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxdp][3]_i_3/O
                         net (fo=3, routed)           0.803    20.893    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/v[act]
    SLICE_X85Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.017 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[rxdp][3]_i_1/O
                         net (fo=4, routed)           1.005    22.022    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[rxdp][3]_i_1
    SLICE_X84Y91         FDSE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxdp][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    28.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.538    29.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    29.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    31.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.523 r  bufgclk45/O
                         net (fo=343, routed)         1.606    33.129    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X84Y91                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxdp][0]/C
                         clock pessimism              0.383    33.513    
                         clock uncertainty           -0.089    33.424    
    SLICE_X84Y91         FDSE (Setup_fdse_C_S)       -0.524    32.900    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[rxdp][0]
  -------------------------------------------------------------------
                         required time                         32.900    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                 10.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][22]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][26]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.087%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns = ( 8.416 - 5.000 ) 
    Source Clock Delay      (SCD):    2.587ns = ( 7.587 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.605     7.587    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X86Y93                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     7.728 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][22]/Q
                         net (fo=2, routed)           0.065     7.793    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_27_in
    SLICE_X87Y93         LUT6 (Prop_lut6_I5_O)        0.045     7.838 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[crc][26]_i_1__0/O
                         net (fo=1, routed)           0.000     7.838    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][26]
    SLICE_X87Y93         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.877     8.416    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X87Y93                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][26]/C
                         clock pessimism             -0.816     7.600    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.091     7.691    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][26]
  -------------------------------------------------------------------
                         required time                         -7.691    
                         arrival time                           7.838    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X87Y52    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X84Y80    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done_ack][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 1.090ns (15.432%)  route 5.973ns (84.568%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 33.395 - 30.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.125     2.125    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.221 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.614     3.835    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X45Y115                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.419     4.254 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.828     5.083    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X46Y115        LUT6 (Prop_lut6_I2_O)        0.299     5.382 r  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_2/O
                         net (fo=11, routed)          1.188     6.570    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_en_i_2
    SLICE_X44Y116        LUT6 (Prop_lut6_I0_O)        0.124     6.694 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=9, routed)           1.056     7.750    dbg_hub/inst/U_ICON/U_CMD/O4
    SLICE_X44Y123        LUT2 (Prop_lut2_I0_O)        0.124     7.874 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.836     8.710    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X46Y123        LUT6 (Prop_lut6_I1_O)        0.124     8.834 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          2.065    10.899    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X67Y126        FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.820    31.820    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.484    33.395    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X67Y126                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.317    33.712    
                         clock uncertainty           -0.035    33.677    
    SLICE_X67Y126        FDCE (Setup_fdce_C_CE)      -0.205    33.472    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         33.472    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                 22.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.836     0.836    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.862 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.551     1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X63Y124                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.125     1.679    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X62Y123        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.820     1.816    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y123                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.389     1.427    
    SLICE_X62Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.571    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y3  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X62Y122  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X62Y125  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.464ns (47.281%)  route 0.517ns (52.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 61.821 - 60.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.164     2.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y115                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.340     2.504 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.517     3.021    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X43Y115        LUT1 (Prop_lut1_I0_O)        0.124     3.145 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     3.145    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.821    61.821    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y115                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.343    62.164    
                         clock uncertainty           -0.035    62.129    
    SLICE_X43Y115        FDCE (Setup_fdce_C_D)       -0.064    62.065    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.065    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                 58.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.157ns (46.536%)  route 0.180ns (53.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.817ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y115                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.112     0.929 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.180     1.109    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X43Y115        LUT1 (Prop_lut1_I0_O)        0.045     1.154 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     1.154    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X43Y115        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y115                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.150     0.817    
    SLICE_X43Y115        FDCE (Hold_fdce_C_D)         0.055     0.872    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X43Y115  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X43Y115  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X43Y115  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :         2812  Failing Endpoints,  Worst Slack       -3.785ns,  Total Violation    -4239.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.785ns  (required time - arrival time)
  Source:                 io0/ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[84][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 0.642ns (6.803%)  route 8.795ns (93.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    9.007ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.619     9.007    io0/I1
    SLICE_X58Y67                                                      r  io0/ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDCE (Prop_fdce_C_Q)         0.518     9.525 f  io0/ADDR_reg[1]/Q
                         net (fo=642, routed)         7.822    17.347    io0/inst_top/inst_DAC_BUFFER/out[1]
    SLICE_X25Y6          LUT5 (Prop_lut5_I1_O)        0.124    17.471 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[84][15]_i_1__0/O
                         net (fo=16, routed)          0.972    18.443    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[84][15]_i_1__0
    SLICE_X26Y11         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[84][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.685    14.870    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X26Y11                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[84][14]/C
                         clock pessimism              0.173    15.043    
                         clock uncertainty           -0.180    14.863    
    SLICE_X26Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.658    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[84][14]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -18.443    
  -------------------------------------------------------------------
                         slack                                 -3.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 io0/sLED_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[122][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.981%)  route 0.159ns (53.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.616     2.818    io0/I1
    SLICE_X53Y23                                                      r  io0/sLED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     2.959 r  io0/sLED_reg[2]/Q
                         net (fo=64, routed)          0.159     3.118    io0/inst_top/inst_DAC_BUFFER/I4[2]
    SLICE_X55Y22         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[122][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.891     1.960    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X55Y22                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[122][2]/C
                         clock pessimism             -0.235     1.724    
                         clock uncertainty            0.180     1.905    
    SLICE_X55Y22         FDCE (Hold_fdce_C_D)         0.070     1.975    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[122][2]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  1.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[82][1]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        13.093ns  (logic 0.456ns (3.483%)  route 12.637ns (96.517%))
  Logic Levels:           0  
  Clock Path Skew:        3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.706ns = ( 28.706 - 20.000 ) 
    Source Clock Delay      (SCD):    4.996ns = ( 14.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    13.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.637    14.996    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X28Y85                                                      r  io0/inst_ADC_TOP/isnt_filter/y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    15.452 r  io0/inst_ADC_TOP/isnt_filter/y_reg[17]/Q
                         net (fo=130, routed)        12.637    28.089    io0/inst_ADC_TOP/inst_Buffer/Q[1]
    SLICE_X73Y44         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[82][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.724    28.706    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X73Y44                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[82][1]/C
                         clock pessimism              0.173    28.879    
                         clock uncertainty           -0.180    28.699    
    SLICE_X73Y44         FDCE (Setup_fdce_C_D)       -0.058    28.641    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[82][1]
  -------------------------------------------------------------------
                         required time                         28.641    
                         arrival time                         -28.089    
  -------------------------------------------------------------------
                         slack                                  0.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[95][5]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.164ns (6.513%)  route 2.354ns (93.487%))
  Logic Levels:           0  
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.678ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.575     1.408    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X12Y95                                                      r  io0/inst_ADC_TOP/isnt_filter/y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.572 r  io0/inst_ADC_TOP/isnt_filter/y_reg[21]/Q
                         net (fo=130, routed)         2.354     3.926    io0/inst_ADC_TOP/inst_Buffer/Q[5]
    SLICE_X41Y44         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[95][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.908     3.678    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X41Y44                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[95][5]/C
                         clock pessimism             -0.235     3.442    
                         clock uncertainty            0.180     3.622    
    SLICE_X41Y44         FDCE (Hold_fdce_C_D)         0.070     3.692    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[95][5]
  -------------------------------------------------------------------
                         required time                         -3.692    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.234    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][22]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.654ns  (logic 2.160ns (24.958%)  route 6.494ns (75.042%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.533ns = ( 28.533 - 20.000 ) 
    Source Clock Delay      (SCD):    8.633ns = ( 13.633 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.726    13.633    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X82Y89                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.419    14.052 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][22]/Q
                         net (fo=11, routed)          2.795    16.847    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O5[22]
    SLICE_X69Y96         LUT6 (Prop_lut6_I1_O)        0.299    17.146 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_7/O
                         net (fo=1, routed)           0.000    17.146    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[nak]_i_7
    SLICE_X69Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.696 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.696    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[nak]_i_3
    SLICE_X69Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.967 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_2/CO[0]
                         net (fo=27, routed)          1.564    19.530    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CO[0]
    SLICE_X70Y91         LUT5 (Prop_lut5_I0_O)        0.373    19.903 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_47/O
                         net (fo=5, routed)           0.793    20.696    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_47
    SLICE_X70Y88         LUT6 (Prop_lut6_I0_O)        0.124    20.820 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_27__0/O
                         net (fo=1, routed)           0.662    21.482    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_27__0
    SLICE_X70Y90         LUT6 (Prop_lut6_I5_O)        0.124    21.606 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_5__1/O
                         net (fo=1, routed)           0.681    22.287    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/DIA[12]
    RAMB36_X1Y18         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.551    28.533    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/I2
    RAMB36_X1Y18                                                      r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.173    28.706    
                         clock uncertainty           -0.310    28.396    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.737    27.659    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         27.659    
                         arrival time                         -22.287    
  -------------------------------------------------------------------
                         slack                                  5.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.078ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.309%)  route 0.139ns (49.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.641ns
    Source Clock Delay      (SCD):    2.583ns = ( 7.583 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.601     7.583    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X86Y85                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.141     7.724 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/Q
                         net (fo=3, routed)           0.139     7.863    eth0.e1/m100.u0/ethc0/rxo[done]
    SLICE_X85Y85         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.871     3.641    eth0.e1/m100.u0/ethc0/I2
    SLICE_X85Y85                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/C
                         clock pessimism             -0.235     3.405    
                         clock uncertainty            0.310     3.715    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.070     3.785    eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]
  -------------------------------------------------------------------
                         required time                         -3.785    
                         arrival time                           7.863    
  -------------------------------------------------------------------
                         slack                                  4.078    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           56  Failing Endpoints,  Worst Slack       -2.268ns,  Total Violation      -85.958ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.268ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.858ns (30.824%)  route 4.170ns (69.176%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.118ns = ( 13.118 - 5.000 ) 
    Source Clock Delay      (SCD):    9.017ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.629     9.017    eth0.e1/m100.u0/ethc0/I2
    SLICE_X66Y90                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.478     9.495 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][2]/Q
                         net (fo=10, routed)          1.526    11.020    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I14[2]
    SLICE_X77Y73         LUT6 (Prop_lut6_I1_O)        0.295    11.315 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_9/O
                         net (fo=1, routed)           0.000    11.315    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][9]_i_9
    SLICE_X77Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.847 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][9]_i_4/CO[3]
                         net (fo=7, routed)           0.943    12.790    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][9]_i_4
    SLICE_X82Y65         LUT5 (Prop_lut5_I4_O)        0.429    13.219 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2__0/O
                         net (fo=2, routed)           0.432    13.652    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[data][31]_i_2__0
    SLICE_X82Y66         LUT6 (Prop_lut6_I2_O)        0.124    13.776 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__1/O
                         net (fo=33, routed)          1.269    15.044    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[data][31]_i_1__1
    SLICE_X81Y86         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.595    13.118    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I105
    SLICE_X81Y86                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]/C
                         clock pessimism              0.173    13.291    
                         clock uncertainty           -0.310    12.981    
    SLICE_X81Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.776    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][14]
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -15.044    
  -------------------------------------------------------------------
                         slack                                 -2.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.503ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 8.402 - 5.000 ) 
    Source Clock Delay      (SCD):    2.795ns = ( 22.795 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.594    22.795    eth0.e1/m100.u0/ethc0/I2
    SLICE_X79Y85                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.141    22.936 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][8]/Q
                         net (fo=1, routed)           0.115    23.052    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I13[8]
    SLICE_X79Y83         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.863     8.402    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I105
    SLICE_X79Y83                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]/C
                         clock pessimism             -0.235     8.167    
                         clock uncertainty            0.310     8.476    
    SLICE_X79Y83         FDRE (Hold_fdre_C_D)         0.072     8.548    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][8]
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                          23.052    
  -------------------------------------------------------------------
                         slack                                 14.503    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.069ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.464ns (23.575%)  route 1.504ns (76.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 33.405 - 30.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.164     2.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y115                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.340     2.504 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.831     3.335    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124     3.459 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.674     4.132    dbg_hub/inst/U_ICON/U_CMD/I15[0]
    SLICE_X46Y115        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.820    61.820    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    61.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.494    63.405    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X46Y115                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    63.405    
                         clock uncertainty           -0.035    63.370    
    SLICE_X46Y115        FDCE (Setup_fdce_C_CE)      -0.169    63.201    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         63.201    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                 59.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.647ns  (logic 0.374ns (57.824%)  route 0.273ns (42.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.821    61.821    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X43Y115                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.274    62.095 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.273    62.368    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X44Y115        LUT5 (Prop_lut5_I0_O)        0.100    62.468 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    62.468    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X44Y115        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.125    32.125    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    32.221 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.614    33.835    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X44Y115                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    33.835    
                         clock uncertainty            0.035    33.871    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.271    34.142    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.142    
                         arrival time                          62.468    
  -------------------------------------------------------------------
                         slack                                 28.326    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[58][12]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.699ns  (logic 0.573ns (3.898%)  route 14.126ns (96.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 28.654 - 20.000 ) 
    Source Clock Delay      (SCD):    9.013ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.625     9.013    rst0/I1
    SLICE_X44Y66                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.456     9.469 r  rst0/async.rstoutl_reg/Q
                         net (fo=124, routed)         1.214    10.682    rst0/O1
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.117    10.799 f  rst0/last_start_i_1/O
                         net (fo=7057, routed)       12.912    23.711    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X15Y24         FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[58][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.672    28.654    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X15Y24                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[58][12]/C
                         clock pessimism              0.413    29.067    
                         clock uncertainty           -0.082    28.985    
    SLICE_X15Y24         FDCE (Recov_fdce_C_CLR)     -0.629    28.356    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[58][12]
  -------------------------------------------------------------------
                         required time                         28.356    
                         arrival time                         -23.711    
  -------------------------------------------------------------------
                         slack                                  4.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[76][11]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.189ns (12.592%)  route 1.312ns (87.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.561     2.762    rst0/I1
    SLICE_X44Y66                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.141     2.903 r  rst0/async.rstoutl_reg/Q
                         net (fo=124, routed)         0.539     3.442    rst0/O1
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.048     3.490 f  rst0/last_start_i_1/O
                         net (fo=7057, routed)        0.773     4.263    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X42Y38         FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[76][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.905     3.675    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X42Y38                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[76][11]/C
                         clock pessimism             -0.573     3.101    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.140     2.961    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[76][11]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  1.302    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.580ns (17.231%)  route 2.786ns (82.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.121ns = ( 13.121 - 5.000 ) 
    Source Clock Delay      (SCD):    9.013ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.625     9.013    rst0/I1
    SLICE_X44Y66                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.456     9.469 r  rst0/async.rstoutl_reg/Q
                         net (fo=124, routed)         1.946    11.415    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I153
    SLICE_X82Y83         LUT2 (Prop_lut2_I1_O)        0.124    11.539 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=138, routed)         0.840    12.378    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rin[edclactive]
    SLICE_X87Y79         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.598    13.121    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/I105
    SLICE_X87Y79                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.173    13.294    
                         clock uncertainty           -0.310    12.984    
    SLICE_X87Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.579    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.412ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.041ns  (logic 0.186ns (17.869%)  route 0.855ns (82.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 8.405 - 5.000 ) 
    Source Clock Delay      (SCD):    2.783ns = ( 22.783 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.582    22.783    eth0.e1/m100.u0/ethc0/I2
    SLICE_X75Y74                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y74         FDRE (Prop_fdre_C_Q)         0.141    22.924 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=9, routed)           0.532    23.456    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I9
    SLICE_X82Y83         LUT2 (Prop_lut2_I0_O)        0.045    23.501 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=138, routed)         0.323    23.824    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X88Y79         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.866     8.405    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I105
    SLICE_X88Y79                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.235     8.170    
                         clock uncertainty            0.310     8.479    
    SLICE_X88Y79         FDCE (Remov_fdce_C_CLR)     -0.067     8.412    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.412    
                         arrival time                          23.824    
  -------------------------------------------------------------------
                         slack                                 15.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[59][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.573ns (11.243%)  route 4.524ns (88.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    9.013ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        1.625     9.013    rst0/I1
    SLICE_X44Y66                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.456     9.469 r  rst0/async.rstoutl_reg/Q
                         net (fo=124, routed)         1.214    10.682    rst0/O1
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.117    10.799 f  rst0/last_start_i_1/O
                         net (fo=7057, routed)        3.310    14.109    io0/inst_top/inst_DAC_BUFFER/p_0_in
    SLICE_X13Y11         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[59][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.689    14.874    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X13Y11                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[59][13]/C
                         clock pessimism              0.173    15.047    
                         clock uncertainty           -0.180    14.867    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.629    14.238    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[59][13]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.393ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk25MHz_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.189ns (14.088%)  route 1.153ns (85.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6425, routed)        0.561     2.762    rst0/I1
    SLICE_X44Y66                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.141     2.903 r  rst0/async.rstoutl_reg/Q
                         net (fo=124, routed)         0.539     3.442    rst0/O1
    SLICE_X50Y80         LUT1 (Prop_lut1_I0_O)        0.048     3.490 f  rst0/last_start_i_1/O
                         net (fo=7057, routed)        0.614     4.104    io0/inst_top/inst_clk_divider/p_0_in
    SLICE_X30Y100        FDCE                                         f  io0/inst_top/inst_clk_divider/clk25MHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.836     1.906    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X30Y100                                                     r  io0/inst_top/inst_clk_divider/clk25MHz_reg/C
                         clock pessimism             -0.235     1.670    
                         clock uncertainty            0.180     1.850    
    SLICE_X30Y100        FDCE (Remov_fdce_C_CLR)     -0.140     1.710    io0/inst_top/inst_clk_divider/clk25MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  2.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.670ns (13.825%)  route 4.176ns (86.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.616     4.974    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y115                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDRE (Prop_fdre_C_Q)         0.518     5.492 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         1.736     7.228    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X41Y121        LUT2 (Prop_lut2_I1_O)        0.152     7.380 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          2.441     9.821    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X60Y121        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       1.481    14.666    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y121                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.181    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X60Y121        FDPE (Recov_fdpe_C_PRE)     -0.527    14.285    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  4.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.553     1.386    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y123                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDPE (Prop_fdpe_C_Q)         0.141     1.527 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.646    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X31Y123        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11365, routed)       0.821     1.890    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y123                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.490     1.399    
    SLICE_X31Y123        FDPE (Remov_fdpe_C_PRE)     -0.095     1.304    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.961ns (17.025%)  route 4.684ns (82.975%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 33.395 - 30.000 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.125     2.125    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.221 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.614     3.835    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X45Y115                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDCE (Prop_fdce_C_Q)         0.419     4.254 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           0.828     5.083    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X46Y115        LUT6 (Prop_lut6_I2_O)        0.299     5.382 f  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_2/O
                         net (fo=11, routed)          0.798     6.180    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_en_i_2
    SLICE_X43Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.304 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=24, routed)          0.897     7.201    dbg_hub/inst/U_ICON/U_CMD/O6
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.119     7.320 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          2.160     9.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X63Y122        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.820    31.820    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.484    33.395    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X63Y122                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.317    33.712    
                         clock uncertainty           -0.035    33.677    
    SLICE_X63Y122        FDPE (Recov_fdpe_C_PRE)     -0.567    33.110    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         33.110    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 23.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.836     0.836    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.862 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.551     1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X68Y125                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.554 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.217     1.771    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I5[0]
    SLICE_X66Y125        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.820     1.816    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X66Y125                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.368     1.448    
    SLICE_X66Y125        FDCE (Remov_fdce_C_CLR)     -0.067     1.381    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.390    





