Namespace(data_out=<_io.TextIOWrapper name='results.csv' mode='w' encoding='UTF-8'>, log=<_io.TextIOWrapper name='log.txt' mode='w' encoding='UTF-8'>, gem5_binary=PosixPath('/home/danielg/gem5/build/X86/gem5.opt'), gem5_configfile=PosixPath('/home/danielg/gem5/configs/deprecated/example/se.py'), gem5cmd=['-c', './bin/zip', '--options=-v0 -c1 -w1 -i1', '--cpu-type=O3CPU', '--mem-size=8GiB', '--caches', '--l2cache', '--l1d_size=64KiB', '--l1i_size=64KiB'], gem5_checkpoints=PosixPath('in'), weightfile=['125000,./in/125000.weights', '16000000,./in/16000000.weights', '4000000,./in/4000000.weights'], time=PosixPath('/usr/bin/time'), gem5tomcpat=PosixPath('gem5tomcpat.py'), gem5tomcpat_template_warm=PosixPath('template_switchcpu_x86.xml'), gem5tomcpat_template_cold=PosixPath('template_cold_x86.xml'), mcpat=PosixPath('/home/danielg/mcpat/mcpat'))
defaultdict(<class 'list'>, {'rob_size': [512, 32, 256, 32, 128, 32, 64, 128, 512, 512], 'lq_size': [16, 16, 128, 128, 4, 4, 256, 4, 64, 64], 'sq_size': [4, 256, 256, 256, 128, 256, 256, 128, 16, 4], 'p_width': [11, 9, 7, 10, 4, 6, 6, 6, 6, 4], 'interval': [4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000]})
/usr/bin/time --output /tmp/tmpswywq2tb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpswywq2tb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpswywq2tb/gem5/stats.txt --config /tmp/tmpswywq2tb/gem5/config.json --output /tmp/tmpswywq2tb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpswywq2tb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpswywq2tb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnj26kgcq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnj26kgcq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnj26kgcq/gem5/stats.txt --config /tmp/tmpnj26kgcq/gem5/config.json --output /tmp/tmpnj26kgcq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnj26kgcq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnj26kgcq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8eb6x1nk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8eb6x1nk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8eb6x1nk/gem5/stats.txt --config /tmp/tmp8eb6x1nk/gem5/config.json --output /tmp/tmp8eb6x1nk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8eb6x1nk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8eb6x1nk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4c5nswy7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4c5nswy7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4c5nswy7/gem5/stats.txt --config /tmp/tmp4c5nswy7/gem5/config.json --output /tmp/tmp4c5nswy7/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4c5nswy7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4c5nswy7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphzpuymjv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphzpuymjv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphzpuymjv/gem5/stats.txt --config /tmp/tmphzpuymjv/gem5/config.json --output /tmp/tmphzpuymjv/mcpat-in.xml
/usr/bin/time --output /tmp/tmphzpuymjv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphzpuymjv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvob86e6z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvob86e6z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvob86e6z/gem5/stats.txt --config /tmp/tmpvob86e6z/gem5/config.json --output /tmp/tmpvob86e6z/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvob86e6z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvob86e6z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq9miudk3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq9miudk3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq9miudk3/gem5/stats.txt --config /tmp/tmpq9miudk3/gem5/config.json --output /tmp/tmpq9miudk3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq9miudk3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq9miudk3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7lp20qaq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7lp20qaq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp9p_8ej4w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9p_8ej4w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9p_8ej4w/gem5/stats.txt --config /tmp/tmp9p_8ej4w/gem5/config.json --output /tmp/tmp9p_8ej4w/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9p_8ej4w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9p_8ej4w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuowtcxok/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuowtcxok/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuowtcxok/gem5/stats.txt --config /tmp/tmpuowtcxok/gem5/config.json --output /tmp/tmpuowtcxok/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuowtcxok/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuowtcxok/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpozj6kcv1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpozj6kcv1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpozj6kcv1/gem5/stats.txt --config /tmp/tmpozj6kcv1/gem5/config.json --output /tmp/tmpozj6kcv1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpozj6kcv1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpozj6kcv1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw0aj44gj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw0aj44gj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw0aj44gj/gem5/stats.txt --config /tmp/tmpw0aj44gj/gem5/config.json --output /tmp/tmpw0aj44gj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw0aj44gj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw0aj44gj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9cp5qlkc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9cp5qlkc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9cp5qlkc/gem5/stats.txt --config /tmp/tmp9cp5qlkc/gem5/config.json --output /tmp/tmp9cp5qlkc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9cp5qlkc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9cp5qlkc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp66ewo4x1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp66ewo4x1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp66ewo4x1/gem5/stats.txt --config /tmp/tmp66ewo4x1/gem5/config.json --output /tmp/tmp66ewo4x1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp66ewo4x1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp66ewo4x1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk30ds5af/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk30ds5af/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk30ds5af/gem5/stats.txt --config /tmp/tmpk30ds5af/gem5/config.json --output /tmp/tmpk30ds5af/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk30ds5af/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk30ds5af/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpop_p2gi6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpop_p2gi6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpugygnq6u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpugygnq6u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpugygnq6u/gem5/stats.txt --config /tmp/tmpugygnq6u/gem5/config.json --output /tmp/tmpugygnq6u/mcpat-in.xml
/usr/bin/time --output /tmp/tmpugygnq6u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpugygnq6u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdd_z1v8b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdd_z1v8b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdd_z1v8b/gem5/stats.txt --config /tmp/tmpdd_z1v8b/gem5/config.json --output /tmp/tmpdd_z1v8b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdd_z1v8b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdd_z1v8b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpii_xziac/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpii_xziac/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpii_xziac/gem5/stats.txt --config /tmp/tmpii_xziac/gem5/config.json --output /tmp/tmpii_xziac/mcpat-in.xml
/usr/bin/time --output /tmp/tmpii_xziac/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpii_xziac/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr9cz5_7f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr9cz5_7f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr9cz5_7f/gem5/stats.txt --config /tmp/tmpr9cz5_7f/gem5/config.json --output /tmp/tmpr9cz5_7f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr9cz5_7f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr9cz5_7f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4k9i7wml/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4k9i7wml/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4k9i7wml/gem5/stats.txt --config /tmp/tmp4k9i7wml/gem5/config.json --output /tmp/tmp4k9i7wml/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4k9i7wml/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4k9i7wml/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwo48d_eq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwo48d_eq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwo48d_eq/gem5/stats.txt --config /tmp/tmpwo48d_eq/gem5/config.json --output /tmp/tmpwo48d_eq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwo48d_eq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwo48d_eq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt9g3qz4t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt9g3qz4t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt9g3qz4t/gem5/stats.txt --config /tmp/tmpt9g3qz4t/gem5/config.json --output /tmp/tmpt9g3qz4t/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt9g3qz4t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt9g3qz4t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_ji1lf3f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_ji1lf3f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp_6ar2kcb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_6ar2kcb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_6ar2kcb/gem5/stats.txt --config /tmp/tmp_6ar2kcb/gem5/config.json --output /tmp/tmp_6ar2kcb/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_6ar2kcb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_6ar2kcb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk2e1rm5s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk2e1rm5s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk2e1rm5s/gem5/stats.txt --config /tmp/tmpk2e1rm5s/gem5/config.json --output /tmp/tmpk2e1rm5s/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk2e1rm5s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk2e1rm5s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsi5uiygv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsi5uiygv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsi5uiygv/gem5/stats.txt --config /tmp/tmpsi5uiygv/gem5/config.json --output /tmp/tmpsi5uiygv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsi5uiygv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsi5uiygv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpept1w136/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpept1w136/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpept1w136/gem5/stats.txt --config /tmp/tmpept1w136/gem5/config.json --output /tmp/tmpept1w136/mcpat-in.xml
/usr/bin/time --output /tmp/tmpept1w136/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpept1w136/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuza3bepf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuza3bepf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuza3bepf/gem5/stats.txt --config /tmp/tmpuza3bepf/gem5/config.json --output /tmp/tmpuza3bepf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuza3bepf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuza3bepf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg5t47hmr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg5t47hmr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg5t47hmr/gem5/stats.txt --config /tmp/tmpg5t47hmr/gem5/config.json --output /tmp/tmpg5t47hmr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg5t47hmr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg5t47hmr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbu5p2yws/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbu5p2yws/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbu5p2yws/gem5/stats.txt --config /tmp/tmpbu5p2yws/gem5/config.json --output /tmp/tmpbu5p2yws/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbu5p2yws/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbu5p2yws/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpviu6xgcg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpviu6xgcg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpyxrkske8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyxrkske8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyxrkske8/gem5/stats.txt --config /tmp/tmpyxrkske8/gem5/config.json --output /tmp/tmpyxrkske8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyxrkske8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyxrkske8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqcz5h0rm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqcz5h0rm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqcz5h0rm/gem5/stats.txt --config /tmp/tmpqcz5h0rm/gem5/config.json --output /tmp/tmpqcz5h0rm/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqcz5h0rm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqcz5h0rm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp67eqmp0u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp67eqmp0u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp67eqmp0u/gem5/stats.txt --config /tmp/tmp67eqmp0u/gem5/config.json --output /tmp/tmp67eqmp0u/mcpat-in.xml
/usr/bin/time --output /tmp/tmp67eqmp0u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp67eqmp0u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8pfmlpm_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8pfmlpm_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8pfmlpm_/gem5/stats.txt --config /tmp/tmp8pfmlpm_/gem5/config.json --output /tmp/tmp8pfmlpm_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8pfmlpm_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8pfmlpm_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp83mfimuj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp83mfimuj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp83mfimuj/gem5/stats.txt --config /tmp/tmp83mfimuj/gem5/config.json --output /tmp/tmp83mfimuj/mcpat-in.xml
/usr/bin/time --output /tmp/tmp83mfimuj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp83mfimuj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyljj1nbu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyljj1nbu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyljj1nbu/gem5/stats.txt --config /tmp/tmpyljj1nbu/gem5/config.json --output /tmp/tmpyljj1nbu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyljj1nbu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyljj1nbu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo35_jnai/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo35_jnai/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo35_jnai/gem5/stats.txt --config /tmp/tmpo35_jnai/gem5/config.json --output /tmp/tmpo35_jnai/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo35_jnai/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo35_jnai/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsidyom7t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsidyom7t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpheso_5f7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpheso_5f7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpheso_5f7/gem5/stats.txt --config /tmp/tmpheso_5f7/gem5/config.json --output /tmp/tmpheso_5f7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpheso_5f7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpheso_5f7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp17ag8ivk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp17ag8ivk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp17ag8ivk/gem5/stats.txt --config /tmp/tmp17ag8ivk/gem5/config.json --output /tmp/tmp17ag8ivk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp17ag8ivk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp17ag8ivk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx9z2_kd2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx9z2_kd2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx9z2_kd2/gem5/stats.txt --config /tmp/tmpx9z2_kd2/gem5/config.json --output /tmp/tmpx9z2_kd2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx9z2_kd2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx9z2_kd2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx_c7jrr8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx_c7jrr8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx_c7jrr8/gem5/stats.txt --config /tmp/tmpx_c7jrr8/gem5/config.json --output /tmp/tmpx_c7jrr8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx_c7jrr8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx_c7jrr8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn_29n2ev/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn_29n2ev/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn_29n2ev/gem5/stats.txt --config /tmp/tmpn_29n2ev/gem5/config.json --output /tmp/tmpn_29n2ev/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn_29n2ev/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn_29n2ev/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpojf4ljge/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpojf4ljge/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpojf4ljge/gem5/stats.txt --config /tmp/tmpojf4ljge/gem5/config.json --output /tmp/tmpojf4ljge/mcpat-in.xml
/usr/bin/time --output /tmp/tmpojf4ljge/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpojf4ljge/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqgq6_ul5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqgq6_ul5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqgq6_ul5/gem5/stats.txt --config /tmp/tmpqgq6_ul5/gem5/config.json --output /tmp/tmpqgq6_ul5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqgq6_ul5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqgq6_ul5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvgxapm28/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvgxapm28/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp_12q6g9k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_12q6g9k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_12q6g9k/gem5/stats.txt --config /tmp/tmp_12q6g9k/gem5/config.json --output /tmp/tmp_12q6g9k/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_12q6g9k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_12q6g9k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphecc3gbi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphecc3gbi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphecc3gbi/gem5/stats.txt --config /tmp/tmphecc3gbi/gem5/config.json --output /tmp/tmphecc3gbi/mcpat-in.xml
/usr/bin/time --output /tmp/tmphecc3gbi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphecc3gbi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3d6so9m6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3d6so9m6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3d6so9m6/gem5/stats.txt --config /tmp/tmp3d6so9m6/gem5/config.json --output /tmp/tmp3d6so9m6/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3d6so9m6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3d6so9m6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuluuusag/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuluuusag/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuluuusag/gem5/stats.txt --config /tmp/tmpuluuusag/gem5/config.json --output /tmp/tmpuluuusag/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuluuusag/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuluuusag/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt3rlljmr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt3rlljmr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt3rlljmr/gem5/stats.txt --config /tmp/tmpt3rlljmr/gem5/config.json --output /tmp/tmpt3rlljmr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt3rlljmr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt3rlljmr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb_0z9_v7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb_0z9_v7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb_0z9_v7/gem5/stats.txt --config /tmp/tmpb_0z9_v7/gem5/config.json --output /tmp/tmpb_0z9_v7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb_0z9_v7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb_0z9_v7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw_l7y1df/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw_l7y1df/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw_l7y1df/gem5/stats.txt --config /tmp/tmpw_l7y1df/gem5/config.json --output /tmp/tmpw_l7y1df/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw_l7y1df/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw_l7y1df/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2pcmvit8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2pcmvit8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpimop8qf3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpimop8qf3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpimop8qf3/gem5/stats.txt --config /tmp/tmpimop8qf3/gem5/config.json --output /tmp/tmpimop8qf3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpimop8qf3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpimop8qf3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmph1atvh5s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph1atvh5s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph1atvh5s/gem5/stats.txt --config /tmp/tmph1atvh5s/gem5/config.json --output /tmp/tmph1atvh5s/mcpat-in.xml
/usr/bin/time --output /tmp/tmph1atvh5s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph1atvh5s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo1g9xgs7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo1g9xgs7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo1g9xgs7/gem5/stats.txt --config /tmp/tmpo1g9xgs7/gem5/config.json --output /tmp/tmpo1g9xgs7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo1g9xgs7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo1g9xgs7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3zy7lmle/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3zy7lmle/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3zy7lmle/gem5/stats.txt --config /tmp/tmp3zy7lmle/gem5/config.json --output /tmp/tmp3zy7lmle/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3zy7lmle/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3zy7lmle/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy2028ztl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy2028ztl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy2028ztl/gem5/stats.txt --config /tmp/tmpy2028ztl/gem5/config.json --output /tmp/tmpy2028ztl/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy2028ztl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy2028ztl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl248ase1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl248ase1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpl248ase1/gem5/stats.txt --config /tmp/tmpl248ase1/gem5/config.json --output /tmp/tmpl248ase1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpl248ase1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpl248ase1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9egqz_np/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9egqz_np/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9egqz_np/gem5/stats.txt --config /tmp/tmp9egqz_np/gem5/config.json --output /tmp/tmp9egqz_np/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9egqz_np/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9egqz_np/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcw09ni93/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcw09ni93/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp3zc7ftez/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3zc7ftez/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3zc7ftez/gem5/stats.txt --config /tmp/tmp3zc7ftez/gem5/config.json --output /tmp/tmp3zc7ftez/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3zc7ftez/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3zc7ftez/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyz4ptvpz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyz4ptvpz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyz4ptvpz/gem5/stats.txt --config /tmp/tmpyz4ptvpz/gem5/config.json --output /tmp/tmpyz4ptvpz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyz4ptvpz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyz4ptvpz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvpdcruem/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvpdcruem/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvpdcruem/gem5/stats.txt --config /tmp/tmpvpdcruem/gem5/config.json --output /tmp/tmpvpdcruem/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvpdcruem/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvpdcruem/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyy7pxqrw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyy7pxqrw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyy7pxqrw/gem5/stats.txt --config /tmp/tmpyy7pxqrw/gem5/config.json --output /tmp/tmpyy7pxqrw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyy7pxqrw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyy7pxqrw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv2lzc7wf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv2lzc7wf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv2lzc7wf/gem5/stats.txt --config /tmp/tmpv2lzc7wf/gem5/config.json --output /tmp/tmpv2lzc7wf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv2lzc7wf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv2lzc7wf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppwf1f1oa/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppwf1f1oa/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppwf1f1oa/gem5/stats.txt --config /tmp/tmppwf1f1oa/gem5/config.json --output /tmp/tmppwf1f1oa/mcpat-in.xml
/usr/bin/time --output /tmp/tmppwf1f1oa/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppwf1f1oa/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo269kl5g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo269kl5g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo269kl5g/gem5/stats.txt --config /tmp/tmpo269kl5g/gem5/config.json --output /tmp/tmpo269kl5g/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo269kl5g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo269kl5g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5yxl98_x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5yxl98_x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpdx__lj95/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdx__lj95/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdx__lj95/gem5/stats.txt --config /tmp/tmpdx__lj95/gem5/config.json --output /tmp/tmpdx__lj95/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdx__lj95/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdx__lj95/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg9ro67wb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg9ro67wb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg9ro67wb/gem5/stats.txt --config /tmp/tmpg9ro67wb/gem5/config.json --output /tmp/tmpg9ro67wb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg9ro67wb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg9ro67wb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm7j39npf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm7j39npf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm7j39npf/gem5/stats.txt --config /tmp/tmpm7j39npf/gem5/config.json --output /tmp/tmpm7j39npf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm7j39npf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm7j39npf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl133e33x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl133e33x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpl133e33x/gem5/stats.txt --config /tmp/tmpl133e33x/gem5/config.json --output /tmp/tmpl133e33x/mcpat-in.xml
/usr/bin/time --output /tmp/tmpl133e33x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpl133e33x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp01hwoyzq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp01hwoyzq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp01hwoyzq/gem5/stats.txt --config /tmp/tmp01hwoyzq/gem5/config.json --output /tmp/tmp01hwoyzq/mcpat-in.xml
/usr/bin/time --output /tmp/tmp01hwoyzq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp01hwoyzq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfns49xgg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfns49xgg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfns49xgg/gem5/stats.txt --config /tmp/tmpfns49xgg/gem5/config.json --output /tmp/tmpfns49xgg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfns49xgg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfns49xgg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe7pir9xb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe7pir9xb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe7pir9xb/gem5/stats.txt --config /tmp/tmpe7pir9xb/gem5/config.json --output /tmp/tmpe7pir9xb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe7pir9xb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe7pir9xb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm8fh543j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm8fh543j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [256, 256, 256, 128, 16, 16, 64, 16, 16, 32], 'lq_size': [128, 256, 128, 128, 4, 128, 256, 128, 256, 256], 'sq_size': [128, 128, 128, 128, 64, 128, 256, 128, 128, 128], 'p_width': [7, 7, 9, 9, 8, 7, 8, 10, 10, 7], 'interval': [4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000]})
/usr/bin/time --output /tmp/tmp8qko2wki/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8qko2wki/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8qko2wki/gem5/stats.txt --config /tmp/tmp8qko2wki/gem5/config.json --output /tmp/tmp8qko2wki/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8qko2wki/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8qko2wki/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvs22pfvu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvs22pfvu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvs22pfvu/gem5/stats.txt --config /tmp/tmpvs22pfvu/gem5/config.json --output /tmp/tmpvs22pfvu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvs22pfvu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvs22pfvu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpeq4871e1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpeq4871e1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpeq4871e1/gem5/stats.txt --config /tmp/tmpeq4871e1/gem5/config.json --output /tmp/tmpeq4871e1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpeq4871e1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpeq4871e1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpovizvev6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpovizvev6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpovizvev6/gem5/stats.txt --config /tmp/tmpovizvev6/gem5/config.json --output /tmp/tmpovizvev6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpovizvev6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpovizvev6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxz4hdav0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxz4hdav0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxz4hdav0/gem5/stats.txt --config /tmp/tmpxz4hdav0/gem5/config.json --output /tmp/tmpxz4hdav0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxz4hdav0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxz4hdav0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9y25um0z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9y25um0z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9y25um0z/gem5/stats.txt --config /tmp/tmp9y25um0z/gem5/config.json --output /tmp/tmp9y25um0z/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9y25um0z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9y25um0z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgcn4erik/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgcn4erik/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgcn4erik/gem5/stats.txt --config /tmp/tmpgcn4erik/gem5/config.json --output /tmp/tmpgcn4erik/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgcn4erik/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgcn4erik/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmksi_xnt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmksi_xnt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpnkhrsnuc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnkhrsnuc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnkhrsnuc/gem5/stats.txt --config /tmp/tmpnkhrsnuc/gem5/config.json --output /tmp/tmpnkhrsnuc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnkhrsnuc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnkhrsnuc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcpmlv4uf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcpmlv4uf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcpmlv4uf/gem5/stats.txt --config /tmp/tmpcpmlv4uf/gem5/config.json --output /tmp/tmpcpmlv4uf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcpmlv4uf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcpmlv4uf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm_t39x1j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm_t39x1j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm_t39x1j/gem5/stats.txt --config /tmp/tmpm_t39x1j/gem5/config.json --output /tmp/tmpm_t39x1j/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm_t39x1j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm_t39x1j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp64n54ekv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp64n54ekv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp64n54ekv/gem5/stats.txt --config /tmp/tmp64n54ekv/gem5/config.json --output /tmp/tmp64n54ekv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp64n54ekv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp64n54ekv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpygi5hsxi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpygi5hsxi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpygi5hsxi/gem5/stats.txt --config /tmp/tmpygi5hsxi/gem5/config.json --output /tmp/tmpygi5hsxi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpygi5hsxi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpygi5hsxi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5b2891mt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5b2891mt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5b2891mt/gem5/stats.txt --config /tmp/tmp5b2891mt/gem5/config.json --output /tmp/tmp5b2891mt/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5b2891mt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5b2891mt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn0nrga7g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn0nrga7g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn0nrga7g/gem5/stats.txt --config /tmp/tmpn0nrga7g/gem5/config.json --output /tmp/tmpn0nrga7g/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn0nrga7g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn0nrga7g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaen3bj7s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaen3bj7s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmptru_ng5r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptru_ng5r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptru_ng5r/gem5/stats.txt --config /tmp/tmptru_ng5r/gem5/config.json --output /tmp/tmptru_ng5r/mcpat-in.xml
/usr/bin/time --output /tmp/tmptru_ng5r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptru_ng5r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphockscx4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphockscx4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphockscx4/gem5/stats.txt --config /tmp/tmphockscx4/gem5/config.json --output /tmp/tmphockscx4/mcpat-in.xml
/usr/bin/time --output /tmp/tmphockscx4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphockscx4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbyqhellg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbyqhellg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbyqhellg/gem5/stats.txt --config /tmp/tmpbyqhellg/gem5/config.json --output /tmp/tmpbyqhellg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbyqhellg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbyqhellg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9u8z9e75/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9u8z9e75/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9u8z9e75/gem5/stats.txt --config /tmp/tmp9u8z9e75/gem5/config.json --output /tmp/tmp9u8z9e75/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9u8z9e75/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9u8z9e75/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqxd74pd4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqxd74pd4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqxd74pd4/gem5/stats.txt --config /tmp/tmpqxd74pd4/gem5/config.json --output /tmp/tmpqxd74pd4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqxd74pd4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqxd74pd4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0kzmocew/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0kzmocew/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0kzmocew/gem5/stats.txt --config /tmp/tmp0kzmocew/gem5/config.json --output /tmp/tmp0kzmocew/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0kzmocew/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0kzmocew/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_a400oyv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_a400oyv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_a400oyv/gem5/stats.txt --config /tmp/tmp_a400oyv/gem5/config.json --output /tmp/tmp_a400oyv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_a400oyv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_a400oyv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyfh80768/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyfh80768/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp_bh1hce_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_bh1hce_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_bh1hce_/gem5/stats.txt --config /tmp/tmp_bh1hce_/gem5/config.json --output /tmp/tmp_bh1hce_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_bh1hce_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_bh1hce_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaee_euw8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaee_euw8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaee_euw8/gem5/stats.txt --config /tmp/tmpaee_euw8/gem5/config.json --output /tmp/tmpaee_euw8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaee_euw8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaee_euw8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzylyw1rb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzylyw1rb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzylyw1rb/gem5/stats.txt --config /tmp/tmpzylyw1rb/gem5/config.json --output /tmp/tmpzylyw1rb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzylyw1rb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzylyw1rb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4n62ykhg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4n62ykhg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4n62ykhg/gem5/stats.txt --config /tmp/tmp4n62ykhg/gem5/config.json --output /tmp/tmp4n62ykhg/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4n62ykhg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4n62ykhg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfchqcx0g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfchqcx0g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfchqcx0g/gem5/stats.txt --config /tmp/tmpfchqcx0g/gem5/config.json --output /tmp/tmpfchqcx0g/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfchqcx0g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfchqcx0g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6djkls4q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6djkls4q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6djkls4q/gem5/stats.txt --config /tmp/tmp6djkls4q/gem5/config.json --output /tmp/tmp6djkls4q/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6djkls4q/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6djkls4q/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwklv14l8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwklv14l8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwklv14l8/gem5/stats.txt --config /tmp/tmpwklv14l8/gem5/config.json --output /tmp/tmpwklv14l8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwklv14l8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwklv14l8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfhm9ik9w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfhm9ik9w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpnkzuz5bg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnkzuz5bg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnkzuz5bg/gem5/stats.txt --config /tmp/tmpnkzuz5bg/gem5/config.json --output /tmp/tmpnkzuz5bg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnkzuz5bg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnkzuz5bg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsf8ql3g_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsf8ql3g_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsf8ql3g_/gem5/stats.txt --config /tmp/tmpsf8ql3g_/gem5/config.json --output /tmp/tmpsf8ql3g_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsf8ql3g_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsf8ql3g_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoey11coq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoey11coq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoey11coq/gem5/stats.txt --config /tmp/tmpoey11coq/gem5/config.json --output /tmp/tmpoey11coq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoey11coq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoey11coq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphkbbyi37/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphkbbyi37/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphkbbyi37/gem5/stats.txt --config /tmp/tmphkbbyi37/gem5/config.json --output /tmp/tmphkbbyi37/mcpat-in.xml
/usr/bin/time --output /tmp/tmphkbbyi37/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphkbbyi37/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpj2qoik7i/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj2qoik7i/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj2qoik7i/gem5/stats.txt --config /tmp/tmpj2qoik7i/gem5/config.json --output /tmp/tmpj2qoik7i/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj2qoik7i/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj2qoik7i/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmo26btai/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmo26btai/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmo26btai/gem5/stats.txt --config /tmp/tmpmo26btai/gem5/config.json --output /tmp/tmpmo26btai/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmo26btai/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmo26btai/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgjsygm3q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgjsygm3q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgjsygm3q/gem5/stats.txt --config /tmp/tmpgjsygm3q/gem5/config.json --output /tmp/tmpgjsygm3q/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgjsygm3q/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgjsygm3q/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpne0qpdrc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpne0qpdrc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpzvvygehs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzvvygehs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzvvygehs/gem5/stats.txt --config /tmp/tmpzvvygehs/gem5/config.json --output /tmp/tmpzvvygehs/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzvvygehs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzvvygehs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmig2idum/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmig2idum/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmig2idum/gem5/stats.txt --config /tmp/tmpmig2idum/gem5/config.json --output /tmp/tmpmig2idum/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmig2idum/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmig2idum/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp44j2t95a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp44j2t95a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp44j2t95a/gem5/stats.txt --config /tmp/tmp44j2t95a/gem5/config.json --output /tmp/tmp44j2t95a/mcpat-in.xml
/usr/bin/time --output /tmp/tmp44j2t95a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp44j2t95a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpegmykv4u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpegmykv4u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpegmykv4u/gem5/stats.txt --config /tmp/tmpegmykv4u/gem5/config.json --output /tmp/tmpegmykv4u/mcpat-in.xml
/usr/bin/time --output /tmp/tmpegmykv4u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpegmykv4u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyuqf09n2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyuqf09n2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyuqf09n2/gem5/stats.txt --config /tmp/tmpyuqf09n2/gem5/config.json --output /tmp/tmpyuqf09n2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyuqf09n2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyuqf09n2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl2h0iav5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl2h0iav5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpl2h0iav5/gem5/stats.txt --config /tmp/tmpl2h0iav5/gem5/config.json --output /tmp/tmpl2h0iav5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpl2h0iav5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpl2h0iav5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9gj3rria/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9gj3rria/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9gj3rria/gem5/stats.txt --config /tmp/tmp9gj3rria/gem5/config.json --output /tmp/tmp9gj3rria/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9gj3rria/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9gj3rria/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprbknq7lo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprbknq7lo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpse5rsbu8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpse5rsbu8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpse5rsbu8/gem5/stats.txt --config /tmp/tmpse5rsbu8/gem5/config.json --output /tmp/tmpse5rsbu8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpse5rsbu8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpse5rsbu8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4pq8641m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4pq8641m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4pq8641m/gem5/stats.txt --config /tmp/tmp4pq8641m/gem5/config.json --output /tmp/tmp4pq8641m/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4pq8641m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4pq8641m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprnjheoev/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprnjheoev/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprnjheoev/gem5/stats.txt --config /tmp/tmprnjheoev/gem5/config.json --output /tmp/tmprnjheoev/mcpat-in.xml
/usr/bin/time --output /tmp/tmprnjheoev/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprnjheoev/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1b9e6e3b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1b9e6e3b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1b9e6e3b/gem5/stats.txt --config /tmp/tmp1b9e6e3b/gem5/config.json --output /tmp/tmp1b9e6e3b/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1b9e6e3b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1b9e6e3b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnmapn33b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnmapn33b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnmapn33b/gem5/stats.txt --config /tmp/tmpnmapn33b/gem5/config.json --output /tmp/tmpnmapn33b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnmapn33b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnmapn33b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv7dl5aht/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv7dl5aht/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv7dl5aht/gem5/stats.txt --config /tmp/tmpv7dl5aht/gem5/config.json --output /tmp/tmpv7dl5aht/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv7dl5aht/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv7dl5aht/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9aauu5ey/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9aauu5ey/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9aauu5ey/gem5/stats.txt --config /tmp/tmp9aauu5ey/gem5/config.json --output /tmp/tmp9aauu5ey/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9aauu5ey/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9aauu5ey/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyfrn77_5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyfrn77_5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpjdlt6ocu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjdlt6ocu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjdlt6ocu/gem5/stats.txt --config /tmp/tmpjdlt6ocu/gem5/config.json --output /tmp/tmpjdlt6ocu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjdlt6ocu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjdlt6ocu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp36rb2ovy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp36rb2ovy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp36rb2ovy/gem5/stats.txt --config /tmp/tmp36rb2ovy/gem5/config.json --output /tmp/tmp36rb2ovy/mcpat-in.xml
/usr/bin/time --output /tmp/tmp36rb2ovy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp36rb2ovy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi8arfb6b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi8arfb6b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi8arfb6b/gem5/stats.txt --config /tmp/tmpi8arfb6b/gem5/config.json --output /tmp/tmpi8arfb6b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi8arfb6b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi8arfb6b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1x4augsk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1x4augsk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1x4augsk/gem5/stats.txt --config /tmp/tmp1x4augsk/gem5/config.json --output /tmp/tmp1x4augsk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1x4augsk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1x4augsk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyl0x5k_8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyl0x5k_8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyl0x5k_8/gem5/stats.txt --config /tmp/tmpyl0x5k_8/gem5/config.json --output /tmp/tmpyl0x5k_8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyl0x5k_8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyl0x5k_8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkb3eiv2d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkb3eiv2d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkb3eiv2d/gem5/stats.txt --config /tmp/tmpkb3eiv2d/gem5/config.json --output /tmp/tmpkb3eiv2d/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkb3eiv2d/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkb3eiv2d/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoejymhs3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoejymhs3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoejymhs3/gem5/stats.txt --config /tmp/tmpoejymhs3/gem5/config.json --output /tmp/tmpoejymhs3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoejymhs3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoejymhs3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpu9hmxi9y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpu9hmxi9y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpq92uttl8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq92uttl8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq92uttl8/gem5/stats.txt --config /tmp/tmpq92uttl8/gem5/config.json --output /tmp/tmpq92uttl8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq92uttl8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq92uttl8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpj16enq_9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj16enq_9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj16enq_9/gem5/stats.txt --config /tmp/tmpj16enq_9/gem5/config.json --output /tmp/tmpj16enq_9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj16enq_9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj16enq_9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2ljzyyvl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2ljzyyvl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2ljzyyvl/gem5/stats.txt --config /tmp/tmp2ljzyyvl/gem5/config.json --output /tmp/tmp2ljzyyvl/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2ljzyyvl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2ljzyyvl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpktax32us/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpktax32us/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpktax32us/gem5/stats.txt --config /tmp/tmpktax32us/gem5/config.json --output /tmp/tmpktax32us/mcpat-in.xml
/usr/bin/time --output /tmp/tmpktax32us/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpktax32us/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfku23jp8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfku23jp8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfku23jp8/gem5/stats.txt --config /tmp/tmpfku23jp8/gem5/config.json --output /tmp/tmpfku23jp8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfku23jp8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfku23jp8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0adn0iji/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0adn0iji/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0adn0iji/gem5/stats.txt --config /tmp/tmp0adn0iji/gem5/config.json --output /tmp/tmp0adn0iji/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0adn0iji/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0adn0iji/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk4df877b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk4df877b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk4df877b/gem5/stats.txt --config /tmp/tmpk4df877b/gem5/config.json --output /tmp/tmpk4df877b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk4df877b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk4df877b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpivwxdo3y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpivwxdo3y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpv8rr4kjj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv8rr4kjj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv8rr4kjj/gem5/stats.txt --config /tmp/tmpv8rr4kjj/gem5/config.json --output /tmp/tmpv8rr4kjj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv8rr4kjj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv8rr4kjj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp82vyy5mo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp82vyy5mo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp82vyy5mo/gem5/stats.txt --config /tmp/tmp82vyy5mo/gem5/config.json --output /tmp/tmp82vyy5mo/mcpat-in.xml
/usr/bin/time --output /tmp/tmp82vyy5mo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp82vyy5mo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb8qq2eah/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb8qq2eah/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb8qq2eah/gem5/stats.txt --config /tmp/tmpb8qq2eah/gem5/config.json --output /tmp/tmpb8qq2eah/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb8qq2eah/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb8qq2eah/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp97y9ez9j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp97y9ez9j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp97y9ez9j/gem5/stats.txt --config /tmp/tmp97y9ez9j/gem5/config.json --output /tmp/tmp97y9ez9j/mcpat-in.xml
/usr/bin/time --output /tmp/tmp97y9ez9j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp97y9ez9j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5xxng6zv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5xxng6zv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5xxng6zv/gem5/stats.txt --config /tmp/tmp5xxng6zv/gem5/config.json --output /tmp/tmp5xxng6zv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5xxng6zv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5xxng6zv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt6s8_qc7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt6s8_qc7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt6s8_qc7/gem5/stats.txt --config /tmp/tmpt6s8_qc7/gem5/config.json --output /tmp/tmpt6s8_qc7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt6s8_qc7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt6s8_qc7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxfy7w8j3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxfy7w8j3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxfy7w8j3/gem5/stats.txt --config /tmp/tmpxfy7w8j3/gem5/config.json --output /tmp/tmpxfy7w8j3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxfy7w8j3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxfy7w8j3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpiiotpret/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpiiotpret/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [128, 256, 256, 16, 16, 16, 16, 256, 16, 16], 'lq_size': [256, 256, 256, 256, 256, 128, 128, 64, 128, 128], 'sq_size': [16, 16, 16, 4, 16, 16, 16, 64, 16, 64], 'p_width': [7, 10, 11, 11, 12, 12, 11, 12, 10, 12], 'interval': [4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000]})
/usr/bin/time --output /tmp/tmpobt73umf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpobt73umf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpobt73umf/gem5/stats.txt --config /tmp/tmpobt73umf/gem5/config.json --output /tmp/tmpobt73umf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpobt73umf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpobt73umf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp755pj0v6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp755pj0v6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp755pj0v6/gem5/stats.txt --config /tmp/tmp755pj0v6/gem5/config.json --output /tmp/tmp755pj0v6/mcpat-in.xml
/usr/bin/time --output /tmp/tmp755pj0v6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp755pj0v6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp60unegr2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp60unegr2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp60unegr2/gem5/stats.txt --config /tmp/tmp60unegr2/gem5/config.json --output /tmp/tmp60unegr2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp60unegr2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp60unegr2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5aksjg2b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5aksjg2b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5aksjg2b/gem5/stats.txt --config /tmp/tmp5aksjg2b/gem5/config.json --output /tmp/tmp5aksjg2b/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5aksjg2b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5aksjg2b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmzkyog9k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmzkyog9k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmzkyog9k/gem5/stats.txt --config /tmp/tmpmzkyog9k/gem5/config.json --output /tmp/tmpmzkyog9k/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmzkyog9k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmzkyog9k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9vv_vkmr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9vv_vkmr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9vv_vkmr/gem5/stats.txt --config /tmp/tmp9vv_vkmr/gem5/config.json --output /tmp/tmp9vv_vkmr/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9vv_vkmr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9vv_vkmr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoik1ut6t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoik1ut6t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoik1ut6t/gem5/stats.txt --config /tmp/tmpoik1ut6t/gem5/config.json --output /tmp/tmpoik1ut6t/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoik1ut6t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoik1ut6t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp19_lqe_4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp19_lqe_4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp03wxp2d5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp03wxp2d5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp03wxp2d5/gem5/stats.txt --config /tmp/tmp03wxp2d5/gem5/config.json --output /tmp/tmp03wxp2d5/mcpat-in.xml
/usr/bin/time --output /tmp/tmp03wxp2d5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp03wxp2d5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv2i1pyhh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv2i1pyhh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv2i1pyhh/gem5/stats.txt --config /tmp/tmpv2i1pyhh/gem5/config.json --output /tmp/tmpv2i1pyhh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv2i1pyhh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv2i1pyhh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl_fiux70/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl_fiux70/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpl_fiux70/gem5/stats.txt --config /tmp/tmpl_fiux70/gem5/config.json --output /tmp/tmpl_fiux70/mcpat-in.xml
/usr/bin/time --output /tmp/tmpl_fiux70/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpl_fiux70/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_pr1pj9n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_pr1pj9n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_pr1pj9n/gem5/stats.txt --config /tmp/tmp_pr1pj9n/gem5/config.json --output /tmp/tmp_pr1pj9n/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_pr1pj9n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_pr1pj9n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5p_1gqf3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5p_1gqf3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5p_1gqf3/gem5/stats.txt --config /tmp/tmp5p_1gqf3/gem5/config.json --output /tmp/tmp5p_1gqf3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5p_1gqf3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5p_1gqf3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7vq_hf16/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7vq_hf16/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7vq_hf16/gem5/stats.txt --config /tmp/tmp7vq_hf16/gem5/config.json --output /tmp/tmp7vq_hf16/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7vq_hf16/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7vq_hf16/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp16qcaies/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp16qcaies/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp16qcaies/gem5/stats.txt --config /tmp/tmp16qcaies/gem5/config.json --output /tmp/tmp16qcaies/mcpat-in.xml
/usr/bin/time --output /tmp/tmp16qcaies/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp16qcaies/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5wn3i0bs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5wn3i0bs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp1yd0epw7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1yd0epw7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1yd0epw7/gem5/stats.txt --config /tmp/tmp1yd0epw7/gem5/config.json --output /tmp/tmp1yd0epw7/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1yd0epw7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1yd0epw7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpeay7guv0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpeay7guv0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpeay7guv0/gem5/stats.txt --config /tmp/tmpeay7guv0/gem5/config.json --output /tmp/tmpeay7guv0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpeay7guv0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpeay7guv0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3ltz7k22/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3ltz7k22/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3ltz7k22/gem5/stats.txt --config /tmp/tmp3ltz7k22/gem5/config.json --output /tmp/tmp3ltz7k22/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3ltz7k22/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3ltz7k22/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjmuv7xpu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjmuv7xpu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjmuv7xpu/gem5/stats.txt --config /tmp/tmpjmuv7xpu/gem5/config.json --output /tmp/tmpjmuv7xpu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjmuv7xpu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjmuv7xpu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzlh_q9n2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzlh_q9n2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzlh_q9n2/gem5/stats.txt --config /tmp/tmpzlh_q9n2/gem5/config.json --output /tmp/tmpzlh_q9n2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzlh_q9n2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzlh_q9n2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpke0_55nu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpke0_55nu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpke0_55nu/gem5/stats.txt --config /tmp/tmpke0_55nu/gem5/config.json --output /tmp/tmpke0_55nu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpke0_55nu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpke0_55nu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp342gpw4w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp342gpw4w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp342gpw4w/gem5/stats.txt --config /tmp/tmp342gpw4w/gem5/config.json --output /tmp/tmp342gpw4w/mcpat-in.xml
/usr/bin/time --output /tmp/tmp342gpw4w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp342gpw4w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfrxxrt0z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfrxxrt0z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpvzwcs23f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvzwcs23f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvzwcs23f/gem5/stats.txt --config /tmp/tmpvzwcs23f/gem5/config.json --output /tmp/tmpvzwcs23f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvzwcs23f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvzwcs23f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9_8vihsh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9_8vihsh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9_8vihsh/gem5/stats.txt --config /tmp/tmp9_8vihsh/gem5/config.json --output /tmp/tmp9_8vihsh/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9_8vihsh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9_8vihsh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm6udhz_a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm6udhz_a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm6udhz_a/gem5/stats.txt --config /tmp/tmpm6udhz_a/gem5/config.json --output /tmp/tmpm6udhz_a/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm6udhz_a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm6udhz_a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgonji5ew/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgonji5ew/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgonji5ew/gem5/stats.txt --config /tmp/tmpgonji5ew/gem5/config.json --output /tmp/tmpgonji5ew/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgonji5ew/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgonji5ew/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqkzfbiuu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqkzfbiuu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqkzfbiuu/gem5/stats.txt --config /tmp/tmpqkzfbiuu/gem5/config.json --output /tmp/tmpqkzfbiuu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqkzfbiuu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqkzfbiuu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7_rud_qm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7_rud_qm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7_rud_qm/gem5/stats.txt --config /tmp/tmp7_rud_qm/gem5/config.json --output /tmp/tmp7_rud_qm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7_rud_qm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7_rud_qm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6lqkpe0y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6lqkpe0y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6lqkpe0y/gem5/stats.txt --config /tmp/tmp6lqkpe0y/gem5/config.json --output /tmp/tmp6lqkpe0y/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6lqkpe0y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6lqkpe0y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvk_z25f_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvk_z25f_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpyvjlclhg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyvjlclhg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyvjlclhg/gem5/stats.txt --config /tmp/tmpyvjlclhg/gem5/config.json --output /tmp/tmpyvjlclhg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyvjlclhg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyvjlclhg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo8sbk9pi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo8sbk9pi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo8sbk9pi/gem5/stats.txt --config /tmp/tmpo8sbk9pi/gem5/config.json --output /tmp/tmpo8sbk9pi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo8sbk9pi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo8sbk9pi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp15077pyo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp15077pyo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp15077pyo/gem5/stats.txt --config /tmp/tmp15077pyo/gem5/config.json --output /tmp/tmp15077pyo/mcpat-in.xml
/usr/bin/time --output /tmp/tmp15077pyo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp15077pyo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpox9wktst/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpox9wktst/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpox9wktst/gem5/stats.txt --config /tmp/tmpox9wktst/gem5/config.json --output /tmp/tmpox9wktst/mcpat-in.xml
/usr/bin/time --output /tmp/tmpox9wktst/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpox9wktst/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpps5exrcn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpps5exrcn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpps5exrcn/gem5/stats.txt --config /tmp/tmpps5exrcn/gem5/config.json --output /tmp/tmpps5exrcn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpps5exrcn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpps5exrcn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkhtly4uq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkhtly4uq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkhtly4uq/gem5/stats.txt --config /tmp/tmpkhtly4uq/gem5/config.json --output /tmp/tmpkhtly4uq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkhtly4uq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkhtly4uq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0l8nhkci/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0l8nhkci/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0l8nhkci/gem5/stats.txt --config /tmp/tmp0l8nhkci/gem5/config.json --output /tmp/tmp0l8nhkci/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0l8nhkci/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0l8nhkci/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3k7ygd0u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3k7ygd0u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpbrsec76b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbrsec76b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbrsec76b/gem5/stats.txt --config /tmp/tmpbrsec76b/gem5/config.json --output /tmp/tmpbrsec76b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbrsec76b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbrsec76b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp49298l04/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp49298l04/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp49298l04/gem5/stats.txt --config /tmp/tmp49298l04/gem5/config.json --output /tmp/tmp49298l04/mcpat-in.xml
/usr/bin/time --output /tmp/tmp49298l04/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp49298l04/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp791rm7fh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp791rm7fh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp791rm7fh/gem5/stats.txt --config /tmp/tmp791rm7fh/gem5/config.json --output /tmp/tmp791rm7fh/mcpat-in.xml
/usr/bin/time --output /tmp/tmp791rm7fh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp791rm7fh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpftu7kvl4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpftu7kvl4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpftu7kvl4/gem5/stats.txt --config /tmp/tmpftu7kvl4/gem5/config.json --output /tmp/tmpftu7kvl4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpftu7kvl4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpftu7kvl4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0kl9fjma/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0kl9fjma/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0kl9fjma/gem5/stats.txt --config /tmp/tmp0kl9fjma/gem5/config.json --output /tmp/tmp0kl9fjma/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0kl9fjma/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0kl9fjma/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg4lq9idg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg4lq9idg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg4lq9idg/gem5/stats.txt --config /tmp/tmpg4lq9idg/gem5/config.json --output /tmp/tmpg4lq9idg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg4lq9idg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg4lq9idg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl1ay3rou/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl1ay3rou/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpl1ay3rou/gem5/stats.txt --config /tmp/tmpl1ay3rou/gem5/config.json --output /tmp/tmpl1ay3rou/mcpat-in.xml
/usr/bin/time --output /tmp/tmpl1ay3rou/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpl1ay3rou/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpafh6shfp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpafh6shfp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmphteq848y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphteq848y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphteq848y/gem5/stats.txt --config /tmp/tmphteq848y/gem5/config.json --output /tmp/tmphteq848y/mcpat-in.xml
/usr/bin/time --output /tmp/tmphteq848y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphteq848y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpllex6t_y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpllex6t_y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpllex6t_y/gem5/stats.txt --config /tmp/tmpllex6t_y/gem5/config.json --output /tmp/tmpllex6t_y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpllex6t_y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpllex6t_y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi8tqva2e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi8tqva2e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi8tqva2e/gem5/stats.txt --config /tmp/tmpi8tqva2e/gem5/config.json --output /tmp/tmpi8tqva2e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi8tqva2e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi8tqva2e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcs9lvpg6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcs9lvpg6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcs9lvpg6/gem5/stats.txt --config /tmp/tmpcs9lvpg6/gem5/config.json --output /tmp/tmpcs9lvpg6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcs9lvpg6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcs9lvpg6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpea6gpw5x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpea6gpw5x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpea6gpw5x/gem5/stats.txt --config /tmp/tmpea6gpw5x/gem5/config.json --output /tmp/tmpea6gpw5x/mcpat-in.xml
/usr/bin/time --output /tmp/tmpea6gpw5x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpea6gpw5x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqxvzb_p1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqxvzb_p1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqxvzb_p1/gem5/stats.txt --config /tmp/tmpqxvzb_p1/gem5/config.json --output /tmp/tmpqxvzb_p1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqxvzb_p1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqxvzb_p1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp42wcvk7r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp42wcvk7r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp42wcvk7r/gem5/stats.txt --config /tmp/tmp42wcvk7r/gem5/config.json --output /tmp/tmp42wcvk7r/mcpat-in.xml
/usr/bin/time --output /tmp/tmp42wcvk7r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp42wcvk7r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvxmvl6zb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvxmvl6zb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpjukhts8w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjukhts8w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjukhts8w/gem5/stats.txt --config /tmp/tmpjukhts8w/gem5/config.json --output /tmp/tmpjukhts8w/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjukhts8w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjukhts8w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvmp_haye/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvmp_haye/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvmp_haye/gem5/stats.txt --config /tmp/tmpvmp_haye/gem5/config.json --output /tmp/tmpvmp_haye/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvmp_haye/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvmp_haye/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa5m57uze/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa5m57uze/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpa5m57uze/gem5/stats.txt --config /tmp/tmpa5m57uze/gem5/config.json --output /tmp/tmpa5m57uze/mcpat-in.xml
/usr/bin/time --output /tmp/tmpa5m57uze/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpa5m57uze/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplx_p5jsl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplx_p5jsl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplx_p5jsl/gem5/stats.txt --config /tmp/tmplx_p5jsl/gem5/config.json --output /tmp/tmplx_p5jsl/mcpat-in.xml
/usr/bin/time --output /tmp/tmplx_p5jsl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplx_p5jsl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpff0dn7iz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpff0dn7iz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpff0dn7iz/gem5/stats.txt --config /tmp/tmpff0dn7iz/gem5/config.json --output /tmp/tmpff0dn7iz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpff0dn7iz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpff0dn7iz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4pdjett0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4pdjett0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4pdjett0/gem5/stats.txt --config /tmp/tmp4pdjett0/gem5/config.json --output /tmp/tmp4pdjett0/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4pdjett0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4pdjett0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm4nmyim1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm4nmyim1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm4nmyim1/gem5/stats.txt --config /tmp/tmpm4nmyim1/gem5/config.json --output /tmp/tmpm4nmyim1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm4nmyim1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm4nmyim1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmdfr65sa/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmdfr65sa/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp2w7onvt4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2w7onvt4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2w7onvt4/gem5/stats.txt --config /tmp/tmp2w7onvt4/gem5/config.json --output /tmp/tmp2w7onvt4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2w7onvt4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2w7onvt4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2xvn_2vp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2xvn_2vp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2xvn_2vp/gem5/stats.txt --config /tmp/tmp2xvn_2vp/gem5/config.json --output /tmp/tmp2xvn_2vp/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2xvn_2vp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2xvn_2vp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxvfm9yla/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxvfm9yla/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxvfm9yla/gem5/stats.txt --config /tmp/tmpxvfm9yla/gem5/config.json --output /tmp/tmpxvfm9yla/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxvfm9yla/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxvfm9yla/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpf1y291x4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpf1y291x4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpf1y291x4/gem5/stats.txt --config /tmp/tmpf1y291x4/gem5/config.json --output /tmp/tmpf1y291x4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpf1y291x4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpf1y291x4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr99n0dqj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr99n0dqj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr99n0dqj/gem5/stats.txt --config /tmp/tmpr99n0dqj/gem5/config.json --output /tmp/tmpr99n0dqj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr99n0dqj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr99n0dqj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo0s_ro3n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo0s_ro3n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo0s_ro3n/gem5/stats.txt --config /tmp/tmpo0s_ro3n/gem5/config.json --output /tmp/tmpo0s_ro3n/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo0s_ro3n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo0s_ro3n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpebyyj43b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpebyyj43b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpebyyj43b/gem5/stats.txt --config /tmp/tmpebyyj43b/gem5/config.json --output /tmp/tmpebyyj43b/mcpat-in.xml
/usr/bin/time --output /tmp/tmpebyyj43b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpebyyj43b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb4n4rz2p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb4n4rz2p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp0f7822c3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0f7822c3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0f7822c3/gem5/stats.txt --config /tmp/tmp0f7822c3/gem5/config.json --output /tmp/tmp0f7822c3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0f7822c3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0f7822c3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp81h9oae7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp81h9oae7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp81h9oae7/gem5/stats.txt --config /tmp/tmp81h9oae7/gem5/config.json --output /tmp/tmp81h9oae7/mcpat-in.xml
/usr/bin/time --output /tmp/tmp81h9oae7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp81h9oae7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp87xtlcm8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp87xtlcm8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp87xtlcm8/gem5/stats.txt --config /tmp/tmp87xtlcm8/gem5/config.json --output /tmp/tmp87xtlcm8/mcpat-in.xml
/usr/bin/time --output /tmp/tmp87xtlcm8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp87xtlcm8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc52t11l4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc52t11l4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc52t11l4/gem5/stats.txt --config /tmp/tmpc52t11l4/gem5/config.json --output /tmp/tmpc52t11l4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc52t11l4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc52t11l4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjdoyb9x3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjdoyb9x3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjdoyb9x3/gem5/stats.txt --config /tmp/tmpjdoyb9x3/gem5/config.json --output /tmp/tmpjdoyb9x3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjdoyb9x3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjdoyb9x3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcd_ldak_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcd_ldak_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcd_ldak_/gem5/stats.txt --config /tmp/tmpcd_ldak_/gem5/config.json --output /tmp/tmpcd_ldak_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcd_ldak_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcd_ldak_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvqbnggi1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvqbnggi1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvqbnggi1/gem5/stats.txt --config /tmp/tmpvqbnggi1/gem5/config.json --output /tmp/tmpvqbnggi1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvqbnggi1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvqbnggi1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6odk_6e9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6odk_6e9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [128, 256, 512, 256, 128, 512, 512, 512, 512, 512], 'lq_size': [256, 256, 256, 256, 256, 256, 256, 256, 256, 256], 'sq_size': [4, 4, 4, 4, 4, 16, 4, 64, 64, 128], 'p_width': [12, 12, 12, 11, 11, 12, 11, 11, 12, 11], 'interval': [4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000]})
/usr/bin/time --output /tmp/tmpt63umt7p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt63umt7p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt63umt7p/gem5/stats.txt --config /tmp/tmpt63umt7p/gem5/config.json --output /tmp/tmpt63umt7p/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt63umt7p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt63umt7p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnej5biq8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnej5biq8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnej5biq8/gem5/stats.txt --config /tmp/tmpnej5biq8/gem5/config.json --output /tmp/tmpnej5biq8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnej5biq8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnej5biq8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp__nledvv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp__nledvv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp__nledvv/gem5/stats.txt --config /tmp/tmp__nledvv/gem5/config.json --output /tmp/tmp__nledvv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp__nledvv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp__nledvv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpok807lc2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpok807lc2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpok807lc2/gem5/stats.txt --config /tmp/tmpok807lc2/gem5/config.json --output /tmp/tmpok807lc2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpok807lc2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpok807lc2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmknc3cl7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmknc3cl7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmknc3cl7/gem5/stats.txt --config /tmp/tmpmknc3cl7/gem5/config.json --output /tmp/tmpmknc3cl7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmknc3cl7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmknc3cl7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsefhpk2e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsefhpk2e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsefhpk2e/gem5/stats.txt --config /tmp/tmpsefhpk2e/gem5/config.json --output /tmp/tmpsefhpk2e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsefhpk2e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsefhpk2e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9xohh61r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9xohh61r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9xohh61r/gem5/stats.txt --config /tmp/tmp9xohh61r/gem5/config.json --output /tmp/tmp9xohh61r/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9xohh61r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9xohh61r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvttz8shk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvttz8shk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpoynkl3pd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoynkl3pd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoynkl3pd/gem5/stats.txt --config /tmp/tmpoynkl3pd/gem5/config.json --output /tmp/tmpoynkl3pd/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoynkl3pd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoynkl3pd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfs1sb7ft/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfs1sb7ft/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfs1sb7ft/gem5/stats.txt --config /tmp/tmpfs1sb7ft/gem5/config.json --output /tmp/tmpfs1sb7ft/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfs1sb7ft/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfs1sb7ft/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5kao32fm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5kao32fm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5kao32fm/gem5/stats.txt --config /tmp/tmp5kao32fm/gem5/config.json --output /tmp/tmp5kao32fm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5kao32fm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5kao32fm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_so09d30/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_so09d30/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_so09d30/gem5/stats.txt --config /tmp/tmp_so09d30/gem5/config.json --output /tmp/tmp_so09d30/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_so09d30/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_so09d30/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzpmggcpj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzpmggcpj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzpmggcpj/gem5/stats.txt --config /tmp/tmpzpmggcpj/gem5/config.json --output /tmp/tmpzpmggcpj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzpmggcpj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzpmggcpj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw3ir8m1m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw3ir8m1m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw3ir8m1m/gem5/stats.txt --config /tmp/tmpw3ir8m1m/gem5/config.json --output /tmp/tmpw3ir8m1m/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw3ir8m1m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw3ir8m1m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp98d0buv_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp98d0buv_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp98d0buv_/gem5/stats.txt --config /tmp/tmp98d0buv_/gem5/config.json --output /tmp/tmp98d0buv_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp98d0buv_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp98d0buv_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphuqvzd7z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphuqvzd7z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp7faae5u3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7faae5u3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7faae5u3/gem5/stats.txt --config /tmp/tmp7faae5u3/gem5/config.json --output /tmp/tmp7faae5u3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7faae5u3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7faae5u3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqa4vl1v7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqa4vl1v7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqa4vl1v7/gem5/stats.txt --config /tmp/tmpqa4vl1v7/gem5/config.json --output /tmp/tmpqa4vl1v7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqa4vl1v7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqa4vl1v7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoy72dhvh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoy72dhvh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoy72dhvh/gem5/stats.txt --config /tmp/tmpoy72dhvh/gem5/config.json --output /tmp/tmpoy72dhvh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoy72dhvh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoy72dhvh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprtzckq_2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprtzckq_2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprtzckq_2/gem5/stats.txt --config /tmp/tmprtzckq_2/gem5/config.json --output /tmp/tmprtzckq_2/mcpat-in.xml
/usr/bin/time --output /tmp/tmprtzckq_2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprtzckq_2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1dk68lmq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1dk68lmq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1dk68lmq/gem5/stats.txt --config /tmp/tmp1dk68lmq/gem5/config.json --output /tmp/tmp1dk68lmq/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1dk68lmq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1dk68lmq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzwdkl32v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzwdkl32v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzwdkl32v/gem5/stats.txt --config /tmp/tmpzwdkl32v/gem5/config.json --output /tmp/tmpzwdkl32v/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzwdkl32v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzwdkl32v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9o4f5tjh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9o4f5tjh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9o4f5tjh/gem5/stats.txt --config /tmp/tmp9o4f5tjh/gem5/config.json --output /tmp/tmp9o4f5tjh/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9o4f5tjh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9o4f5tjh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm475z5x4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm475z5x4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpsav_6yj2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsav_6yj2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsav_6yj2/gem5/stats.txt --config /tmp/tmpsav_6yj2/gem5/config.json --output /tmp/tmpsav_6yj2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsav_6yj2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsav_6yj2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfdcwgzx3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfdcwgzx3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfdcwgzx3/gem5/stats.txt --config /tmp/tmpfdcwgzx3/gem5/config.json --output /tmp/tmpfdcwgzx3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfdcwgzx3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfdcwgzx3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphbon8ii7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphbon8ii7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphbon8ii7/gem5/stats.txt --config /tmp/tmphbon8ii7/gem5/config.json --output /tmp/tmphbon8ii7/mcpat-in.xml
/usr/bin/time --output /tmp/tmphbon8ii7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphbon8ii7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzetuhxh8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzetuhxh8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzetuhxh8/gem5/stats.txt --config /tmp/tmpzetuhxh8/gem5/config.json --output /tmp/tmpzetuhxh8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzetuhxh8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzetuhxh8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpil4wk78q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpil4wk78q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpil4wk78q/gem5/stats.txt --config /tmp/tmpil4wk78q/gem5/config.json --output /tmp/tmpil4wk78q/mcpat-in.xml
/usr/bin/time --output /tmp/tmpil4wk78q/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpil4wk78q/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc85sxg1g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc85sxg1g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc85sxg1g/gem5/stats.txt --config /tmp/tmpc85sxg1g/gem5/config.json --output /tmp/tmpc85sxg1g/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc85sxg1g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc85sxg1g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcxvo4x74/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcxvo4x74/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcxvo4x74/gem5/stats.txt --config /tmp/tmpcxvo4x74/gem5/config.json --output /tmp/tmpcxvo4x74/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcxvo4x74/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcxvo4x74/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvq0ua0ks/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvq0ua0ks/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpk2z098sz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk2z098sz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk2z098sz/gem5/stats.txt --config /tmp/tmpk2z098sz/gem5/config.json --output /tmp/tmpk2z098sz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk2z098sz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk2z098sz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz1c0tr_o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz1c0tr_o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz1c0tr_o/gem5/stats.txt --config /tmp/tmpz1c0tr_o/gem5/config.json --output /tmp/tmpz1c0tr_o/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz1c0tr_o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz1c0tr_o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkqktss_6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkqktss_6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkqktss_6/gem5/stats.txt --config /tmp/tmpkqktss_6/gem5/config.json --output /tmp/tmpkqktss_6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkqktss_6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkqktss_6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp01brgajd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp01brgajd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp01brgajd/gem5/stats.txt --config /tmp/tmp01brgajd/gem5/config.json --output /tmp/tmp01brgajd/mcpat-in.xml
/usr/bin/time --output /tmp/tmp01brgajd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp01brgajd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9knglorc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9knglorc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9knglorc/gem5/stats.txt --config /tmp/tmp9knglorc/gem5/config.json --output /tmp/tmp9knglorc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9knglorc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9knglorc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcdmpt290/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcdmpt290/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcdmpt290/gem5/stats.txt --config /tmp/tmpcdmpt290/gem5/config.json --output /tmp/tmpcdmpt290/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcdmpt290/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcdmpt290/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8gpkkio2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8gpkkio2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8gpkkio2/gem5/stats.txt --config /tmp/tmp8gpkkio2/gem5/config.json --output /tmp/tmp8gpkkio2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8gpkkio2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8gpkkio2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk50gqd44/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk50gqd44/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpmafe1ozx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmafe1ozx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmafe1ozx/gem5/stats.txt --config /tmp/tmpmafe1ozx/gem5/config.json --output /tmp/tmpmafe1ozx/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmafe1ozx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmafe1ozx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppja3nu0v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppja3nu0v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppja3nu0v/gem5/stats.txt --config /tmp/tmppja3nu0v/gem5/config.json --output /tmp/tmppja3nu0v/mcpat-in.xml
/usr/bin/time --output /tmp/tmppja3nu0v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppja3nu0v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptcnyiu12/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptcnyiu12/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptcnyiu12/gem5/stats.txt --config /tmp/tmptcnyiu12/gem5/config.json --output /tmp/tmptcnyiu12/mcpat-in.xml
/usr/bin/time --output /tmp/tmptcnyiu12/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptcnyiu12/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpve_6y4es/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpve_6y4es/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpve_6y4es/gem5/stats.txt --config /tmp/tmpve_6y4es/gem5/config.json --output /tmp/tmpve_6y4es/mcpat-in.xml
/usr/bin/time --output /tmp/tmpve_6y4es/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpve_6y4es/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmph4g9iulw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph4g9iulw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph4g9iulw/gem5/stats.txt --config /tmp/tmph4g9iulw/gem5/config.json --output /tmp/tmph4g9iulw/mcpat-in.xml
/usr/bin/time --output /tmp/tmph4g9iulw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph4g9iulw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmf0153xs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmf0153xs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmf0153xs/gem5/stats.txt --config /tmp/tmpmf0153xs/gem5/config.json --output /tmp/tmpmf0153xs/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmf0153xs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmf0153xs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_s3sofvc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_s3sofvc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_s3sofvc/gem5/stats.txt --config /tmp/tmp_s3sofvc/gem5/config.json --output /tmp/tmp_s3sofvc/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_s3sofvc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_s3sofvc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp__12vg2x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp__12vg2x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmprgjlwg3c/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprgjlwg3c/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprgjlwg3c/gem5/stats.txt --config /tmp/tmprgjlwg3c/gem5/config.json --output /tmp/tmprgjlwg3c/mcpat-in.xml
/usr/bin/time --output /tmp/tmprgjlwg3c/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprgjlwg3c/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvqopgjgn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvqopgjgn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvqopgjgn/gem5/stats.txt --config /tmp/tmpvqopgjgn/gem5/config.json --output /tmp/tmpvqopgjgn/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvqopgjgn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvqopgjgn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3k0ywr2b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3k0ywr2b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3k0ywr2b/gem5/stats.txt --config /tmp/tmp3k0ywr2b/gem5/config.json --output /tmp/tmp3k0ywr2b/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3k0ywr2b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3k0ywr2b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1_8i9n9i/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1_8i9n9i/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1_8i9n9i/gem5/stats.txt --config /tmp/tmp1_8i9n9i/gem5/config.json --output /tmp/tmp1_8i9n9i/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1_8i9n9i/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1_8i9n9i/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzfk6096q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzfk6096q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzfk6096q/gem5/stats.txt --config /tmp/tmpzfk6096q/gem5/config.json --output /tmp/tmpzfk6096q/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzfk6096q/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzfk6096q/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8rx6y3u9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8rx6y3u9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8rx6y3u9/gem5/stats.txt --config /tmp/tmp8rx6y3u9/gem5/config.json --output /tmp/tmp8rx6y3u9/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8rx6y3u9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8rx6y3u9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz_afblko/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz_afblko/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz_afblko/gem5/stats.txt --config /tmp/tmpz_afblko/gem5/config.json --output /tmp/tmpz_afblko/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz_afblko/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz_afblko/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt1gdim72/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt1gdim72/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpozwimp2a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpozwimp2a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpozwimp2a/gem5/stats.txt --config /tmp/tmpozwimp2a/gem5/config.json --output /tmp/tmpozwimp2a/mcpat-in.xml
/usr/bin/time --output /tmp/tmpozwimp2a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpozwimp2a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnouihfoe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnouihfoe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnouihfoe/gem5/stats.txt --config /tmp/tmpnouihfoe/gem5/config.json --output /tmp/tmpnouihfoe/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnouihfoe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnouihfoe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0772qkrk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0772qkrk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0772qkrk/gem5/stats.txt --config /tmp/tmp0772qkrk/gem5/config.json --output /tmp/tmp0772qkrk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0772qkrk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0772qkrk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6zws4yfo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6zws4yfo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6zws4yfo/gem5/stats.txt --config /tmp/tmp6zws4yfo/gem5/config.json --output /tmp/tmp6zws4yfo/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6zws4yfo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6zws4yfo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplueylcts/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplueylcts/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplueylcts/gem5/stats.txt --config /tmp/tmplueylcts/gem5/config.json --output /tmp/tmplueylcts/mcpat-in.xml
/usr/bin/time --output /tmp/tmplueylcts/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplueylcts/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcm3sno22/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcm3sno22/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcm3sno22/gem5/stats.txt --config /tmp/tmpcm3sno22/gem5/config.json --output /tmp/tmpcm3sno22/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcm3sno22/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcm3sno22/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd376zmx5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd376zmx5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd376zmx5/gem5/stats.txt --config /tmp/tmpd376zmx5/gem5/config.json --output /tmp/tmpd376zmx5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd376zmx5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd376zmx5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdy9ibv_x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdy9ibv_x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp9e91qo1r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9e91qo1r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9e91qo1r/gem5/stats.txt --config /tmp/tmp9e91qo1r/gem5/config.json --output /tmp/tmp9e91qo1r/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9e91qo1r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9e91qo1r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpee2hdkso/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpee2hdkso/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpee2hdkso/gem5/stats.txt --config /tmp/tmpee2hdkso/gem5/config.json --output /tmp/tmpee2hdkso/mcpat-in.xml
/usr/bin/time --output /tmp/tmpee2hdkso/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpee2hdkso/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp46cc9slb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp46cc9slb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp46cc9slb/gem5/stats.txt --config /tmp/tmp46cc9slb/gem5/config.json --output /tmp/tmp46cc9slb/mcpat-in.xml
/usr/bin/time --output /tmp/tmp46cc9slb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp46cc9slb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfy0yqryw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfy0yqryw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfy0yqryw/gem5/stats.txt --config /tmp/tmpfy0yqryw/gem5/config.json --output /tmp/tmpfy0yqryw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfy0yqryw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfy0yqryw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcz16czvy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcz16czvy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcz16czvy/gem5/stats.txt --config /tmp/tmpcz16czvy/gem5/config.json --output /tmp/tmpcz16czvy/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcz16czvy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcz16czvy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpu1fcj5m1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpu1fcj5m1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpu1fcj5m1/gem5/stats.txt --config /tmp/tmpu1fcj5m1/gem5/config.json --output /tmp/tmpu1fcj5m1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpu1fcj5m1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpu1fcj5m1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdm0hgiu2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdm0hgiu2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdm0hgiu2/gem5/stats.txt --config /tmp/tmpdm0hgiu2/gem5/config.json --output /tmp/tmpdm0hgiu2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdm0hgiu2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdm0hgiu2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5sbrzll4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5sbrzll4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpfg4dzscq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfg4dzscq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfg4dzscq/gem5/stats.txt --config /tmp/tmpfg4dzscq/gem5/config.json --output /tmp/tmpfg4dzscq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfg4dzscq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfg4dzscq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpke9n6w8a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpke9n6w8a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpke9n6w8a/gem5/stats.txt --config /tmp/tmpke9n6w8a/gem5/config.json --output /tmp/tmpke9n6w8a/mcpat-in.xml
/usr/bin/time --output /tmp/tmpke9n6w8a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpke9n6w8a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfbeol1vv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfbeol1vv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfbeol1vv/gem5/stats.txt --config /tmp/tmpfbeol1vv/gem5/config.json --output /tmp/tmpfbeol1vv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfbeol1vv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfbeol1vv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqa2o3zlf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqa2o3zlf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqa2o3zlf/gem5/stats.txt --config /tmp/tmpqa2o3zlf/gem5/config.json --output /tmp/tmpqa2o3zlf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqa2o3zlf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqa2o3zlf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbx_un_g9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbx_un_g9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbx_un_g9/gem5/stats.txt --config /tmp/tmpbx_un_g9/gem5/config.json --output /tmp/tmpbx_un_g9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbx_un_g9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbx_un_g9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprxhditm5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprxhditm5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprxhditm5/gem5/stats.txt --config /tmp/tmprxhditm5/gem5/config.json --output /tmp/tmprxhditm5/mcpat-in.xml
/usr/bin/time --output /tmp/tmprxhditm5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprxhditm5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbsd2hvju/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbsd2hvju/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbsd2hvju/gem5/stats.txt --config /tmp/tmpbsd2hvju/gem5/config.json --output /tmp/tmpbsd2hvju/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbsd2hvju/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbsd2hvju/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdrffcds4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdrffcds4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
defaultdict(<class 'list'>, {'rob_size': [512, 512, 128, 512, 512, 512, 512, 512, 512, 512], 'lq_size': [256, 4, 128, 16, 4, 16, 4, 16, 256, 128], 'sq_size': [128, 256, 16, 128, 128, 64, 64, 256, 256, 256], 'p_width': [7, 7, 4, 7, 7, 7, 7, 7, 7, 12], 'interval': [4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000, 4000000]})
/usr/bin/time --output /tmp/tmpl8zsrmtr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl8zsrmtr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpl8zsrmtr/gem5/stats.txt --config /tmp/tmpl8zsrmtr/gem5/config.json --output /tmp/tmpl8zsrmtr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpl8zsrmtr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpl8zsrmtr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8axy2yi2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8axy2yi2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8axy2yi2/gem5/stats.txt --config /tmp/tmp8axy2yi2/gem5/config.json --output /tmp/tmp8axy2yi2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8axy2yi2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8axy2yi2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoot1rg7z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoot1rg7z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoot1rg7z/gem5/stats.txt --config /tmp/tmpoot1rg7z/gem5/config.json --output /tmp/tmpoot1rg7z/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoot1rg7z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoot1rg7z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi7bpkt3x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi7bpkt3x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi7bpkt3x/gem5/stats.txt --config /tmp/tmpi7bpkt3x/gem5/config.json --output /tmp/tmpi7bpkt3x/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi7bpkt3x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi7bpkt3x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd2lxdkow/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd2lxdkow/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd2lxdkow/gem5/stats.txt --config /tmp/tmpd2lxdkow/gem5/config.json --output /tmp/tmpd2lxdkow/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd2lxdkow/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd2lxdkow/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz49lfizk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz49lfizk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz49lfizk/gem5/stats.txt --config /tmp/tmpz49lfizk/gem5/config.json --output /tmp/tmpz49lfizk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz49lfizk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz49lfizk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo9nox0ir/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo9nox0ir/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo9nox0ir/gem5/stats.txt --config /tmp/tmpo9nox0ir/gem5/config.json --output /tmp/tmpo9nox0ir/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo9nox0ir/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo9nox0ir/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpomoe6mzn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpomoe6mzn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpjflwld8f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjflwld8f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjflwld8f/gem5/stats.txt --config /tmp/tmpjflwld8f/gem5/config.json --output /tmp/tmpjflwld8f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjflwld8f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjflwld8f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp03frx3h1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp03frx3h1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp03frx3h1/gem5/stats.txt --config /tmp/tmp03frx3h1/gem5/config.json --output /tmp/tmp03frx3h1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp03frx3h1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp03frx3h1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq7ncyjdi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq7ncyjdi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq7ncyjdi/gem5/stats.txt --config /tmp/tmpq7ncyjdi/gem5/config.json --output /tmp/tmpq7ncyjdi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq7ncyjdi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq7ncyjdi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphd3dfxzm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphd3dfxzm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphd3dfxzm/gem5/stats.txt --config /tmp/tmphd3dfxzm/gem5/config.json --output /tmp/tmphd3dfxzm/mcpat-in.xml
/usr/bin/time --output /tmp/tmphd3dfxzm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphd3dfxzm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpacjk3u9_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpacjk3u9_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpacjk3u9_/gem5/stats.txt --config /tmp/tmpacjk3u9_/gem5/config.json --output /tmp/tmpacjk3u9_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpacjk3u9_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpacjk3u9_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1avl8vg4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1avl8vg4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1avl8vg4/gem5/stats.txt --config /tmp/tmp1avl8vg4/gem5/config.json --output /tmp/tmp1avl8vg4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1avl8vg4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1avl8vg4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpup2n0sic/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpup2n0sic/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpup2n0sic/gem5/stats.txt --config /tmp/tmpup2n0sic/gem5/config.json --output /tmp/tmpup2n0sic/mcpat-in.xml
/usr/bin/time --output /tmp/tmpup2n0sic/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpup2n0sic/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_1l9dslb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_1l9dslb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp7uohp67g/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7uohp67g/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7uohp67g/gem5/stats.txt --config /tmp/tmp7uohp67g/gem5/config.json --output /tmp/tmp7uohp67g/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7uohp67g/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7uohp67g/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4wy3h5ij/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4wy3h5ij/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4wy3h5ij/gem5/stats.txt --config /tmp/tmp4wy3h5ij/gem5/config.json --output /tmp/tmp4wy3h5ij/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4wy3h5ij/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4wy3h5ij/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5yiar3pr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5yiar3pr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5yiar3pr/gem5/stats.txt --config /tmp/tmp5yiar3pr/gem5/config.json --output /tmp/tmp5yiar3pr/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5yiar3pr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5yiar3pr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpod_b78kd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpod_b78kd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpod_b78kd/gem5/stats.txt --config /tmp/tmpod_b78kd/gem5/config.json --output /tmp/tmpod_b78kd/mcpat-in.xml
/usr/bin/time --output /tmp/tmpod_b78kd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpod_b78kd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc7ratmvs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc7ratmvs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc7ratmvs/gem5/stats.txt --config /tmp/tmpc7ratmvs/gem5/config.json --output /tmp/tmpc7ratmvs/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc7ratmvs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc7ratmvs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsi99va2e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsi99va2e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsi99va2e/gem5/stats.txt --config /tmp/tmpsi99va2e/gem5/config.json --output /tmp/tmpsi99va2e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsi99va2e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsi99va2e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc_qi1mvv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc_qi1mvv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc_qi1mvv/gem5/stats.txt --config /tmp/tmpc_qi1mvv/gem5/config.json --output /tmp/tmpc_qi1mvv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc_qi1mvv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc_qi1mvv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp87piw01o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp87piw01o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmptpa4fh6h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptpa4fh6h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptpa4fh6h/gem5/stats.txt --config /tmp/tmptpa4fh6h/gem5/config.json --output /tmp/tmptpa4fh6h/mcpat-in.xml
/usr/bin/time --output /tmp/tmptpa4fh6h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptpa4fh6h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqbwjeh3t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqbwjeh3t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqbwjeh3t/gem5/stats.txt --config /tmp/tmpqbwjeh3t/gem5/config.json --output /tmp/tmpqbwjeh3t/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqbwjeh3t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqbwjeh3t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptj6m1rgx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptj6m1rgx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptj6m1rgx/gem5/stats.txt --config /tmp/tmptj6m1rgx/gem5/config.json --output /tmp/tmptj6m1rgx/mcpat-in.xml
/usr/bin/time --output /tmp/tmptj6m1rgx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptj6m1rgx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptg33ec_e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptg33ec_e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptg33ec_e/gem5/stats.txt --config /tmp/tmptg33ec_e/gem5/config.json --output /tmp/tmptg33ec_e/mcpat-in.xml
/usr/bin/time --output /tmp/tmptg33ec_e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptg33ec_e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyrhtz982/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyrhtz982/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyrhtz982/gem5/stats.txt --config /tmp/tmpyrhtz982/gem5/config.json --output /tmp/tmpyrhtz982/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyrhtz982/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyrhtz982/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp3n8nevi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp3n8nevi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpp3n8nevi/gem5/stats.txt --config /tmp/tmpp3n8nevi/gem5/config.json --output /tmp/tmpp3n8nevi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpp3n8nevi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpp3n8nevi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpputfqfie/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpputfqfie/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpputfqfie/gem5/stats.txt --config /tmp/tmpputfqfie/gem5/config.json --output /tmp/tmpputfqfie/mcpat-in.xml
/usr/bin/time --output /tmp/tmpputfqfie/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpputfqfie/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpupmm9d19/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpupmm9d19/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpn1e2nsv0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn1e2nsv0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn1e2nsv0/gem5/stats.txt --config /tmp/tmpn1e2nsv0/gem5/config.json --output /tmp/tmpn1e2nsv0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn1e2nsv0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn1e2nsv0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_tdsnb2n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_tdsnb2n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_tdsnb2n/gem5/stats.txt --config /tmp/tmp_tdsnb2n/gem5/config.json --output /tmp/tmp_tdsnb2n/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_tdsnb2n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_tdsnb2n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3ugtxxiu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3ugtxxiu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3ugtxxiu/gem5/stats.txt --config /tmp/tmp3ugtxxiu/gem5/config.json --output /tmp/tmp3ugtxxiu/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3ugtxxiu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3ugtxxiu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqhiihbkv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqhiihbkv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqhiihbkv/gem5/stats.txt --config /tmp/tmpqhiihbkv/gem5/config.json --output /tmp/tmpqhiihbkv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqhiihbkv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqhiihbkv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxg81hsl_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxg81hsl_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxg81hsl_/gem5/stats.txt --config /tmp/tmpxg81hsl_/gem5/config.json --output /tmp/tmpxg81hsl_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxg81hsl_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxg81hsl_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6ch4dqzl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6ch4dqzl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6ch4dqzl/gem5/stats.txt --config /tmp/tmp6ch4dqzl/gem5/config.json --output /tmp/tmp6ch4dqzl/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6ch4dqzl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6ch4dqzl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpj3cs29ea/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj3cs29ea/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj3cs29ea/gem5/stats.txt --config /tmp/tmpj3cs29ea/gem5/config.json --output /tmp/tmpj3cs29ea/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj3cs29ea/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj3cs29ea/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfv8gm0e_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfv8gm0e_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpxmq9danq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxmq9danq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxmq9danq/gem5/stats.txt --config /tmp/tmpxmq9danq/gem5/config.json --output /tmp/tmpxmq9danq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxmq9danq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxmq9danq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr8sxaq2w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr8sxaq2w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr8sxaq2w/gem5/stats.txt --config /tmp/tmpr8sxaq2w/gem5/config.json --output /tmp/tmpr8sxaq2w/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr8sxaq2w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr8sxaq2w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcpqxbfsh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcpqxbfsh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcpqxbfsh/gem5/stats.txt --config /tmp/tmpcpqxbfsh/gem5/config.json --output /tmp/tmpcpqxbfsh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcpqxbfsh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcpqxbfsh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_s5ry733/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_s5ry733/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_s5ry733/gem5/stats.txt --config /tmp/tmp_s5ry733/gem5/config.json --output /tmp/tmp_s5ry733/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_s5ry733/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_s5ry733/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkkjwanup/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkkjwanup/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkkjwanup/gem5/stats.txt --config /tmp/tmpkkjwanup/gem5/config.json --output /tmp/tmpkkjwanup/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkkjwanup/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkkjwanup/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7n0sdy7s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7n0sdy7s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7n0sdy7s/gem5/stats.txt --config /tmp/tmp7n0sdy7s/gem5/config.json --output /tmp/tmp7n0sdy7s/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7n0sdy7s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7n0sdy7s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmm7w3ipp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmm7w3ipp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmm7w3ipp/gem5/stats.txt --config /tmp/tmpmm7w3ipp/gem5/config.json --output /tmp/tmpmm7w3ipp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmm7w3ipp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmm7w3ipp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkkaj7vkh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkkaj7vkh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpj149cp7o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj149cp7o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj149cp7o/gem5/stats.txt --config /tmp/tmpj149cp7o/gem5/config.json --output /tmp/tmpj149cp7o/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj149cp7o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj149cp7o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi87o57u5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi87o57u5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi87o57u5/gem5/stats.txt --config /tmp/tmpi87o57u5/gem5/config.json --output /tmp/tmpi87o57u5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi87o57u5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi87o57u5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp78njlrkm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp78njlrkm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp78njlrkm/gem5/stats.txt --config /tmp/tmp78njlrkm/gem5/config.json --output /tmp/tmp78njlrkm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp78njlrkm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp78njlrkm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0ixnj9wy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0ixnj9wy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0ixnj9wy/gem5/stats.txt --config /tmp/tmp0ixnj9wy/gem5/config.json --output /tmp/tmp0ixnj9wy/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0ixnj9wy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0ixnj9wy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2fri_hq7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2fri_hq7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2fri_hq7/gem5/stats.txt --config /tmp/tmp2fri_hq7/gem5/config.json --output /tmp/tmp2fri_hq7/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2fri_hq7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2fri_hq7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppmj_w4wc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppmj_w4wc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppmj_w4wc/gem5/stats.txt --config /tmp/tmppmj_w4wc/gem5/config.json --output /tmp/tmppmj_w4wc/mcpat-in.xml
/usr/bin/time --output /tmp/tmppmj_w4wc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppmj_w4wc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa8cl_bsy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa8cl_bsy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpa8cl_bsy/gem5/stats.txt --config /tmp/tmpa8cl_bsy/gem5/config.json --output /tmp/tmpa8cl_bsy/mcpat-in.xml
/usr/bin/time --output /tmp/tmpa8cl_bsy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpa8cl_bsy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprafl_azk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprafl_azk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp4nrftte3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4nrftte3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4nrftte3/gem5/stats.txt --config /tmp/tmp4nrftte3/gem5/config.json --output /tmp/tmp4nrftte3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4nrftte3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4nrftte3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcmpriwml/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcmpriwml/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcmpriwml/gem5/stats.txt --config /tmp/tmpcmpriwml/gem5/config.json --output /tmp/tmpcmpriwml/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcmpriwml/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcmpriwml/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprcjsmadb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprcjsmadb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprcjsmadb/gem5/stats.txt --config /tmp/tmprcjsmadb/gem5/config.json --output /tmp/tmprcjsmadb/mcpat-in.xml
/usr/bin/time --output /tmp/tmprcjsmadb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprcjsmadb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpabxjj13x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpabxjj13x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpabxjj13x/gem5/stats.txt --config /tmp/tmpabxjj13x/gem5/config.json --output /tmp/tmpabxjj13x/mcpat-in.xml
/usr/bin/time --output /tmp/tmpabxjj13x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpabxjj13x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg8iy3eno/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg8iy3eno/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg8iy3eno/gem5/stats.txt --config /tmp/tmpg8iy3eno/gem5/config.json --output /tmp/tmpg8iy3eno/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg8iy3eno/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg8iy3eno/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk9u_m4s4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk9u_m4s4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk9u_m4s4/gem5/stats.txt --config /tmp/tmpk9u_m4s4/gem5/config.json --output /tmp/tmpk9u_m4s4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk9u_m4s4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk9u_m4s4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnuw26c61/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnuw26c61/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnuw26c61/gem5/stats.txt --config /tmp/tmpnuw26c61/gem5/config.json --output /tmp/tmpnuw26c61/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnuw26c61/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnuw26c61/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyy40fnvu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyy40fnvu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpq65c448z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq65c448z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq65c448z/gem5/stats.txt --config /tmp/tmpq65c448z/gem5/config.json --output /tmp/tmpq65c448z/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq65c448z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq65c448z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg00chtwg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg00chtwg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg00chtwg/gem5/stats.txt --config /tmp/tmpg00chtwg/gem5/config.json --output /tmp/tmpg00chtwg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg00chtwg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg00chtwg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe1ttzqty/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe1ttzqty/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe1ttzqty/gem5/stats.txt --config /tmp/tmpe1ttzqty/gem5/config.json --output /tmp/tmpe1ttzqty/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe1ttzqty/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe1ttzqty/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvhll4w47/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvhll4w47/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvhll4w47/gem5/stats.txt --config /tmp/tmpvhll4w47/gem5/config.json --output /tmp/tmpvhll4w47/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvhll4w47/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvhll4w47/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1hbq8h5x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1hbq8h5x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1hbq8h5x/gem5/stats.txt --config /tmp/tmp1hbq8h5x/gem5/config.json --output /tmp/tmp1hbq8h5x/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1hbq8h5x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1hbq8h5x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe_1r_m5y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe_1r_m5y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe_1r_m5y/gem5/stats.txt --config /tmp/tmpe_1r_m5y/gem5/config.json --output /tmp/tmpe_1r_m5y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe_1r_m5y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe_1r_m5y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw_e1_g28/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw_e1_g28/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw_e1_g28/gem5/stats.txt --config /tmp/tmpw_e1_g28/gem5/config.json --output /tmp/tmpw_e1_g28/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw_e1_g28/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw_e1_g28/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfwxzsry9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfwxzsry9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp1681vk1m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1681vk1m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1681vk1m/gem5/stats.txt --config /tmp/tmp1681vk1m/gem5/config.json --output /tmp/tmp1681vk1m/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1681vk1m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1681vk1m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmputfnvh6p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmputfnvh6p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmputfnvh6p/gem5/stats.txt --config /tmp/tmputfnvh6p/gem5/config.json --output /tmp/tmputfnvh6p/mcpat-in.xml
/usr/bin/time --output /tmp/tmputfnvh6p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmputfnvh6p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp49pdc01e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp49pdc01e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp49pdc01e/gem5/stats.txt --config /tmp/tmp49pdc01e/gem5/config.json --output /tmp/tmp49pdc01e/mcpat-in.xml
/usr/bin/time --output /tmp/tmp49pdc01e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp49pdc01e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplo9qevy0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplo9qevy0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplo9qevy0/gem5/stats.txt --config /tmp/tmplo9qevy0/gem5/config.json --output /tmp/tmplo9qevy0/mcpat-in.xml
/usr/bin/time --output /tmp/tmplo9qevy0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplo9qevy0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp02vnym3e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp02vnym3e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp02vnym3e/gem5/stats.txt --config /tmp/tmp02vnym3e/gem5/config.json --output /tmp/tmp02vnym3e/mcpat-in.xml
/usr/bin/time --output /tmp/tmp02vnym3e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp02vnym3e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps0jjeq4q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps0jjeq4q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps0jjeq4q/gem5/stats.txt --config /tmp/tmps0jjeq4q/gem5/config.json --output /tmp/tmps0jjeq4q/mcpat-in.xml
/usr/bin/time --output /tmp/tmps0jjeq4q/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps0jjeq4q/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2u4fs60_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2u4fs60_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2u4fs60_/gem5/stats.txt --config /tmp/tmp2u4fs60_/gem5/config.json --output /tmp/tmp2u4fs60_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2u4fs60_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2u4fs60_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpinvfv60r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpinvfv60r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
