// Seed: 1651458676
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    inout tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    output wire id_4,
    output wire id_5,
    output wire id_6,
    output wire id_7,
    input wor id_8,
    output supply1 id_9,
    output wand id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input supply1 id_14,
    output tri1 id_15,
    input wor id_16,
    output tri0 id_17
);
  tri0 id_19 = (1) + 1;
  module_0(
      id_19, id_19, id_19, id_19, id_19, id_19
  );
  assign id_0 = id_13;
endmodule
