
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 181831 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.660 ; gain = 0.000 ; free physical = 345 ; free virtual = 3871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:35]
INFO: [Synth 8-3491] module 'ps2_transiver' declared at '/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/ps2_transiver.vhd:5' bound to instance 'transiver' of component 'ps2_transiver' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ps2_transiver' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/ps2_transiver.vhd:13]
INFO: [Synth 8-3491] module 'edge_detector' declared at '/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/edge_detector.vhd:25' bound to instance 'detector' of component 'edge_detector' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/ps2_transiver.vhd:32]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/edge_detector.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (1#1) [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/edge_detector.vhd:31]
INFO: [Synth 8-226] default block is never used [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/ps2_transiver.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ps2_transiver' (2#1) [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/ps2_transiver.vhd:13]
INFO: [Synth 8-3491] module 'Encoder' declared at '/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Encoder.vhd:8' bound to instance 'digit_decoder' of component 'Encoder' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Encoder' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Encoder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (3#1) [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Encoder.vhd:17]
INFO: [Synth 8-3491] module 'Seg_Display' declared at '/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Seg_Display.vhd:7' bound to instance 'displayer' of component 'Seg_Display' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Seg_Display' [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Seg_Display.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Seg_Display' (4#1) [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/Seg_Display.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/sources_1/new/top.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.660 ; gain = 0.000 ; free physical = 292 ; free virtual = 3821
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.660 ; gain = 0.000 ; free physical = 295 ; free virtual = 3823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1355.660 ; gain = 0.000 ; free physical = 295 ; free virtual = 3823
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.520 ; gain = 0.000 ; free physical = 309 ; free virtual = 3514
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.520 ; gain = 0.000 ; free physical = 304 ; free virtual = 3509
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.520 ; gain = 0.000 ; free physical = 304 ; free virtual = 3509
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.520 ; gain = 0.000 ; free physical = 304 ; free virtual = 3509
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 376 ; free virtual = 3591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 376 ; free virtual = 3591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 377 ; free virtual = 3593
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_transiver'
INFO: [Synth 8-5544] ROM "delay_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_digit_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isOtherKeyPresed27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_digit_i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                               00 |                               00
                   delay |                               01 |                               01
               read_data |                               10 |                               10
              data_ready |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_transiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 367 ; free virtual = 3583
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ps2_transiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module Encoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 14    
Module Seg_Display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "digit_decoder/isOtherKeyPresed27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digit_decoder/current_digit_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digit_decoder/isOtherKeyPresed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port led7_an_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led7_an_o[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port led7_an_o[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\displayer/outputValue_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 384 ; free virtual = 3636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 232 ; free virtual = 3372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 185 ; free virtual = 3329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 167 ; free virtual = 3311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 144 ; free virtual = 3297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 144 ; free virtual = 3297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 144 ; free virtual = 3297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 144 ; free virtual = 3297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 144 ; free virtual = 3297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 144 ; free virtual = 3297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     2|
|4     |LUT2   |    69|
|5     |LUT3   |     5|
|6     |LUT4   |    24|
|7     |LUT5   |    53|
|8     |LUT6   |    21|
|9     |FDCE   |    74|
|10    |FDPE   |     7|
|11    |FDRE   |    34|
|12    |IBUF   |     4|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   334|
|2     |  digit_decoder |Encoder       |    69|
|3     |  displayer     |Seg_Display   |     7|
|4     |  transiver     |ps2_transiver |   241|
|5     |    detector    |edge_detector |     4|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 144 ; free virtual = 3297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1706.520 ; gain = 0.000 ; free physical = 194 ; free virtual = 3347
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 194 ; free virtual = 3347
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.520 ; gain = 0.000 ; free physical = 127 ; free virtual = 3284
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1706.520 ; gain = 350.859 ; free physical = 150 ; free virtual = 3307
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.520 ; gain = 0.000 ; free physical = 150 ; free virtual = 3307
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/czaras/Projekty/studia/IUP/fpga-projects-iup/ps2_interface/ps2_interface.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 31 12:47:20 2023...
