

================================================================
== Vitis HLS Report for 'Mat2Axi'
================================================================
* Date:           Thu Mar 25 15:01:50 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.867 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    | min |   max   |   Type   |
    +---------+---------+-----------+-----------+-----+---------+----------+
    |        6|  2073605| 40.002 ns | 13.825 ms |    5|  2073604| dataflow |
    +---------+---------+-----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |   max   |   Type   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |Mat2AxiStream_U0               |Mat2AxiStream               |        5|  2073604| 33.335 ns | 13.825 ms |    5|  2073604| dataflow |
        |AxiStream2Axi_U0               |AxiStream2Axi               |        1|   518471|  6.667 ns |  3.457 ms |    1|   518471|   none   |
        |addrbound_U0                   |addrbound                   |        1|        1|  6.667 ns |  6.667 ns |    1|        1|   none   |
        |Mat2Axi_entry25_U0             |Mat2Axi_entry25             |        0|        0|    0 ns   |    0 ns   |    0|        0|   none   |
        |Mat2Axi_Block_split35_proc_U0  |Mat2Axi_Block_split35_proc  |        0|        0|    0 ns   |    0 ns   |    0|        0|   none   |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|     792|     536|    -|
|Instance         |        -|     6|     861|    1905|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    1659|    2507|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |AxiStream2Axi_U0               |AxiStream2Axi               |        0|   0|  194|   485|    0|
    |Mat2AxiStream_U0               |Mat2AxiStream               |        0|   4|  617|  1237|    0|
    |Mat2Axi_Block_split35_proc_U0  |Mat2Axi_Block_split35_proc  |        0|   0|   22|    20|    0|
    |Mat2Axi_entry25_U0             |Mat2Axi_entry25             |        0|   0|    3|    65|    0|
    |addrbound_U0                   |addrbound                   |        0|   2|   25|    98|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|   6|  861|  1905|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |axibound_V_U  |        0|  99|   0|    -|     2|   20|       40|
    |cols_c13_U    |        0|  99|   0|    -|     2|   32|       64|
    |cols_c_U      |        0|  99|   0|    -|     2|   22|       44|
    |dout_c_U      |        0|  99|   0|    -|     4|   64|      256|
    |ldata_U       |        0|  99|   0|    -|     2|   32|       64|
    |p_channel_U   |        0|  99|   0|    -|     2|   20|       40|
    |rows_c12_U    |        0|  99|   0|    -|     2|   32|       64|
    |rows_c_U      |        0|  99|   0|    -|     2|   22|       44|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 792|   0|    0|    18|  244|      616|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Mat2AxiStream_U0_ap_ready_count      |     +    |   0|  0|   9|           2|           1|
    |Mat2Axi_entry25_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |Mat2AxiStream_U0_ap_start            |    and   |   0|  0|   2|           1|           1|
    |Mat2Axi_entry25_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |ap_idle                              |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                        |    and   |   0|  0|   2|           1|           1|
    |ap_sync_Mat2AxiStream_U0_ap_ready    |    or    |   0|  0|   2|           1|           1|
    |ap_sync_Mat2Axi_entry25_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|  30|          10|           8|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Mat2AxiStream_U0_ap_ready_count          |   9|          2|    2|          4|
    |Mat2Axi_entry25_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_Mat2Axi_entry25_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  36|          8|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |Mat2AxiStream_U0_ap_ready_count          |  2|   0|    2|          0|
    |Mat2Axi_entry25_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Mat2AxiStream_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_Mat2Axi_entry25_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  6|   0|    6|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|pyr1_out_mat_432_dout     |  in |    8|   ap_fifo  | pyr1_out_mat_432 |    pointer   |
|pyr1_out_mat_432_empty_n  |  in |    1|   ap_fifo  | pyr1_out_mat_432 |    pointer   |
|pyr1_out_mat_432_read     | out |    1|   ap_fifo  | pyr1_out_mat_432 |    pointer   |
|m_axi_gmem2_AWVALID       | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWREADY       |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWADDR        | out |   64|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWID          | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWLEN         | out |   32|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE        | out |    3|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWBURST       | out |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK        | out |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE       | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWPROT        | out |    3|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWQOS         | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWREGION      | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWUSER        | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WVALID        | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WREADY        |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WDATA         | out |   32|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WSTRB         | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WLAST         | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WID           | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WUSER         | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARVALID       | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARREADY       |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARADDR        | out |   64|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARID          | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARLEN         | out |   32|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE        | out |    3|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARBURST       | out |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK        | out |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE       | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARPROT        | out |    3|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARQOS         | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARREGION      | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARUSER        | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RVALID        |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RREADY        | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RDATA         |  in |   32|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RLAST         |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RID           |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RUSER         |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RRESP         |  in |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BVALID        |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BREADY        | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BRESP         |  in |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BID           |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BUSER         |  in |    1|    m_axi   |       gmem2      |    pointer   |
|dout                      |  in |   64|   ap_none  |       dout       |    scalar    |
|dout_ap_vld               |  in |    1|   ap_none  |       dout       |    scalar    |
|rows                      |  in |   32|   ap_none  |       rows       |    scalar    |
|rows_ap_vld               |  in |    1|   ap_none  |       rows       |    scalar    |
|cols                      |  in |   32|   ap_none  |       cols       |    scalar    |
|cols_ap_vld               |  in |    1|   ap_none  |       cols       |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs |      Mat2Axi     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      Mat2Axi     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      Mat2Axi     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      Mat2Axi     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      Mat2Axi     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      Mat2Axi     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      Mat2Axi     | return value |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 6 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 7 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dout"   --->   Operation 8 'read' 'dout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_channel = alloca i64"   --->   Operation 9 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cols_c13 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 10 'alloca' 'cols_c13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 11 'alloca' 'cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rows_c12 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1332]   --->   Operation 12 'alloca' 'rows_c12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rows_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1332]   --->   Operation 13 'alloca' 'rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dout_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1331]   --->   Operation 14 'alloca' 'dout_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ldata = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1337]   --->   Operation 15 'alloca' 'ldata' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%call_ln1331 = call void @Mat2Axi.entry25, i64 %dout_read, i32 %rows_read, i32 %cols_read, i64 %dout_c, i22 %rows_c, i32 %rows_c12, i22 %cols_c, i32 %cols_c13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1331]   --->   Operation 16 'call' 'call_ln1331' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln304 = call void @addrbound, i20 %p_channel, i22 %rows_c, i22 %cols_c, void %call_ln1331, void %call_ln1331"   --->   Operation 17 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln1339 = call void @Mat2AxiStream, i8 %pyr1_out_mat_432, i32 %ldata, i32 %rows_c12, i32 %cols_c13, void %call_ln1331" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1339]   --->   Operation 18 'call' 'call_ln1339' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 19 [1/2] (0.94ns)   --->   "%call_ln304 = call void @addrbound, i20 %p_channel, i22 %rows_c, i22 %cols_c, void %call_ln1331, void %call_ln1331"   --->   Operation 19 'call' 'call_ln304' <Predicate = true> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln1339 = call void @Mat2AxiStream, i8 %pyr1_out_mat_432, i32 %ldata, i32 %rows_c12, i32 %cols_c13, void %call_ln1331" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1339]   --->   Operation 20 'call' 'call_ln1339' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.07>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%axibound_V = call i20 @Mat2Axi_Block_.split35_proc, i20 %p_channel, void %call_ln304, void %call_ln304"   --->   Operation 21 'call' 'axibound_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_4 : Operation 22 [2/2] (1.07ns)   --->   "%call_ln1340 = call void @AxiStream2Axi, i32 %ldata, i32 %gmem2, i64 %dout_c, i20 %axibound_V, void %call_ln1339" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1340]   --->   Operation 22 'call' 'call_ln1340' <Predicate = true> <Delay = 1.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_2"   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_13, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_out_mat_432, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ldata_str, i32, void @p_str, void @p_str, i32, i32, i32 %ldata, i32 %ldata"   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @dout_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %dout_c, i64 %dout_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1331]   --->   Operation 28 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln1331 = specinterface void @_ssdm_op_SpecInterface, i64 %dout_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1331]   --->   Operation 29 'specinterface' 'specinterface_ln1331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32, void @p_str, void @p_str, i32, i32, i22 %rows_c, i22 %rows_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1332]   --->   Operation 30 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln1332 = specinterface void @_ssdm_op_SpecInterface, i22 %rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1332]   --->   Operation 31 'specinterface' 'specinterface_ln1332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c12_str, i32, void @p_str, void @p_str, i32, i32, i32 %rows_c12, i32 %rows_c12" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1332]   --->   Operation 32 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln1332 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c12, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1332]   --->   Operation 33 'specinterface' 'specinterface_ln1332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32, void @p_str, void @p_str, i32, i32, i22 %cols_c, i22 %cols_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 34 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln1333 = specinterface void @_ssdm_op_SpecInterface, i22 %cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 35 'specinterface' 'specinterface_ln1333' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c13_str, i32, void @p_str, void @p_str, i32, i32, i32 %cols_c13, i32 %cols_c13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 36 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln1333 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c13, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1333]   --->   Operation 37 'specinterface' 'specinterface_ln1333' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln1340 = call void @AxiStream2Axi, i32 %ldata, i32 %gmem2, i64 %dout_c, i20 %axibound_V, void %call_ln1339" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1340]   --->   Operation 38 'call' 'call_ln1340' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln1341 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1341]   --->   Operation 39 'ret' 'ret_ln1341' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pyr1_out_mat_432]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 000000]
rows_read                (read                ) [ 000000]
dout_read                (read                ) [ 000000]
p_channel                (alloca              ) [ 001110]
cols_c13                 (alloca              ) [ 011111]
cols_c                   (alloca              ) [ 011111]
rows_c12                 (alloca              ) [ 011111]
rows_c                   (alloca              ) [ 011111]
dout_c                   (alloca              ) [ 011111]
ldata                    (alloca              ) [ 001111]
call_ln1331              (call                ) [ 000000]
call_ln304               (call                ) [ 000000]
call_ln1339              (call                ) [ 000000]
axibound_V               (call                ) [ 000001]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty                    (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty_119                (specchannel         ) [ 000000]
specinterface_ln1331     (specinterface       ) [ 000000]
empty_120                (specchannel         ) [ 000000]
specinterface_ln1332     (specinterface       ) [ 000000]
empty_121                (specchannel         ) [ 000000]
specinterface_ln1332     (specinterface       ) [ 000000]
empty_122                (specchannel         ) [ 000000]
specinterface_ln1333     (specinterface       ) [ 000000]
empty_123                (specchannel         ) [ 000000]
specinterface_ln1333     (specinterface       ) [ 000000]
call_ln1340              (call                ) [ 000000]
ret_ln1341               (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pyr1_out_mat_432">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyr1_out_mat_432"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi.entry25"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AxiStream"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi_Block_.split35_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiStream2Axi"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_c_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c12_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c13_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="p_channel_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_channel/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="cols_c13_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c13/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="cols_c_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cols_c/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rows_c12_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c12/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rows_c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rows_c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="dout_c_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dout_c/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ldata_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ldata/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cols_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rows_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dout_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_Mat2AxiStream_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="1"/>
<pin id="118" dir="0" index="3" bw="32" slack="1"/>
<pin id="119" dir="0" index="4" bw="32" slack="1"/>
<pin id="120" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1339/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_AxiStream2Axi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="3"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="0" index="3" bw="64" slack="3"/>
<pin id="128" dir="0" index="4" bw="20" slack="0"/>
<pin id="129" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1340/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_addrbound_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="20" slack="1"/>
<pin id="135" dir="0" index="2" bw="22" slack="1"/>
<pin id="136" dir="0" index="3" bw="22" slack="1"/>
<pin id="137" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln304/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="call_ln1331_Mat2Axi_entry25_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="3" bw="32" slack="0"/>
<pin id="144" dir="0" index="4" bw="64" slack="0"/>
<pin id="145" dir="0" index="5" bw="22" slack="0"/>
<pin id="146" dir="0" index="6" bw="32" slack="0"/>
<pin id="147" dir="0" index="7" bw="22" slack="0"/>
<pin id="148" dir="0" index="8" bw="32" slack="0"/>
<pin id="149" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1331/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="axibound_V_Mat2Axi_Block_split35_proc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="20" slack="0"/>
<pin id="156" dir="0" index="1" bw="20" slack="3"/>
<pin id="157" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="axibound_V/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_channel_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="20" slack="1"/>
<pin id="162" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_channel "/>
</bind>
</comp>

<comp id="166" class="1005" name="cols_c13_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cols_c13 "/>
</bind>
</comp>

<comp id="172" class="1005" name="cols_c_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="22" slack="0"/>
<pin id="174" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="cols_c "/>
</bind>
</comp>

<comp id="178" class="1005" name="rows_c12_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rows_c12 "/>
</bind>
</comp>

<comp id="184" class="1005" name="rows_c_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="rows_c "/>
</bind>
</comp>

<comp id="190" class="1005" name="dout_c_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dout_c "/>
</bind>
</comp>

<comp id="196" class="1005" name="ldata_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ldata "/>
</bind>
</comp>

<comp id="202" class="1005" name="axibound_V_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="20" slack="1"/>
<pin id="204" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="axibound_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="108" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="152"><net_src comp="102" pin="2"/><net_sink comp="139" pin=2"/></net>

<net id="153"><net_src comp="96" pin="2"/><net_sink comp="139" pin=3"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="154" pin="2"/><net_sink comp="123" pin=4"/></net>

<net id="163"><net_src comp="68" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="169"><net_src comp="72" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="139" pin=8"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="175"><net_src comp="76" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="181"><net_src comp="80" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="187"><net_src comp="84" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="193"><net_src comp="88" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="199"><net_src comp="92" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="205"><net_src comp="154" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="123" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pyr1_out_mat_432 | {}
	Port: gmem2 | {4 5 }
 - Input state : 
	Port: Mat2Axi : pyr1_out_mat_432 | {2 3 }
	Port: Mat2Axi : gmem2 | {}
	Port: Mat2Axi : dout | {1 }
	Port: Mat2Axi : rows | {1 }
	Port: Mat2Axi : cols | {1 }
  - Chain level:
	State 1
		call_ln1331 : 1
	State 2
	State 3
	State 4
		call_ln1340 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |           grp_Mat2AxiStream_fu_114           |    4    |  1.312  |   474   |   515   |
|          |           grp_AxiStream2Axi_fu_123           |    0    |  0.656  |   126   |    67   |
|   call   |             grp_addrbound_fu_132             |    2    |    0    |    22   |    54   |
|          |      call_ln1331_Mat2Axi_entry25_fu_139      |    0    |    0    |    0    |    0    |
|          | axibound_V_Mat2Axi_Block_split35_proc_fu_154 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             cols_read_read_fu_96             |    0    |    0    |    0    |    0    |
|   read   |             rows_read_read_fu_102            |    0    |    0    |    0    |    0    |
|          |             dout_read_read_fu_108            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    6    |  1.968  |   622   |   636   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|axibound_V_reg_202|   20   |
| cols_c13_reg_166 |   32   |
|  cols_c_reg_172  |   22   |
|  dout_c_reg_190  |   64   |
|   ldata_reg_196  |   32   |
| p_channel_reg_160|   20   |
| rows_c12_reg_178 |   32   |
|  rows_c_reg_184  |   22   |
+------------------+--------+
|       Total      |   244  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_AxiStream2Axi_fu_123 |  p4  |   2  |  20  |   40   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   40   ||  0.656  ||    9    |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    1   |   622  |   636  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   244  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   866  |   645  |
+-----------+--------+--------+--------+--------+
