

================================================================
== Vivado HLS Report for 'advios_clkDivide'
================================================================
* Date:           Fri Oct  4 12:50:52 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab7_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    101|     53|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     45|
|Register         |        -|      -|      4|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    105|     98|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |advios_clkCount_assi_fu_107_p2  |     +    |      0|  101|  37|          32|           1|
    |tmp_1_fu_114_p2                 |   icmp   |      0|    0|  16|          32|          27|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  101|  53|          64|          28|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |advios_clkCount_o  |  15|          3|   32|         96|
    |ap_NS_fsm          |  15|          3|    1|          3|
    |oneSecPulse        |  15|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  45|          9|   34|        102|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  3|   0|    3|          0|
    |tmp_1_reg_120  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | advios::clkDivide | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | advios::clkDivide | return value |
|oneSecPulse               | out |    1|   ap_vld   |    oneSecPulse    |    pointer   |
|oneSecPulse_ap_vld        | out |    1|   ap_vld   |    oneSecPulse    |    pointer   |
|advios_clkCount_i         |  in |   32|   ap_ovld  |  advios_clkCount  |    pointer   |
|advios_clkCount_o         | out |   32|   ap_ovld  |  advios_clkCount  |    pointer   |
|advios_clkCount_o_ap_vld  | out |    1|   ap_ovld  |  advios_clkCount  |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_4 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str17, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str18)

ST_1: StgValue_5 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !67

ST_1: StgValue_6 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !71

ST_1: StgValue_7 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !75

ST_1: StgValue_8 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !79

ST_1: StgValue_9 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !83

ST_1: StgValue_10 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %oneSecPulse), !map !87

ST_1: StgValue_11 (17)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %advios_switchs_V), !map !91

ST_1: StgValue_12 (18)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %advios_clkCount), !map !95

ST_1: StgValue_13 (19)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %advios_clk1s_state), !map !99

ST_1: StgValue_14 (20)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:4
:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_15 (21)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:5
:11  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_16 (22)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:6
:12  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_17 (23)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:7
:13  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_18 (24)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:8
:14  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_19 (25)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:9
:15  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [10 x i8]* @p_str8) nounwind

ST_1: tmp (26)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:9
:16  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_21 (27)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:9
:17  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (28)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:9
:18  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (29)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:19
:19  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_3 (30)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:19
:20  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp)

ST_1: StgValue_25 (31)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:19
:21  br label %1


 <State 2>: 6.16ns
ST_2: advios_clkCount_read (33)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:8
:0  %advios_clkCount_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %advios_clkCount)

ST_2: advios_clkCount_assi (34)  [1/1] 2.90ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:8
:1  %advios_clkCount_assi = add nsw i32 %advios_clkCount_read, 1

ST_2: StgValue_28 (35)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:8
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %advios_clkCount, i32 %advios_clkCount_assi)

ST_2: tmp_1 (36)  [1/1] 3.26ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:9
:3  %tmp_1 = icmp sgt i32 %advios_clkCount_assi, 99999999

ST_2: StgValue_30 (37)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:9
:4  br i1 %tmp_1, label %2, label %3

ST_2: StgValue_31 (39)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:16
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %oneSecPulse, i1 false)

ST_2: StgValue_32 (40)  [1/1] 0.00ns
:1  br label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 3>: 0.00ns
ST_3: StgValue_33 (42)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:11
:0  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %oneSecPulse, i1 true)

ST_3: StgValue_34 (43)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:12
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %advios_clkCount, i32 0)

ST_3: StgValue_35 (44)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:13
:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit

ST_3: StgValue_36 (46)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:18
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: StgValue_37 (47)  [1/1] 0.00ns  loc: ../Assignment_lab7/Assignment_lab7/Advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inSwitch]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outLeds]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ oneSecPulse]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ advios_switchs_V]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ advios_clkCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ advios_clk1s_state]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4           (specifcore     ) [ 0000]
StgValue_5           (specbitsmap    ) [ 0000]
StgValue_6           (specbitsmap    ) [ 0000]
StgValue_7           (specbitsmap    ) [ 0000]
StgValue_8           (specbitsmap    ) [ 0000]
StgValue_9           (specbitsmap    ) [ 0000]
StgValue_10          (specbitsmap    ) [ 0000]
StgValue_11          (specbitsmap    ) [ 0000]
StgValue_12          (specbitsmap    ) [ 0000]
StgValue_13          (specbitsmap    ) [ 0000]
StgValue_14          (specport       ) [ 0000]
StgValue_15          (specport       ) [ 0000]
StgValue_16          (specport       ) [ 0000]
StgValue_17          (specport       ) [ 0000]
StgValue_18          (specport       ) [ 0000]
StgValue_19          (specprocessdef ) [ 0000]
tmp                  (specregionbegin) [ 0000]
StgValue_21          (specprotocol   ) [ 0000]
p_ssdm_reset_v       (specstatebegin ) [ 0000]
empty                (specstateend   ) [ 0000]
empty_3              (specregionend  ) [ 0000]
StgValue_25          (br             ) [ 0000]
advios_clkCount_read (read           ) [ 0000]
advios_clkCount_assi (add            ) [ 0000]
StgValue_28          (write          ) [ 0000]
tmp_1                (icmp           ) [ 0011]
StgValue_30          (br             ) [ 0000]
StgValue_31          (write          ) [ 0000]
StgValue_32          (br             ) [ 0000]
StgValue_33          (write          ) [ 0000]
StgValue_34          (write          ) [ 0000]
StgValue_35          (br             ) [ 0000]
StgValue_36          (wait           ) [ 0000]
StgValue_37          (br             ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inSwitch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inSwitch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outLeds">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLeds"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="oneSecPulse">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oneSecPulse"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="advios_switchs_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_switchs_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="advios_clkCount">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_clkCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="advios_clk1s_state">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="advios_clk1s_state"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="advios_clkCount_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="advios_clkCount_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/2 StgValue_34/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/2 StgValue_33/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="advios_clkCount_assi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="advios_clkCount_assi/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="70" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="72" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="76" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="78" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="105"><net_src comp="80" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="111"><net_src comp="84" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="107" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="118"><net_src comp="107" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: oneSecPulse | {2 3 }
	Port: advios_clkCount | {2 3 }
 - Input state : 
	Port: advios::clkDivide : advios_clkCount | {2 }
  - Chain level:
	State 1
		empty : 1
		empty_3 : 1
	State 2
		StgValue_28 : 1
		tmp_1 : 1
		StgValue_30 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |   advios_clkCount_assi_fu_107   |   101   |    37   |
|----------|---------------------------------|---------|---------|
|   icmp   |           tmp_1_fu_114          |    0    |    16   |
|----------|---------------------------------|---------|---------|
|   read   | advios_clkCount_read_read_fu_84 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_90         |    0    |    0    |
|          |         grp_write_fu_97         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |   101   |    53   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|tmp_1_reg_120|    1   |
+-------------+--------+
|    Total    |    1   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_97 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   66   ||  3.176  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   101  |   53   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   102  |   62   |
+-----------+--------+--------+--------+
